
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.19
 Yosys 0.16+65 (git sha1 91803ad5c, gcc 9.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Mar22_SW_Release, released at Fri Apr  1 00:31:54 2022.

yosys> verilog_defaults -add -I.

yosys> read -vlog2k cf_rca_16.v

yosys> verific -vlog2k cf_rca_16.v

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Mar22_SW_Release, released at Fri Apr  1 00:31:54 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'cf_rca_16.v'

yosys> synth_rs -top top -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.44

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v

3.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\dsp_t1_sim'.
Generating RTLIL representation for module `\dsp_t1_20x18x64'.
Generating RTLIL representation for module `\dsp_t1_10x9x32'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top top

3.3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] cf_rca_16.v:75: compiling module 'top'
VERIFIC-INFO [VERI-1018] cf_rca_16.v:100: compiling module 'cf_rca_16_1'
VERIFIC-INFO [VERI-1018] cf_rca_16.v:5965: compiling module 'cf_rca_16_38'
VERIFIC-INFO [VERI-1018] cf_rca_16.v:5646: compiling module 'cf_rca_16_32'
VERIFIC-INFO [VERI-1018] cf_rca_16.v:5701: compiling module 'cf_rca_16_33'
VERIFIC-INFO [VERI-1018] cf_rca_16.v:5756: compiling module 'cf_rca_16_34'
VERIFIC-INFO [VERI-1018] cf_rca_16.v:5811: compiling module 'cf_rca_16_35'
VERIFIC-INFO [VERI-1018] cf_rca_16.v:5866: compiling module 'cf_rca_16_36'
VERIFIC-INFO [VERI-1018] cf_rca_16.v:5916: compiling module 'cf_rca_16_37'
VERIFIC-INFO [VERI-1018] cf_rca_16.v:165: compiling module 'cf_rca_16_2'
VERIFIC-INFO [VERI-1018] cf_rca_16.v:3129: compiling module 'cf_rca_16_22'
VERIFIC-INFO [VERI-1018] cf_rca_16.v:3273: compiling module 'cf_rca_16_23'
VERIFIC-INFO [VERI-1018] cf_rca_16.v:3405: compiling module 'cf_rca_16_24'
VERIFIC-INFO [VERI-1018] cf_rca_16.v:3525: compiling module 'cf_rca_16_25'
VERIFIC-INFO [VERI-1018] cf_rca_16.v:3633: compiling module 'cf_rca_16_26'
VERIFIC-INFO [VERI-1018] cf_rca_16.v:3729: compiling module 'cf_rca_16_27'
VERIFIC-INFO [VERI-1018] cf_rca_16.v:3813: compiling module 'cf_rca_16_28'
VERIFIC-INFO [VERI-1018] cf_rca_16.v:4745: compiling module 'cf_rca_16_30'
VERIFIC-INFO [VERI-1018] cf_rca_16.v:5599: compiling module 'cf_rca_16_31'
VERIFIC-INFO [VERI-1018] cf_rca_16.v:3891: compiling module 'cf_rca_16_29'
VERIFIC-INFO [VERI-1018] cf_rca_16.v:342: compiling module 'cf_rca_16_3'
VERIFIC-INFO [VERI-1018] cf_rca_16.v:516: compiling module 'cf_rca_16_4'
VERIFIC-WARNING [VDB-1002] cf_rca_16.v:576: net 's23_1[15]' does not have a driver
VERIFIC-WARNING [VDB-1002] cf_rca_16.v:577: net 's23_2[15]' does not have a driver
VERIFIC-WARNING [VDB-1002] cf_rca_16.v:578: net 's23_3[12]' does not have a driver
VERIFIC-WARNING [VDB-1002] cf_rca_16.v:579: net 's23_4[12]' does not have a driver
Importing module top.
Importing module cf_rca_16_1.
Importing module cf_rca_16_2.
Importing module cf_rca_16_22.
Importing module cf_rca_16_23.
Importing module cf_rca_16_24.
Importing module cf_rca_16_25.
Importing module cf_rca_16_26.
Importing module cf_rca_16_27.
Importing module cf_rca_16_28.
Importing module cf_rca_16_29.
Importing module cf_rca_16_3.
Importing module cf_rca_16_30.
Importing module cf_rca_16_31.
Importing module cf_rca_16_32.
Importing module cf_rca_16_33.
Importing module cf_rca_16_34.
Importing module cf_rca_16_35.
Importing module cf_rca_16_36.
Importing module cf_rca_16_37.
Importing module cf_rca_16_38.
Importing module cf_rca_16_4.

3.3.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \cf_rca_16_1
Used module:         \cf_rca_16_2
Used module:             \cf_rca_16_3
Used module:                 \cf_rca_16_4
Used module:                     \cf_rca_16_29
Used module:                         \cf_rca_16_31
Used module:                     \cf_rca_16_22
Used module:                         \cf_rca_16_23
Used module:                             \cf_rca_16_24
Used module:                                 \cf_rca_16_25
Used module:                                     \cf_rca_16_26
Used module:                                         \cf_rca_16_27
Used module:                                             \cf_rca_16_28
Used module:                                                 \cf_rca_16_30
Used module:                     \cf_rca_16_32
Used module:                         \cf_rca_16_33
Used module:                             \cf_rca_16_34
Used module:                                 \cf_rca_16_35
Used module:                                     \cf_rca_16_36
Used module:                                         \cf_rca_16_37
Used module:                     \cf_rca_16_38

3.3.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \cf_rca_16_1
Used module:         \cf_rca_16_2
Used module:             \cf_rca_16_3
Used module:                 \cf_rca_16_4
Used module:                     \cf_rca_16_29
Used module:                         \cf_rca_16_31
Used module:                     \cf_rca_16_22
Used module:                         \cf_rca_16_23
Used module:                             \cf_rca_16_24
Used module:                                 \cf_rca_16_25
Used module:                                     \cf_rca_16_26
Used module:                                         \cf_rca_16_27
Used module:                                             \cf_rca_16_28
Used module:                                                 \cf_rca_16_30
Used module:                     \cf_rca_16_32
Used module:                         \cf_rca_16_33
Used module:                             \cf_rca_16_34
Used module:                                 \cf_rca_16_35
Used module:                                     \cf_rca_16_36
Used module:                                         \cf_rca_16_37
Used module:                     \cf_rca_16_38
Removed 0 unused modules.

yosys> proc

3.4. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.4.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_mux

3.4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.4.7. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.4.8. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.4.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.4.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.4.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module cf_rca_16_4.
<suppressed ~1 debug messages>
Optimizing module cf_rca_16_38.
<suppressed ~32 debug messages>
Optimizing module cf_rca_16_37.
<suppressed ~6 debug messages>
Optimizing module cf_rca_16_36.
<suppressed ~5 debug messages>
Optimizing module cf_rca_16_35.
<suppressed ~5 debug messages>
Optimizing module cf_rca_16_34.
<suppressed ~5 debug messages>
Optimizing module cf_rca_16_33.
<suppressed ~5 debug messages>
Optimizing module cf_rca_16_32.
<suppressed ~6 debug messages>
Optimizing module cf_rca_16_31.
<suppressed ~6 debug messages>
Optimizing module cf_rca_16_30.
<suppressed ~8 debug messages>
Optimizing module cf_rca_16_3.
<suppressed ~1 debug messages>
Optimizing module cf_rca_16_29.
<suppressed ~8 debug messages>
Optimizing module cf_rca_16_28.
Optimizing module cf_rca_16_27.
Optimizing module cf_rca_16_26.
Optimizing module cf_rca_16_25.
Optimizing module cf_rca_16_24.
Optimizing module cf_rca_16_23.
Optimizing module cf_rca_16_22.
Optimizing module cf_rca_16_2.
<suppressed ~1 debug messages>
Optimizing module cf_rca_16_1.
<suppressed ~1 debug messages>
Optimizing module top.

yosys> flatten

3.5. Executing FLATTEN pass (flatten design).
Deleting now unused module cf_rca_16_4.
Deleting now unused module cf_rca_16_38.
Deleting now unused module cf_rca_16_37.
Deleting now unused module cf_rca_16_36.
Deleting now unused module cf_rca_16_35.
Deleting now unused module cf_rca_16_34.
Deleting now unused module cf_rca_16_33.
Deleting now unused module cf_rca_16_32.
Deleting now unused module cf_rca_16_31.
Deleting now unused module cf_rca_16_30.
Deleting now unused module cf_rca_16_3.
Deleting now unused module cf_rca_16_29.
Deleting now unused module cf_rca_16_28.
Deleting now unused module cf_rca_16_27.
Deleting now unused module cf_rca_16_26.
Deleting now unused module cf_rca_16_25.
Deleting now unused module cf_rca_16_24.
Deleting now unused module cf_rca_16_23.
Deleting now unused module cf_rca_16_22.
Deleting now unused module cf_rca_16_2.
Deleting now unused module cf_rca_16_1.
<suppressed ~46 debug messages>

yosys> tribuf -logic

3.6. Executing TRIBUF pass.

yosys> deminout

3.7. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

yosys> opt_clean

3.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 16 unused cells and 19486 unused wires.
<suppressed ~16059 debug messages>

yosys> check

3.10. Executing CHECK pass (checking for obvious problems).
Checking module top...
Warning: Wire top.\west_o [15] is used but has no driver.
Warning: Wire top.\west_o [14] is used but has no driver.
Warning: Wire top.\west_o [13] is used but has no driver.
Warning: Wire top.\west_o [12] is used but has no driver.
Warning: Wire top.\west_o [11] is used but has no driver.
Warning: Wire top.\west_o [10] is used but has no driver.
Warning: Wire top.\west_o [9] is used but has no driver.
Warning: Wire top.\west_o [8] is used but has no driver.
Warning: Wire top.\west_o [7] is used but has no driver.
Warning: Wire top.\west_o [6] is used but has no driver.
Warning: Wire top.\west_o [5] is used but has no driver.
Warning: Wire top.\west_o [4] is used but has no driver.
Warning: Wire top.\west_o [3] is used but has no driver.
Warning: Wire top.\south_o [15] is used but has no driver.
Warning: Wire top.\south_o [14] is used but has no driver.
Warning: Wire top.\south_o [13] is used but has no driver.
Warning: Wire top.\south_o [12] is used but has no driver.
Warning: Wire top.\south_o [11] is used but has no driver.
Warning: Wire top.\south_o [10] is used but has no driver.
Warning: Wire top.\south_o [9] is used but has no driver.
Warning: Wire top.\south_o [8] is used but has no driver.
Warning: Wire top.\south_o [7] is used but has no driver.
Warning: Wire top.\south_o [6] is used but has no driver.
Warning: Wire top.\south_o [5] is used but has no driver.
Warning: Wire top.\south_o [4] is used but has no driver.
Warning: Wire top.\south_o [3] is used but has no driver.
Warning: Wire top.\south_o [2] is used but has no driver.
Warning: Wire top.\south_o [1] is used but has no driver.
Warning: Wire top.\south_o [0] is used but has no driver.
Warning: Wire top.\east_o [15] is used but has no driver.
Warning: Wire top.\east_o [14] is used but has no driver.
Warning: Wire top.\east_o [13] is used but has no driver.
Warning: Wire top.\east_o [12] is used but has no driver.
Warning: Wire top.\east_o [11] is used but has no driver.
Warning: Wire top.\east_o [10] is used but has no driver.
Warning: Wire top.\east_o [9] is used but has no driver.
Warning: Wire top.\east_o [8] is used but has no driver.
Warning: Wire top.\east_o [7] is used but has no driver.
Warning: Wire top.\east_o [6] is used but has no driver.
Warning: Wire top.\east_o [5] is used but has no driver.
Warning: Wire top.\east_o [4] is used but has no driver.
Warning: Wire top.\east_o [3] is used but has no driver.
Warning: Wire top.\s1.s10.s23.s23.n15 is used but has no driver.
Warning: Wire top.\s1.s10.s23.s23.n16 [0] is used but has no driver.
Warning: Wire top.\s1.s10.s23.s23.n16 [1] is used but has no driver.
Warning: Wire top.\s1.s10.s23.s23.n16 [2] is used but has no driver.
Warning: Wire top.\s1.s10.s23.s23.n16 [3] is used but has no driver.
Warning: Wire top.\s1.s10.s23.s23.n16 [4] is used but has no driver.
Warning: Wire top.\s1.s10.s23.s23.n16 [5] is used but has no driver.
Warning: Wire top.\s1.s10.s23.s23.n16 [6] is used but has no driver.
Warning: Wire top.\s1.s10.s23.s23.n16 [7] is used but has no driver.
Warning: Wire top.\s1.s10.s23.s23.n16 [8] is used but has no driver.
Warning: Wire top.\s1.s10.s23.s23.n16 [9] is used but has no driver.
Warning: Wire top.\s1.s10.s23.s23.n16 [10] is used but has no driver.
Warning: Wire top.\s1.s10.s23.s23.n16 [11] is used but has no driver.
Warning: Wire top.\s1.s10.s23.s23.n16 [12] is used but has no driver.
Warning: Wire top.\s1.s10.s23.s23.n16 [13] is used but has no driver.
Warning: Wire top.\s1.s10.s23.s23.n16 [14] is used but has no driver.
Found and reported 58 problems.

yosys> opt -nodffe -nosdff

3.11. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~960 debug messages>

yosys> opt_merge -nomux

3.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1188 debug messages>

yosys> opt_reduce

3.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

yosys> opt_merge

3.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.6. Executing OPT_DFF pass (perform DFF optimizations).
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s22.$verific$n32_reg$cf_rca_16.v:4307$3024 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s22.$verific$n25_reg$cf_rca_16.v:4282$3015 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s22.$verific$n18_reg$cf_rca_16.v:4257$3006 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s22.$verific$n11_reg$cf_rca_16.v:4232$2997 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s19.$verific$n32_reg$cf_rca_16.v:4307$3024 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s19.$verific$n25_reg$cf_rca_16.v:4282$3015 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s19.$verific$n18_reg$cf_rca_16.v:4257$3006 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s19.$verific$n11_reg$cf_rca_16.v:4232$2997 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s18.$verific$n32_reg$cf_rca_16.v:4307$3024 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s18.$verific$n25_reg$cf_rca_16.v:4282$3015 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s18.$verific$n18_reg$cf_rca_16.v:4257$3006 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s18.$verific$n11_reg$cf_rca_16.v:4232$2997 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s19.$verific$n32_reg$cf_rca_16.v:4307$3024 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s19.$verific$n25_reg$cf_rca_16.v:4282$3015 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s19.$verific$n18_reg$cf_rca_16.v:4257$3006 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s19.$verific$n11_reg$cf_rca_16.v:4232$2997 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s18.$verific$n32_reg$cf_rca_16.v:4307$3024 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s18.$verific$n25_reg$cf_rca_16.v:4282$3015 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s18.$verific$n18_reg$cf_rca_16.v:4257$3006 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s18.$verific$n11_reg$cf_rca_16.v:4232$2997 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s19.$verific$n32_reg$cf_rca_16.v:4307$3024 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s19.$verific$n25_reg$cf_rca_16.v:4282$3015 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s19.$verific$n18_reg$cf_rca_16.v:4257$3006 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s19.$verific$n11_reg$cf_rca_16.v:4232$2997 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s21.$verific$n32_reg$cf_rca_16.v:4307$3024 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s21.$verific$n25_reg$cf_rca_16.v:4282$3015 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s21.$verific$n18_reg$cf_rca_16.v:4257$3006 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s21.$verific$n11_reg$cf_rca_16.v:4232$2997 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s18.$verific$n32_reg$cf_rca_16.v:4307$3024 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s18.$verific$n25_reg$cf_rca_16.v:4282$3015 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s18.$verific$n18_reg$cf_rca_16.v:4257$3006 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s18.$verific$n11_reg$cf_rca_16.v:4232$2997 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s19.$verific$n32_reg$cf_rca_16.v:4307$3024 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s19.$verific$n25_reg$cf_rca_16.v:4282$3015 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s19.$verific$n18_reg$cf_rca_16.v:4257$3006 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s19.$verific$n11_reg$cf_rca_16.v:4232$2997 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s18.$verific$n32_reg$cf_rca_16.v:4307$3024 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s18.$verific$n25_reg$cf_rca_16.v:4282$3015 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s18.$verific$n18_reg$cf_rca_16.v:4257$3006 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s18.$verific$n11_reg$cf_rca_16.v:4232$2997 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s22.$verific$n25_reg$cf_rca_16.v:4282$3015 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s22.$verific$n32_reg$cf_rca_16.v:4307$3024 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s19.$verific$n32_reg$cf_rca_16.v:4307$3024 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s19.$verific$n25_reg$cf_rca_16.v:4282$3015 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s19.$verific$n18_reg$cf_rca_16.v:4257$3006 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s19.$verific$n11_reg$cf_rca_16.v:4232$2997 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s18.$verific$n32_reg$cf_rca_16.v:4307$3024 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s18.$verific$n25_reg$cf_rca_16.v:4282$3015 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s18.$verific$n18_reg$cf_rca_16.v:4257$3006 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s18.$verific$n11_reg$cf_rca_16.v:4232$2997 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s19.$verific$n32_reg$cf_rca_16.v:4307$3024 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s19.$verific$n25_reg$cf_rca_16.v:4282$3015 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s19.$verific$n18_reg$cf_rca_16.v:4257$3006 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s19.$verific$n11_reg$cf_rca_16.v:4232$2997 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s22.$verific$n11_reg$cf_rca_16.v:4232$2997 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s22.$verific$n18_reg$cf_rca_16.v:4257$3006 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s18.$verific$n32_reg$cf_rca_16.v:4307$3024 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s18.$verific$n25_reg$cf_rca_16.v:4282$3015 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s18.$verific$n18_reg$cf_rca_16.v:4257$3006 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s18.$verific$n11_reg$cf_rca_16.v:4232$2997 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s22.$verific$n32_reg$cf_rca_16.v:4307$3024 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s22.$verific$n25_reg$cf_rca_16.v:4282$3015 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s22.$verific$n18_reg$cf_rca_16.v:4257$3006 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s22.$verific$n11_reg$cf_rca_16.v:4232$2997 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s21.$verific$n32_reg$cf_rca_16.v:4307$3024 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s21.$verific$n25_reg$cf_rca_16.v:4282$3015 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s21.$verific$n18_reg$cf_rca_16.v:4257$3006 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s21.$verific$n11_reg$cf_rca_16.v:4232$2997 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s20.$verific$n32_reg$cf_rca_16.v:5161$4547 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s20.$verific$n25_reg$cf_rca_16.v:5136$4538 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s20.$verific$n18_reg$cf_rca_16.v:5111$4529 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s20.$verific$n11_reg$cf_rca_16.v:5086$4520 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s22.$verific$n32_reg$cf_rca_16.v:4307$3024 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s22.$verific$n25_reg$cf_rca_16.v:4282$3015 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s22.$verific$n18_reg$cf_rca_16.v:4257$3006 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s22.$verific$n11_reg$cf_rca_16.v:4232$2997 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s19.$verific$n32_reg$cf_rca_16.v:4307$3024 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s19.$verific$n25_reg$cf_rca_16.v:4282$3015 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s19.$verific$n18_reg$cf_rca_16.v:4257$3006 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s19.$verific$n11_reg$cf_rca_16.v:4232$2997 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s18.$verific$n32_reg$cf_rca_16.v:4307$3024 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s18.$verific$n25_reg$cf_rca_16.v:4282$3015 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s18.$verific$n18_reg$cf_rca_16.v:4257$3006 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s18.$verific$n11_reg$cf_rca_16.v:4232$2997 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s19.$verific$n32_reg$cf_rca_16.v:4307$3024 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s19.$verific$n25_reg$cf_rca_16.v:4282$3015 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s19.$verific$n18_reg$cf_rca_16.v:4257$3006 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s19.$verific$n11_reg$cf_rca_16.v:4232$2997 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s18.$verific$n32_reg$cf_rca_16.v:4307$3024 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s18.$verific$n25_reg$cf_rca_16.v:4282$3015 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s18.$verific$n18_reg$cf_rca_16.v:4257$3006 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s18.$verific$n11_reg$cf_rca_16.v:4232$2997 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s19.$verific$n32_reg$cf_rca_16.v:4307$3024 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s19.$verific$n25_reg$cf_rca_16.v:4282$3015 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s19.$verific$n18_reg$cf_rca_16.v:4257$3006 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s19.$verific$n11_reg$cf_rca_16.v:4232$2997 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s18.$verific$n32_reg$cf_rca_16.v:4307$3024 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s18.$verific$n25_reg$cf_rca_16.v:4282$3015 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s18.$verific$n18_reg$cf_rca_16.v:4257$3006 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s18.$verific$n11_reg$cf_rca_16.v:4232$2997 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s19.$verific$n32_reg$cf_rca_16.v:4307$3024 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s19.$verific$n25_reg$cf_rca_16.v:4282$3015 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s19.$verific$n18_reg$cf_rca_16.v:4257$3006 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s19.$verific$n11_reg$cf_rca_16.v:4232$2997 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s18.$verific$n18_reg$cf_rca_16.v:4257$3006 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s18.$verific$n11_reg$cf_rca_16.v:4232$2997 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s18.$verific$n25_reg$cf_rca_16.v:4282$3015 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s18.$verific$n32_reg$cf_rca_16.v:4307$3024 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s18.$verific$n32_reg$cf_rca_16.v:4307$3024 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s18.$verific$n25_reg$cf_rca_16.v:4282$3015 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s18.$verific$n18_reg$cf_rca_16.v:4257$3006 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s18.$verific$n11_reg$cf_rca_16.v:4232$2997 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s19.$verific$n32_reg$cf_rca_16.v:4307$3024 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s19.$verific$n25_reg$cf_rca_16.v:4282$3015 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s19.$verific$n18_reg$cf_rca_16.v:4257$3006 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s19.$verific$n11_reg$cf_rca_16.v:4232$2997 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s19.$verific$n32_reg$cf_rca_16.v:4307$3024 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s19.$verific$n25_reg$cf_rca_16.v:4282$3015 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s19.$verific$n11_reg$cf_rca_16.v:4232$2997 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s19.$verific$n18_reg$cf_rca_16.v:4257$3006 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s18.$verific$n32_reg$cf_rca_16.v:4307$3024 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s18.$verific$n25_reg$cf_rca_16.v:4282$3015 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s18.$verific$n18_reg$cf_rca_16.v:4257$3006 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s18.$verific$n11_reg$cf_rca_16.v:4232$2997 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s20.$verific$n32_reg$cf_rca_16.v:5161$4547 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s20.$verific$n11_reg$cf_rca_16.v:5086$4520 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s19.$verific$n32_reg$cf_rca_16.v:4307$3024 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s19.$verific$n25_reg$cf_rca_16.v:4282$3015 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s19.$verific$n18_reg$cf_rca_16.v:4257$3006 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s19.$verific$n11_reg$cf_rca_16.v:4232$2997 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s20.$verific$n25_reg$cf_rca_16.v:5136$4538 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s18.$verific$n32_reg$cf_rca_16.v:4307$3024 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s18.$verific$n25_reg$cf_rca_16.v:4282$3015 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s18.$verific$n18_reg$cf_rca_16.v:4257$3006 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s18.$verific$n11_reg$cf_rca_16.v:4232$2997 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s22.$verific$n32_reg$cf_rca_16.v:4307$3024 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s22.$verific$n25_reg$cf_rca_16.v:4282$3015 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s22.$verific$n18_reg$cf_rca_16.v:4257$3006 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s22.$verific$n11_reg$cf_rca_16.v:4232$2997 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s21.$verific$n32_reg$cf_rca_16.v:4307$3024 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s21.$verific$n25_reg$cf_rca_16.v:4282$3015 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s21.$verific$n18_reg$cf_rca_16.v:4257$3006 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s21.$verific$n11_reg$cf_rca_16.v:4232$2997 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s20.$verific$n18_reg$cf_rca_16.v:5111$4529 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s20.$verific$n32_reg$cf_rca_16.v:5161$4547 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s20.$verific$n25_reg$cf_rca_16.v:5136$4538 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s20.$verific$n18_reg$cf_rca_16.v:5111$4529 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s20.$verific$n11_reg$cf_rca_16.v:5086$4520 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s22.$verific$n32_reg$cf_rca_16.v:4307$3024 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s22.$verific$n25_reg$cf_rca_16.v:4282$3015 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s22.$verific$n18_reg$cf_rca_16.v:4257$3006 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s22.$verific$n11_reg$cf_rca_16.v:4232$2997 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s19.$verific$n32_reg$cf_rca_16.v:4307$3024 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s19.$verific$n25_reg$cf_rca_16.v:4282$3015 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s19.$verific$n18_reg$cf_rca_16.v:4257$3006 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s19.$verific$n11_reg$cf_rca_16.v:4232$2997 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s18.$verific$n32_reg$cf_rca_16.v:4307$3024 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s18.$verific$n25_reg$cf_rca_16.v:4282$3015 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s18.$verific$n18_reg$cf_rca_16.v:4257$3006 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s18.$verific$n11_reg$cf_rca_16.v:4232$2997 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s19.$verific$n32_reg$cf_rca_16.v:4307$3024 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s19.$verific$n25_reg$cf_rca_16.v:4282$3015 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s19.$verific$n18_reg$cf_rca_16.v:4257$3006 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s19.$verific$n11_reg$cf_rca_16.v:4232$2997 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s18.$verific$n32_reg$cf_rca_16.v:4307$3024 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s18.$verific$n25_reg$cf_rca_16.v:4282$3015 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s18.$verific$n18_reg$cf_rca_16.v:4257$3006 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s18.$verific$n11_reg$cf_rca_16.v:4232$2997 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s17.\s19.$verific$n32_reg$cf_rca_16.v:4307$3024 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s17.\s19.$verific$n25_reg$cf_rca_16.v:4282$3015 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s17.\s19.$verific$n18_reg$cf_rca_16.v:4257$3006 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s17.\s19.$verific$n11_reg$cf_rca_16.v:4232$2997 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s17.\s18.$verific$n32_reg$cf_rca_16.v:4307$3024 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s17.\s18.$verific$n25_reg$cf_rca_16.v:4282$3015 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s17.\s18.$verific$n18_reg$cf_rca_16.v:4257$3006 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s17.\s18.$verific$n11_reg$cf_rca_16.v:4232$2997 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s19.$verific$n32_reg$cf_rca_16.v:4307$3024 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s19.$verific$n25_reg$cf_rca_16.v:4282$3015 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s19.$verific$n18_reg$cf_rca_16.v:4257$3006 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s19.$verific$n11_reg$cf_rca_16.v:4232$2997 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s18.$verific$n32_reg$cf_rca_16.v:4307$3024 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s18.$verific$n25_reg$cf_rca_16.v:4282$3015 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s18.$verific$n18_reg$cf_rca_16.v:4257$3006 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s18.$verific$n11_reg$cf_rca_16.v:4232$2997 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s19.$verific$n32_reg$cf_rca_16.v:4307$3024 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s19.$verific$n25_reg$cf_rca_16.v:4282$3015 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s19.$verific$n18_reg$cf_rca_16.v:4257$3006 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s19.$verific$n11_reg$cf_rca_16.v:4232$2997 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s18.$verific$n32_reg$cf_rca_16.v:4307$3024 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s18.$verific$n25_reg$cf_rca_16.v:4282$3015 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s18.$verific$n18_reg$cf_rca_16.v:4257$3006 ($aldff) from module top.
Removing never-active async load on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s18.$verific$n11_reg$cf_rca_16.v:4232$2997 ($aldff) from module top.

yosys> opt_clean

3.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1037 unused wires.
<suppressed ~78 debug messages>

yosys> opt_expr

3.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.11.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1188 debug messages>

yosys> opt_reduce

3.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

yosys> opt_merge

3.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

yosys> opt_expr

3.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.11.16. Finished OPT passes. (There is nothing left to do.)

yosys> fsm -encoding binary

3.12. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.12.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

3.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

yosys> fsm_opt

3.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt -sat

3.13. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

yosys> opt_merge -nomux

3.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1188 debug messages>

yosys> opt_reduce

3.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

yosys> opt_merge

3.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s22.$verific$n32_reg$cf_rca_16.v:4307$3024 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s22.n32).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s22.$verific$n25_reg$cf_rca_16.v:4282$3015 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s22.n25).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s22.$verific$n18_reg$cf_rca_16.v:4257$3006 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s22.n18).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s22.$verific$n11_reg$cf_rca_16.v:4232$2997 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s22.n11).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s19.$verific$n32_reg$cf_rca_16.v:4307$3024 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s19.n32).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s19.$verific$n25_reg$cf_rca_16.v:4282$3015 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s19.n25).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s19.$verific$n18_reg$cf_rca_16.v:4257$3006 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s19.n18).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s19.$verific$n11_reg$cf_rca_16.v:4232$2997 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s19.n11).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s18.$verific$n32_reg$cf_rca_16.v:4307$3024 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s18.n32).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s18.$verific$n25_reg$cf_rca_16.v:4282$3015 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s18.n25).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s18.$verific$n18_reg$cf_rca_16.v:4257$3006 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s18.n18).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s18.$verific$n11_reg$cf_rca_16.v:4232$2997 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s18.n11).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s19.$verific$n32_reg$cf_rca_16.v:4307$3024 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s19.n32).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s19.$verific$n25_reg$cf_rca_16.v:4282$3015 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s19.n25).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s19.$verific$n18_reg$cf_rca_16.v:4257$3006 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s19.n18).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s19.$verific$n11_reg$cf_rca_16.v:4232$2997 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s19.n11).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s18.$verific$n32_reg$cf_rca_16.v:4307$3024 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s18.n32).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s18.$verific$n25_reg$cf_rca_16.v:4282$3015 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s18.n25).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s18.$verific$n18_reg$cf_rca_16.v:4257$3006 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s18.n18).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s18.$verific$n11_reg$cf_rca_16.v:4232$2997 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s18.n11).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s19.$verific$n32_reg$cf_rca_16.v:4307$3024 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s17.s19.n32).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s19.$verific$n25_reg$cf_rca_16.v:4282$3015 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s17.s19.n25).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s19.$verific$n18_reg$cf_rca_16.v:4257$3006 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s17.s19.n18).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s19.$verific$n11_reg$cf_rca_16.v:4232$2997 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s17.s19.n11).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s18.$verific$n32_reg$cf_rca_16.v:4307$3024 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s17.s18.n32).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s18.$verific$n25_reg$cf_rca_16.v:4282$3015 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s17.s18.n25).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s18.$verific$n18_reg$cf_rca_16.v:4257$3006 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s17.s18.n18).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s18.$verific$n11_reg$cf_rca_16.v:4232$2997 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s17.s18.n11).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s19.$verific$n32_reg$cf_rca_16.v:4307$3024 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s17.s17.s19.n32).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s19.$verific$n25_reg$cf_rca_16.v:4282$3015 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s17.s17.s19.n25).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s19.$verific$n18_reg$cf_rca_16.v:4257$3006 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s17.s17.s19.n18).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s19.$verific$n11_reg$cf_rca_16.v:4232$2997 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s17.s17.s19.n11).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s18.$verific$n32_reg$cf_rca_16.v:4307$3024 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s17.s17.s18.n32).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s18.$verific$n25_reg$cf_rca_16.v:4282$3015 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s17.s17.s18.n25).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s18.$verific$n18_reg$cf_rca_16.v:4257$3006 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s17.s17.s18.n18).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s18.$verific$n11_reg$cf_rca_16.v:4232$2997 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s17.s17.s18.n11).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s19.$verific$n32_reg$cf_rca_16.v:4307$3024 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s17.s17.s17.s19.n32).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s19.$verific$n25_reg$cf_rca_16.v:4282$3015 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s17.s17.s17.s19.n25).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s19.$verific$n18_reg$cf_rca_16.v:4257$3006 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s17.s17.s17.s19.n18).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s19.$verific$n11_reg$cf_rca_16.v:4232$2997 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s17.s17.s17.s19.n11).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s18.$verific$n32_reg$cf_rca_16.v:4307$3024 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s17.s17.s17.s18.n32).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s18.$verific$n25_reg$cf_rca_16.v:4282$3015 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s17.s17.s17.s18.n25).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s18.$verific$n18_reg$cf_rca_16.v:4257$3006 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s17.s17.s17.s18.n18).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s18.$verific$n11_reg$cf_rca_16.v:4232$2997 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s17.s17.s17.s18.n11).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s19.$verific$n32_reg$cf_rca_16.v:4307$3024 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s19.n32).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s19.$verific$n25_reg$cf_rca_16.v:4282$3015 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s19.n25).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s19.$verific$n18_reg$cf_rca_16.v:4257$3006 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s19.n18).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s19.$verific$n11_reg$cf_rca_16.v:4232$2997 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s19.n11).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s18.$verific$n32_reg$cf_rca_16.v:4307$3024 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s18.n32).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s18.$verific$n25_reg$cf_rca_16.v:4282$3015 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s18.n25).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s18.$verific$n18_reg$cf_rca_16.v:4257$3006 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s18.n18).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s18.$verific$n11_reg$cf_rca_16.v:4232$2997 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s18.n11).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s22.$verific$n32_reg$cf_rca_16.v:4307$3024 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s17.s22.n32).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s22.$verific$n25_reg$cf_rca_16.v:4282$3015 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s17.s22.n25).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s22.$verific$n18_reg$cf_rca_16.v:4257$3006 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s17.s22.n18).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s22.$verific$n11_reg$cf_rca_16.v:4232$2997 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s17.s22.n11).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s21.$verific$n32_reg$cf_rca_16.v:4307$3024 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s17.s21.n32).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s21.$verific$n25_reg$cf_rca_16.v:4282$3015 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s17.s21.n25).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s21.$verific$n18_reg$cf_rca_16.v:4257$3006 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s17.s21.n18).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s21.$verific$n11_reg$cf_rca_16.v:4232$2997 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s17.s21.n11).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s20.$verific$n32_reg$cf_rca_16.v:5161$4547 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s17.s20.n32).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s20.$verific$n25_reg$cf_rca_16.v:5136$4538 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s17.s20.n25).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s20.$verific$n18_reg$cf_rca_16.v:5111$4529 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s17.s20.n18).
Adding EN signal on $flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s20.$verific$n11_reg$cf_rca_16.v:5086$4520 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s17.s20.n11).
Adding EN signal on $flatten\s1.\s10.\s23.\s22.$verific$n32_reg$cf_rca_16.v:4307$3024 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s22.n32).
Adding EN signal on $flatten\s1.\s10.\s23.\s22.$verific$n25_reg$cf_rca_16.v:4282$3015 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s22.n25).
Adding EN signal on $flatten\s1.\s10.\s23.\s22.$verific$n18_reg$cf_rca_16.v:4257$3006 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s22.n18).
Adding EN signal on $flatten\s1.\s10.\s23.\s22.$verific$n11_reg$cf_rca_16.v:4232$2997 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s22.n11).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s19.$verific$n32_reg$cf_rca_16.v:4307$3024 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s19.n32).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s19.$verific$n25_reg$cf_rca_16.v:4282$3015 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s19.n25).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s19.$verific$n18_reg$cf_rca_16.v:4257$3006 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s19.n18).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s19.$verific$n11_reg$cf_rca_16.v:4232$2997 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s19.n11).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s18.$verific$n32_reg$cf_rca_16.v:4307$3024 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s18.n32).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s18.$verific$n25_reg$cf_rca_16.v:4282$3015 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s18.n25).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s18.$verific$n18_reg$cf_rca_16.v:4257$3006 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s18.n18).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s18.$verific$n11_reg$cf_rca_16.v:4232$2997 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s18.n11).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s19.$verific$n32_reg$cf_rca_16.v:4307$3024 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s19.n32).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s19.$verific$n25_reg$cf_rca_16.v:4282$3015 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s19.n25).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s19.$verific$n18_reg$cf_rca_16.v:4257$3006 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s19.n18).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s19.$verific$n11_reg$cf_rca_16.v:4232$2997 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s19.n11).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s18.$verific$n32_reg$cf_rca_16.v:4307$3024 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s18.n32).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s18.$verific$n25_reg$cf_rca_16.v:4282$3015 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s18.n25).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s18.$verific$n18_reg$cf_rca_16.v:4257$3006 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s18.n18).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s18.$verific$n11_reg$cf_rca_16.v:4232$2997 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s18.n11).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s19.$verific$n32_reg$cf_rca_16.v:4307$3024 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s17.s19.n32).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s19.$verific$n25_reg$cf_rca_16.v:4282$3015 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s17.s19.n25).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s19.$verific$n18_reg$cf_rca_16.v:4257$3006 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s17.s19.n18).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s19.$verific$n11_reg$cf_rca_16.v:4232$2997 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s17.s19.n11).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s18.$verific$n32_reg$cf_rca_16.v:4307$3024 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s17.s18.n32).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s18.$verific$n25_reg$cf_rca_16.v:4282$3015 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s17.s18.n25).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s18.$verific$n18_reg$cf_rca_16.v:4257$3006 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s17.s18.n18).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s18.$verific$n11_reg$cf_rca_16.v:4232$2997 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s17.s18.n11).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s19.$verific$n32_reg$cf_rca_16.v:4307$3024 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s17.s17.s19.n32).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s19.$verific$n25_reg$cf_rca_16.v:4282$3015 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s17.s17.s19.n25).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s19.$verific$n18_reg$cf_rca_16.v:4257$3006 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s17.s17.s19.n18).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s19.$verific$n11_reg$cf_rca_16.v:4232$2997 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s17.s17.s19.n11).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s18.$verific$n32_reg$cf_rca_16.v:4307$3024 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s17.s17.s18.n32).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s18.$verific$n25_reg$cf_rca_16.v:4282$3015 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s17.s17.s18.n25).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s18.$verific$n18_reg$cf_rca_16.v:4257$3006 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s17.s17.s18.n18).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s18.$verific$n11_reg$cf_rca_16.v:4232$2997 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s17.s17.s18.n11).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s19.$verific$n32_reg$cf_rca_16.v:4307$3024 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s17.s17.s17.s19.n32).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s19.$verific$n25_reg$cf_rca_16.v:4282$3015 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s17.s17.s17.s19.n25).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s19.$verific$n18_reg$cf_rca_16.v:4257$3006 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s17.s17.s17.s19.n18).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s19.$verific$n11_reg$cf_rca_16.v:4232$2997 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s17.s17.s17.s19.n11).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s18.$verific$n32_reg$cf_rca_16.v:4307$3024 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s17.s17.s17.s18.n32).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s18.$verific$n25_reg$cf_rca_16.v:4282$3015 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s17.s17.s17.s18.n25).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s18.$verific$n18_reg$cf_rca_16.v:4257$3006 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s17.s17.s17.s18.n18).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s18.$verific$n11_reg$cf_rca_16.v:4232$2997 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s17.s17.s17.s18.n11).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s19.$verific$n32_reg$cf_rca_16.v:4307$3024 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s17.s17.s17.s17.s19.n32).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s19.$verific$n25_reg$cf_rca_16.v:4282$3015 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s17.s17.s17.s17.s19.n25).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s19.$verific$n18_reg$cf_rca_16.v:4257$3006 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s17.s17.s17.s17.s19.n18).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s19.$verific$n11_reg$cf_rca_16.v:4232$2997 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s17.s17.s17.s17.s19.n11).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s18.$verific$n32_reg$cf_rca_16.v:4307$3024 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s17.s17.s17.s17.s18.n32).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s18.$verific$n25_reg$cf_rca_16.v:4282$3015 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s17.s17.s17.s17.s18.n25).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s18.$verific$n18_reg$cf_rca_16.v:4257$3006 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s17.s17.s17.s17.s18.n18).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s18.$verific$n11_reg$cf_rca_16.v:4232$2997 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s17.s17.s17.s17.s18.n11).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s22.$verific$n32_reg$cf_rca_16.v:4307$3024 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s17.s17.s17.s17.s17.s22.n32).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s22.$verific$n25_reg$cf_rca_16.v:4282$3015 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s17.s17.s17.s17.s17.s22.n25).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s22.$verific$n18_reg$cf_rca_16.v:4257$3006 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s17.s17.s17.s17.s17.s22.n18).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s22.$verific$n11_reg$cf_rca_16.v:4232$2997 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s17.s17.s17.s17.s17.s22.n11).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s21.$verific$n32_reg$cf_rca_16.v:4307$3024 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s17.s17.s17.s17.s17.s21.n32).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s21.$verific$n25_reg$cf_rca_16.v:4282$3015 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s17.s17.s17.s17.s17.s21.n25).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s21.$verific$n18_reg$cf_rca_16.v:4257$3006 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s17.s17.s17.s17.s17.s21.n18).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s21.$verific$n11_reg$cf_rca_16.v:4232$2997 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s17.s17.s17.s17.s17.s21.n11).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s20.$verific$n32_reg$cf_rca_16.v:5161$4547 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s17.s17.s17.s17.s17.s20.n32).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s20.$verific$n25_reg$cf_rca_16.v:5136$4538 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s17.s17.s17.s17.s17.s20.n25).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s20.$verific$n18_reg$cf_rca_16.v:5111$4529 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s17.s17.s17.s17.s17.s20.n18).
Adding EN signal on $flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s20.$verific$n11_reg$cf_rca_16.v:5086$4520 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s23.s21.s17.s17.s17.s17.s17.s17.s20.n11).
Adding EN signal on $flatten\s1.\s10.\s22.$verific$n32_reg$cf_rca_16.v:4307$3024 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s22.n32).
Adding EN signal on $flatten\s1.\s10.\s22.$verific$n25_reg$cf_rca_16.v:4282$3015 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s22.n25).
Adding EN signal on $flatten\s1.\s10.\s22.$verific$n18_reg$cf_rca_16.v:4257$3006 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s22.n18).
Adding EN signal on $flatten\s1.\s10.\s22.$verific$n11_reg$cf_rca_16.v:4232$2997 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s22.n11).
Adding EN signal on $flatten\s1.\s10.\s21.\s19.$verific$n32_reg$cf_rca_16.v:4307$3024 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s19.n32).
Adding EN signal on $flatten\s1.\s10.\s21.\s19.$verific$n25_reg$cf_rca_16.v:4282$3015 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s19.n25).
Adding EN signal on $flatten\s1.\s10.\s21.\s19.$verific$n18_reg$cf_rca_16.v:4257$3006 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s19.n18).
Adding EN signal on $flatten\s1.\s10.\s21.\s19.$verific$n11_reg$cf_rca_16.v:4232$2997 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s19.n11).
Adding EN signal on $flatten\s1.\s10.\s21.\s18.$verific$n32_reg$cf_rca_16.v:4307$3024 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s18.n32).
Adding EN signal on $flatten\s1.\s10.\s21.\s18.$verific$n25_reg$cf_rca_16.v:4282$3015 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s18.n25).
Adding EN signal on $flatten\s1.\s10.\s21.\s18.$verific$n18_reg$cf_rca_16.v:4257$3006 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s18.n18).
Adding EN signal on $flatten\s1.\s10.\s21.\s18.$verific$n11_reg$cf_rca_16.v:4232$2997 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s18.n11).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s19.$verific$n32_reg$cf_rca_16.v:4307$3024 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s19.n32).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s19.$verific$n25_reg$cf_rca_16.v:4282$3015 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s19.n25).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s19.$verific$n18_reg$cf_rca_16.v:4257$3006 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s19.n18).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s19.$verific$n11_reg$cf_rca_16.v:4232$2997 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s19.n11).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s18.$verific$n32_reg$cf_rca_16.v:4307$3024 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s18.n32).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s18.$verific$n25_reg$cf_rca_16.v:4282$3015 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s18.n25).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s18.$verific$n18_reg$cf_rca_16.v:4257$3006 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s18.n18).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s18.$verific$n11_reg$cf_rca_16.v:4232$2997 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s18.n11).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s17.\s19.$verific$n32_reg$cf_rca_16.v:4307$3024 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s17.s19.n32).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s17.\s19.$verific$n25_reg$cf_rca_16.v:4282$3015 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s17.s19.n25).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s17.\s19.$verific$n18_reg$cf_rca_16.v:4257$3006 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s17.s19.n18).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s17.\s19.$verific$n11_reg$cf_rca_16.v:4232$2997 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s17.s19.n11).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s17.\s18.$verific$n32_reg$cf_rca_16.v:4307$3024 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s17.s18.n32).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s17.\s18.$verific$n25_reg$cf_rca_16.v:4282$3015 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s17.s18.n25).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s17.\s18.$verific$n18_reg$cf_rca_16.v:4257$3006 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s17.s18.n18).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s17.\s18.$verific$n11_reg$cf_rca_16.v:4232$2997 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s17.s18.n11).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s19.$verific$n32_reg$cf_rca_16.v:4307$3024 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s17.s17.s19.n32).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s19.$verific$n25_reg$cf_rca_16.v:4282$3015 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s17.s17.s19.n25).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s19.$verific$n18_reg$cf_rca_16.v:4257$3006 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s17.s17.s19.n18).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s19.$verific$n11_reg$cf_rca_16.v:4232$2997 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s17.s17.s19.n11).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s18.$verific$n32_reg$cf_rca_16.v:4307$3024 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s17.s17.s18.n32).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s18.$verific$n25_reg$cf_rca_16.v:4282$3015 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s17.s17.s18.n25).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s18.$verific$n18_reg$cf_rca_16.v:4257$3006 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s17.s17.s18.n18).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s18.$verific$n11_reg$cf_rca_16.v:4232$2997 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s17.s17.s18.n11).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s19.$verific$n32_reg$cf_rca_16.v:4307$3024 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s17.s17.s17.s19.n32).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s19.$verific$n25_reg$cf_rca_16.v:4282$3015 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s17.s17.s17.s19.n25).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s19.$verific$n18_reg$cf_rca_16.v:4257$3006 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s17.s17.s17.s19.n18).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s19.$verific$n11_reg$cf_rca_16.v:4232$2997 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s17.s17.s17.s19.n11).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s18.$verific$n32_reg$cf_rca_16.v:4307$3024 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s17.s17.s17.s18.n32).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s18.$verific$n25_reg$cf_rca_16.v:4282$3015 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s17.s17.s17.s18.n25).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s18.$verific$n18_reg$cf_rca_16.v:4257$3006 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s17.s17.s17.s18.n18).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s18.$verific$n11_reg$cf_rca_16.v:4232$2997 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s17.s17.s17.s18.n11).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s19.$verific$n32_reg$cf_rca_16.v:4307$3024 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s17.s17.s17.s17.s19.n32).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s19.$verific$n25_reg$cf_rca_16.v:4282$3015 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s17.s17.s17.s17.s19.n25).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s19.$verific$n18_reg$cf_rca_16.v:4257$3006 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s17.s17.s17.s17.s19.n18).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s19.$verific$n11_reg$cf_rca_16.v:4232$2997 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s17.s17.s17.s17.s19.n11).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s18.$verific$n32_reg$cf_rca_16.v:4307$3024 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s17.s17.s17.s17.s18.n32).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s18.$verific$n25_reg$cf_rca_16.v:4282$3015 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s17.s17.s17.s17.s18.n25).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s18.$verific$n18_reg$cf_rca_16.v:4257$3006 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s17.s17.s17.s17.s18.n18).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s18.$verific$n11_reg$cf_rca_16.v:4232$2997 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s17.s17.s17.s17.s18.n11).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s22.$verific$n32_reg$cf_rca_16.v:4307$3024 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s17.s17.s17.s17.s17.s22.n32).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s22.$verific$n25_reg$cf_rca_16.v:4282$3015 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s17.s17.s17.s17.s17.s22.n25).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s22.$verific$n18_reg$cf_rca_16.v:4257$3006 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s17.s17.s17.s17.s17.s22.n18).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s22.$verific$n11_reg$cf_rca_16.v:4232$2997 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s17.s17.s17.s17.s17.s22.n11).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s21.$verific$n32_reg$cf_rca_16.v:4307$3024 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s17.s17.s17.s17.s17.s21.n32).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s21.$verific$n25_reg$cf_rca_16.v:4282$3015 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s17.s17.s17.s17.s17.s21.n25).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s21.$verific$n18_reg$cf_rca_16.v:4257$3006 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s17.s17.s17.s17.s17.s21.n18).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s21.$verific$n11_reg$cf_rca_16.v:4232$2997 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s17.s17.s17.s17.s17.s21.n11).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s20.$verific$n32_reg$cf_rca_16.v:5161$4547 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s17.s17.s17.s17.s17.s20.n32).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s20.$verific$n25_reg$cf_rca_16.v:5136$4538 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s17.s17.s17.s17.s17.s20.n25).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s20.$verific$n18_reg$cf_rca_16.v:5111$4529 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s17.s17.s17.s17.s17.s20.n18).
Adding EN signal on $flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s20.$verific$n11_reg$cf_rca_16.v:5086$4520 ($dff) from module top (D = \config_data_i, Q = \s1.s10.s21.s17.s17.s17.s17.s17.s17.s20.n11).

yosys> opt_clean

3.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 192 unused cells and 192 unused wires.
<suppressed ~193 debug messages>

yosys> opt_expr

3.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.13.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~996 debug messages>

yosys> opt_reduce

3.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

yosys> opt_merge

3.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

yosys> opt_expr

3.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.13.16. Finished OPT passes. (There is nothing left to do.)

yosys> wreduce -keepdc

3.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 2 bits (of 5) from port B of cell top.$flatten\s1.\s10.\s20.\s16.$verific$equal_4$cf_rca_16.v:5738$5392 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\s1.\s10.\s20.\s16.$verific$equal_7$cf_rca_16.v:5740$5395 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\s1.\s10.\s20.\s16.$verific$equal_10$cf_rca_16.v:5742$5398 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\s1.\s10.\s20.\s16.$verific$equal_13$cf_rca_16.v:5744$5401 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\s1.\s10.\s20.\s16.$verific$equal_16$cf_rca_16.v:5746$5404 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\s1.\s10.\s20.\s16.\s16.\s16.$verific$equal_4$cf_rca_16.v:5848$6058 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\s1.\s10.\s20.\s16.\s16.$verific$equal_16$cf_rca_16.v:5801$5737 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\s1.\s10.\s20.\s16.\s16.$verific$equal_13$cf_rca_16.v:5799$5734 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\s1.\s10.\s20.\s16.\s16.$verific$equal_10$cf_rca_16.v:5797$5731 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\s1.\s10.\s20.\s16.\s16.$verific$equal_7$cf_rca_16.v:5795$5728 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\s1.\s10.\s20.\s16.\s16.$verific$equal_4$cf_rca_16.v:5793$5725 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\s1.\s10.\s20.$verific$equal_16$cf_rca_16.v:5691$5071 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\s1.\s10.\s20.$verific$equal_13$cf_rca_16.v:5689$5068 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\s1.\s10.\s20.$verific$equal_10$cf_rca_16.v:5687$5065 ($eq).
Removed top 4 bits (of 5) from port B of cell top.$flatten\s1.\s10.\s20.$verific$equal_7$cf_rca_16.v:5685$5062 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s21.\s19.\s310.$verific$equal_10$cf_rca_16.v:5630$5020 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s21.\s19.\s310.$verific$equal_7$cf_rca_16.v:5628$5017 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s21.\s19.\s310.$verific$equal_4$cf_rca_16.v:5626$5014 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s21.\s18.\s310.$verific$equal_10$cf_rca_16.v:5630$5020 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s21.\s18.\s310.$verific$equal_7$cf_rca_16.v:5628$5017 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s21.\s18.\s310.$verific$equal_4$cf_rca_16.v:5626$5014 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s21.\s17.\s17.\s19.\s310.$verific$equal_10$cf_rca_16.v:5630$5020 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s21.\s17.\s17.\s19.\s310.$verific$equal_7$cf_rca_16.v:5628$5017 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s21.\s17.\s17.\s19.\s310.$verific$equal_4$cf_rca_16.v:5626$5014 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s21.\s17.\s17.\s18.\s310.$verific$equal_10$cf_rca_16.v:5630$5020 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s21.\s17.\s17.\s18.\s310.$verific$equal_7$cf_rca_16.v:5628$5017 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s21.\s17.\s17.\s18.\s310.$verific$equal_4$cf_rca_16.v:5626$5014 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s19.\s310.$verific$equal_10$cf_rca_16.v:5630$5020 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s19.\s310.$verific$equal_7$cf_rca_16.v:5628$5017 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s19.\s310.$verific$equal_4$cf_rca_16.v:5626$5014 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s18.\s310.$verific$equal_10$cf_rca_16.v:5630$5020 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s18.\s310.$verific$equal_7$cf_rca_16.v:5628$5017 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s18.\s310.$verific$equal_4$cf_rca_16.v:5626$5014 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s22.\s310.$verific$equal_10$cf_rca_16.v:5630$5020 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s22.\s310.$verific$equal_7$cf_rca_16.v:5628$5017 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s22.\s310.$verific$equal_4$cf_rca_16.v:5626$5014 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s21.\s310.$verific$equal_10$cf_rca_16.v:5630$5020 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s21.\s310.$verific$equal_7$cf_rca_16.v:5628$5017 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s21.\s310.$verific$equal_4$cf_rca_16.v:5626$5014 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s20.\s310.$verific$equal_10$cf_rca_16.v:5630$5020 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s20.\s310.$verific$equal_7$cf_rca_16.v:5628$5017 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s20.\s310.$verific$equal_4$cf_rca_16.v:5626$5014 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s18.\s310.$verific$equal_4$cf_rca_16.v:5626$5014 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s18.\s310.$verific$equal_7$cf_rca_16.v:5628$5017 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s18.\s310.$verific$equal_10$cf_rca_16.v:5630$5020 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s19.\s310.$verific$equal_4$cf_rca_16.v:5626$5014 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s19.\s310.$verific$equal_7$cf_rca_16.v:5628$5017 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s21.\s17.\s17.\s17.\s17.\s17.\s19.\s310.$verific$equal_10$cf_rca_16.v:5630$5020 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s21.\s17.\s17.\s17.\s18.\s310.$verific$equal_4$cf_rca_16.v:5626$5014 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s21.\s17.\s17.\s17.\s18.\s310.$verific$equal_7$cf_rca_16.v:5628$5017 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s21.\s17.\s17.\s17.\s18.\s310.$verific$equal_10$cf_rca_16.v:5630$5020 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s21.\s17.\s17.\s17.\s19.\s310.$verific$equal_4$cf_rca_16.v:5626$5014 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s21.\s17.\s17.\s17.\s19.\s310.$verific$equal_7$cf_rca_16.v:5628$5017 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s21.\s17.\s17.\s17.\s19.\s310.$verific$equal_10$cf_rca_16.v:5630$5020 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s21.\s17.\s18.\s310.$verific$equal_4$cf_rca_16.v:5626$5014 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s21.\s17.\s18.\s310.$verific$equal_7$cf_rca_16.v:5628$5017 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s21.\s17.\s18.\s310.$verific$equal_10$cf_rca_16.v:5630$5020 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s21.\s17.\s19.\s310.$verific$equal_4$cf_rca_16.v:5626$5014 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s21.\s17.\s19.\s310.$verific$equal_7$cf_rca_16.v:5628$5017 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s21.\s17.\s19.\s310.$verific$equal_10$cf_rca_16.v:5630$5020 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s22.\s310.$verific$equal_4$cf_rca_16.v:5626$5014 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s22.\s310.$verific$equal_7$cf_rca_16.v:5628$5017 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s22.\s310.$verific$equal_10$cf_rca_16.v:5630$5020 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s20.\s16.$verific$equal_4$cf_rca_16.v:5738$5392 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s20.\s16.$verific$equal_7$cf_rca_16.v:5740$5395 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s20.\s16.$verific$equal_10$cf_rca_16.v:5742$5398 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s20.\s16.$verific$equal_13$cf_rca_16.v:5744$5401 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s20.\s16.$verific$equal_16$cf_rca_16.v:5746$5404 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s20.\s16.\s16.\s16.$verific$equal_4$cf_rca_16.v:5848$6058 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s20.\s16.\s16.$verific$equal_16$cf_rca_16.v:5801$5737 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s20.\s16.\s16.$verific$equal_13$cf_rca_16.v:5799$5734 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s20.\s16.\s16.$verific$equal_10$cf_rca_16.v:5797$5731 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s20.\s16.\s16.$verific$equal_7$cf_rca_16.v:5795$5728 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s20.\s16.\s16.$verific$equal_4$cf_rca_16.v:5793$5725 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s20.$verific$equal_16$cf_rca_16.v:5691$5071 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s20.$verific$equal_13$cf_rca_16.v:5689$5068 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s20.$verific$equal_10$cf_rca_16.v:5687$5065 ($eq).
Removed top 4 bits (of 5) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s20.$verific$equal_7$cf_rca_16.v:5685$5062 ($eq).
Removed top 1 bits (of 18) from FF cell top.$auto$ff.cc:262:slice$7267 ($dffe).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s21.\s19.\s310.$verific$equal_10$cf_rca_16.v:5630$5020 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s21.\s19.\s310.$verific$equal_7$cf_rca_16.v:5628$5017 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s21.\s19.\s310.$verific$equal_4$cf_rca_16.v:5626$5014 ($eq).
Removed top 1 bits (of 18) from FF cell top.$auto$ff.cc:262:slice$7271 ($dffe).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s21.\s18.\s310.$verific$equal_10$cf_rca_16.v:5630$5020 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s21.\s18.\s310.$verific$equal_7$cf_rca_16.v:5628$5017 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s21.\s18.\s310.$verific$equal_4$cf_rca_16.v:5626$5014 ($eq).
Removed top 1 bits (of 18) from FF cell top.$auto$ff.cc:262:slice$7283 ($dffe).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s19.\s310.$verific$equal_10$cf_rca_16.v:5630$5020 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s19.\s310.$verific$equal_7$cf_rca_16.v:5628$5017 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s19.\s310.$verific$equal_4$cf_rca_16.v:5626$5014 ($eq).
Removed top 1 bits (of 18) from FF cell top.$auto$ff.cc:262:slice$7287 ($dffe).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s18.\s310.$verific$equal_10$cf_rca_16.v:5630$5020 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s18.\s310.$verific$equal_7$cf_rca_16.v:5628$5017 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s18.\s310.$verific$equal_4$cf_rca_16.v:5626$5014 ($eq).
Removed top 1 bits (of 18) from FF cell top.$auto$ff.cc:262:slice$7299 ($dffe).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s19.\s310.$verific$equal_10$cf_rca_16.v:5630$5020 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s19.\s310.$verific$equal_7$cf_rca_16.v:5628$5017 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s19.\s310.$verific$equal_4$cf_rca_16.v:5626$5014 ($eq).
Removed top 1 bits (of 18) from FF cell top.$auto$ff.cc:262:slice$7303 ($dffe).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s18.\s310.$verific$equal_10$cf_rca_16.v:5630$5020 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s18.\s310.$verific$equal_7$cf_rca_16.v:5628$5017 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s18.\s310.$verific$equal_4$cf_rca_16.v:5626$5014 ($eq).
Removed top 1 bits (of 18) from FF cell top.$auto$ff.cc:262:slice$7315 ($dffe).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s22.\s310.$verific$equal_10$cf_rca_16.v:5630$5020 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s22.\s310.$verific$equal_7$cf_rca_16.v:5628$5017 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s22.\s310.$verific$equal_4$cf_rca_16.v:5626$5014 ($eq).
Removed top 1 bits (of 18) from FF cell top.$auto$ff.cc:262:slice$7319 ($dffe).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s21.\s310.$verific$equal_10$cf_rca_16.v:5630$5020 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s21.\s310.$verific$equal_7$cf_rca_16.v:5628$5017 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s21.\s310.$verific$equal_4$cf_rca_16.v:5626$5014 ($eq).
Removed top 1 bits (of 18) from FF cell top.$auto$ff.cc:262:slice$7323 ($dffe).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s20.\s310.$verific$equal_10$cf_rca_16.v:5630$5020 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s20.\s310.$verific$equal_7$cf_rca_16.v:5628$5017 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s20.\s310.$verific$equal_4$cf_rca_16.v:5626$5014 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s18.\s310.$verific$equal_4$cf_rca_16.v:5626$5014 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s18.\s310.$verific$equal_7$cf_rca_16.v:5628$5017 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s18.\s310.$verific$equal_10$cf_rca_16.v:5630$5020 ($eq).
Removed top 1 bits (of 18) from FF cell top.$auto$ff.cc:262:slice$7311 ($dffe).
Removed top 2 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s19.\s310.$verific$equal_4$cf_rca_16.v:5626$5014 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s19.\s310.$verific$equal_7$cf_rca_16.v:5628$5017 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s19.\s310.$verific$equal_10$cf_rca_16.v:5630$5020 ($eq).
Removed top 1 bits (of 18) from FF cell top.$auto$ff.cc:262:slice$7307 ($dffe).
Removed top 2 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s18.\s310.$verific$equal_4$cf_rca_16.v:5626$5014 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s18.\s310.$verific$equal_7$cf_rca_16.v:5628$5017 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s18.\s310.$verific$equal_10$cf_rca_16.v:5630$5020 ($eq).
Removed top 1 bits (of 18) from FF cell top.$auto$ff.cc:262:slice$7295 ($dffe).
Removed top 2 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s19.\s310.$verific$equal_4$cf_rca_16.v:5626$5014 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s19.\s310.$verific$equal_7$cf_rca_16.v:5628$5017 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s21.\s17.\s17.\s17.\s19.\s310.$verific$equal_10$cf_rca_16.v:5630$5020 ($eq).
Removed top 1 bits (of 18) from FF cell top.$auto$ff.cc:262:slice$7291 ($dffe).
Removed top 2 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s21.\s17.\s18.\s310.$verific$equal_4$cf_rca_16.v:5626$5014 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s21.\s17.\s18.\s310.$verific$equal_7$cf_rca_16.v:5628$5017 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s21.\s17.\s18.\s310.$verific$equal_10$cf_rca_16.v:5630$5020 ($eq).
Removed top 1 bits (of 18) from FF cell top.$auto$ff.cc:262:slice$7279 ($dffe).
Removed top 2 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s21.\s17.\s19.\s310.$verific$equal_4$cf_rca_16.v:5626$5014 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s21.\s17.\s19.\s310.$verific$equal_7$cf_rca_16.v:5628$5017 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s21.\s17.\s19.\s310.$verific$equal_10$cf_rca_16.v:5630$5020 ($eq).
Removed top 1 bits (of 18) from FF cell top.$auto$ff.cc:262:slice$7275 ($dffe).
Removed top 2 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s22.\s310.$verific$equal_4$cf_rca_16.v:5626$5014 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s22.\s310.$verific$equal_7$cf_rca_16.v:5628$5017 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s23.\s22.\s310.$verific$equal_10$cf_rca_16.v:5630$5020 ($eq).
Removed top 1 bits (of 18) from FF cell top.$auto$ff.cc:262:slice$7263 ($dffe).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s22.\s310.$verific$equal_10$cf_rca_16.v:5630$5020 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s22.\s310.$verific$equal_7$cf_rca_16.v:5628$5017 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s22.\s310.$verific$equal_4$cf_rca_16.v:5626$5014 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s21.\s17.\s19.\s310.$verific$equal_10$cf_rca_16.v:5630$5020 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s21.\s17.\s19.\s310.$verific$equal_7$cf_rca_16.v:5628$5017 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s21.\s17.\s19.\s310.$verific$equal_4$cf_rca_16.v:5626$5014 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s21.\s17.\s18.\s310.$verific$equal_10$cf_rca_16.v:5630$5020 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s21.\s17.\s18.\s310.$verific$equal_7$cf_rca_16.v:5628$5017 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s21.\s17.\s18.\s310.$verific$equal_4$cf_rca_16.v:5626$5014 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s19.\s310.$verific$equal_10$cf_rca_16.v:5630$5020 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s19.\s310.$verific$equal_7$cf_rca_16.v:5628$5017 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s19.\s310.$verific$equal_4$cf_rca_16.v:5626$5014 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s18.\s310.$verific$equal_10$cf_rca_16.v:5630$5020 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s18.\s310.$verific$equal_7$cf_rca_16.v:5628$5017 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s18.\s310.$verific$equal_4$cf_rca_16.v:5626$5014 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s19.\s310.$verific$equal_10$cf_rca_16.v:5630$5020 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s19.\s310.$verific$equal_7$cf_rca_16.v:5628$5017 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s19.\s310.$verific$equal_4$cf_rca_16.v:5626$5014 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s18.\s310.$verific$equal_10$cf_rca_16.v:5630$5020 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s18.\s310.$verific$equal_7$cf_rca_16.v:5628$5017 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s18.\s310.$verific$equal_4$cf_rca_16.v:5626$5014 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s20.\s310.$verific$equal_4$cf_rca_16.v:5626$5014 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s20.\s310.$verific$equal_7$cf_rca_16.v:5628$5017 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s20.\s310.$verific$equal_10$cf_rca_16.v:5630$5020 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s21.\s310.$verific$equal_4$cf_rca_16.v:5626$5014 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s21.\s310.$verific$equal_7$cf_rca_16.v:5628$5017 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s21.\s310.$verific$equal_10$cf_rca_16.v:5630$5020 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s22.\s310.$verific$equal_4$cf_rca_16.v:5626$5014 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s22.\s310.$verific$equal_7$cf_rca_16.v:5628$5017 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s17.\s17.\s22.\s310.$verific$equal_10$cf_rca_16.v:5630$5020 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s18.\s310.$verific$equal_4$cf_rca_16.v:5626$5014 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s18.\s310.$verific$equal_7$cf_rca_16.v:5628$5017 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s18.\s310.$verific$equal_10$cf_rca_16.v:5630$5020 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s19.\s310.$verific$equal_4$cf_rca_16.v:5626$5014 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s19.\s310.$verific$equal_7$cf_rca_16.v:5628$5017 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s21.\s17.\s17.\s17.\s17.\s19.\s310.$verific$equal_10$cf_rca_16.v:5630$5020 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s21.\s17.\s17.\s18.\s310.$verific$equal_4$cf_rca_16.v:5626$5014 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s21.\s17.\s17.\s18.\s310.$verific$equal_7$cf_rca_16.v:5628$5017 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s21.\s17.\s17.\s18.\s310.$verific$equal_10$cf_rca_16.v:5630$5020 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s21.\s17.\s17.\s19.\s310.$verific$equal_4$cf_rca_16.v:5626$5014 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s21.\s17.\s17.\s19.\s310.$verific$equal_7$cf_rca_16.v:5628$5017 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s21.\s17.\s17.\s19.\s310.$verific$equal_10$cf_rca_16.v:5630$5020 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s21.\s18.\s310.$verific$equal_4$cf_rca_16.v:5626$5014 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s21.\s18.\s310.$verific$equal_7$cf_rca_16.v:5628$5017 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s21.\s18.\s310.$verific$equal_10$cf_rca_16.v:5630$5020 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s21.\s19.\s310.$verific$equal_4$cf_rca_16.v:5626$5014 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s21.\s19.\s310.$verific$equal_7$cf_rca_16.v:5628$5017 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\s1.\s10.\s23.\s21.\s19.\s310.$verific$equal_10$cf_rca_16.v:5630$5020 ($eq).
Removed top 4 bits (of 5) from port B of cell top.$flatten\s1.\s10.\s23.\s20.$verific$equal_7$cf_rca_16.v:5685$5062 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\s1.\s10.\s23.\s20.$verific$equal_10$cf_rca_16.v:5687$5065 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\s1.\s10.\s23.\s20.$verific$equal_13$cf_rca_16.v:5689$5068 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\s1.\s10.\s23.\s20.$verific$equal_16$cf_rca_16.v:5691$5071 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\s1.\s10.\s23.\s20.\s16.\s16.$verific$equal_4$cf_rca_16.v:5793$5725 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\s1.\s10.\s23.\s20.\s16.\s16.$verific$equal_7$cf_rca_16.v:5795$5728 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\s1.\s10.\s23.\s20.\s16.\s16.$verific$equal_10$cf_rca_16.v:5797$5731 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\s1.\s10.\s23.\s20.\s16.\s16.$verific$equal_13$cf_rca_16.v:5799$5734 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\s1.\s10.\s23.\s20.\s16.\s16.$verific$equal_16$cf_rca_16.v:5801$5737 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\s1.\s10.\s23.\s20.\s16.\s16.\s16.$verific$equal_4$cf_rca_16.v:5848$6058 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\s1.\s10.\s23.\s20.\s16.$verific$equal_16$cf_rca_16.v:5746$5404 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\s1.\s10.\s23.\s20.\s16.$verific$equal_13$cf_rca_16.v:5744$5401 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\s1.\s10.\s23.\s20.\s16.$verific$equal_10$cf_rca_16.v:5742$5398 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\s1.\s10.\s23.\s20.\s16.$verific$equal_7$cf_rca_16.v:5740$5395 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\s1.\s10.\s23.\s20.\s16.$verific$equal_4$cf_rca_16.v:5738$5392 ($eq).
Removed top 4 bits (of 5) from port B of cell top.$flatten\s1.\s9.$verific$equal_7$cf_rca_16.v:5685$5062 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\s1.\s9.$verific$equal_10$cf_rca_16.v:5687$5065 ($eq).
Removed top 13 bits (of 16) from mux cell top.$flatten\s1.\s9.$verific$mux_26$cf_rca_16.v:5696$5081 ($mux).
Removed top 3 bits (of 5) from port B of cell top.$flatten\s1.\s9.$verific$equal_13$cf_rca_16.v:5689$5068 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\s1.\s9.$verific$equal_16$cf_rca_16.v:5691$5071 ($eq).
Removed top 13 bits (of 16) from mux cell top.$flatten\s1.\s9.$verific$mux_24$cf_rca_16.v:5695$5079 ($mux).
Removed top 1 bits (of 5) from port B of cell top.$flatten\s1.\s9.\s16.\s16.$verific$equal_4$cf_rca_16.v:5793$5725 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\s1.\s9.\s16.\s16.$verific$equal_7$cf_rca_16.v:5795$5728 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\s1.\s9.\s16.\s16.$verific$equal_10$cf_rca_16.v:5797$5731 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\s1.\s9.\s16.\s16.$verific$equal_13$cf_rca_16.v:5799$5734 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\s1.\s9.\s16.\s16.$verific$equal_16$cf_rca_16.v:5801$5737 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\s1.\s9.\s16.\s16.\s16.$verific$equal_4$cf_rca_16.v:5848$6058 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\s1.\s9.\s16.$verific$equal_16$cf_rca_16.v:5746$5404 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\s1.\s9.\s16.$verific$equal_13$cf_rca_16.v:5744$5401 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\s1.\s9.\s16.$verific$equal_10$cf_rca_16.v:5742$5398 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\s1.\s9.\s16.$verific$equal_7$cf_rca_16.v:5740$5395 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\s1.\s9.\s16.$verific$equal_4$cf_rca_16.v:5738$5392 ($eq).
Removed top 13 bits (of 16) from mux cell top.$flatten\s1.\s9.$verific$mux_22$cf_rca_16.v:5694$5077 ($mux).
Removed top 13 bits (of 16) from mux cell top.$flatten\s1.\s9.$verific$mux_20$cf_rca_16.v:5693$5075 ($mux).
Removed top 13 bits (of 16) from mux cell top.$flatten\s1.\s9.$verific$mux_18$cf_rca_16.v:5692$5073 ($mux).
Removed top 13 bits (of 16) from mux cell top.$flatten\s1.\s9.\s16.$verific$mux_26$cf_rca_16.v:5751$5414 ($mux).
Removed top 13 bits (of 16) from mux cell top.$flatten\s1.\s9.\s16.$verific$mux_24$cf_rca_16.v:5750$5412 ($mux).
Removed top 13 bits (of 16) from mux cell top.$flatten\s1.\s9.\s16.$verific$mux_22$cf_rca_16.v:5749$5410 ($mux).
Removed top 13 bits (of 16) from mux cell top.$flatten\s1.\s9.\s16.$verific$mux_20$cf_rca_16.v:5748$5408 ($mux).
Removed top 13 bits (of 16) from mux cell top.$flatten\s1.\s9.\s16.$verific$mux_18$cf_rca_16.v:5747$5406 ($mux).
Removed top 13 bits (of 16) from mux cell top.$flatten\s1.\s9.\s16.\s16.$verific$mux_26$cf_rca_16.v:5806$5747 ($mux).
Removed top 13 bits (of 16) from mux cell top.$flatten\s1.\s9.\s16.\s16.$verific$mux_24$cf_rca_16.v:5805$5745 ($mux).
Removed top 13 bits (of 16) from mux cell top.$flatten\s1.\s9.\s16.\s16.$verific$mux_22$cf_rca_16.v:5804$5743 ($mux).
Removed top 13 bits (of 16) from mux cell top.$flatten\s1.\s9.\s16.\s16.$verific$mux_20$cf_rca_16.v:5803$5741 ($mux).
Removed top 13 bits (of 16) from mux cell top.$flatten\s1.\s9.\s16.\s16.$verific$mux_18$cf_rca_16.v:5802$5739 ($mux).
Removed top 13 bits (of 16) from mux cell top.$flatten\s1.\s9.\s16.\s16.\s16.$verific$mux_26$cf_rca_16.v:5861$6080 ($mux).
Removed top 13 bits (of 16) from mux cell top.$flatten\s1.\s9.\s16.\s16.\s16.$verific$mux_24$cf_rca_16.v:5860$6078 ($mux).
Removed top 13 bits (of 16) from mux cell top.$flatten\s1.\s9.\s16.\s16.\s16.$verific$mux_22$cf_rca_16.v:5859$6076 ($mux).
Removed top 13 bits (of 16) from mux cell top.$flatten\s1.\s9.\s16.\s16.\s16.$verific$mux_20$cf_rca_16.v:5858$6074 ($mux).
Removed top 13 bits (of 16) from mux cell top.$flatten\s1.\s9.\s16.\s16.\s16.$verific$mux_18$cf_rca_16.v:5857$6072 ($mux).
Removed top 13 bits (of 16) from mux cell top.$flatten\s1.\s9.\s16.\s16.\s16.\s16.$verific$mux_26$cf_rca_16.v:5911$6333 ($mux).
Removed top 13 bits (of 16) from mux cell top.$flatten\s1.\s9.\s16.\s16.\s16.\s16.$verific$mux_24$cf_rca_16.v:5910$6331 ($mux).
Removed top 13 bits (of 16) from mux cell top.$flatten\s1.\s9.\s16.\s16.\s16.\s16.$verific$mux_22$cf_rca_16.v:5909$6329 ($mux).
Removed top 13 bits (of 16) from mux cell top.$flatten\s1.\s9.\s16.\s16.\s16.\s16.$verific$mux_20$cf_rca_16.v:5908$6327 ($mux).
Removed top 13 bits (of 16) from mux cell top.$flatten\s1.\s9.\s16.\s16.\s16.\s16.$verific$mux_18$cf_rca_16.v:5907$6325 ($mux).
Removed top 13 bits (of 16) from mux cell top.$flatten\s1.\s9.\s16.\s16.\s16.\s16.\s16.$verific$mux_31$cf_rca_16.v:5961$6513 ($mux).
Removed top 13 bits (of 16) from mux cell top.$flatten\s1.\s9.\s16.\s16.\s16.\s16.\s16.$verific$mux_29$cf_rca_16.v:5960$6511 ($mux).
Removed top 13 bits (of 16) from mux cell top.$flatten\s1.\s9.\s16.\s16.\s16.\s16.\s16.$verific$mux_27$cf_rca_16.v:5959$6509 ($mux).
Removed top 13 bits (of 16) from mux cell top.$flatten\s1.\s9.\s16.\s16.\s16.\s16.\s16.$verific$mux_25$cf_rca_16.v:5958$6507 ($mux).
Removed top 13 bits (of 16) from mux cell top.$flatten\s1.\s9.\s16.\s16.\s16.\s16.\s16.$verific$mux_23$cf_rca_16.v:5957$6505 ($mux).
Removed cell top.$flatten\s1.\s9.\s16.\s16.\s16.\s16.\s16.$verific$mux_21$cf_rca_16.v:5956$6503 ($mux).

yosys> peepopt

3.15. Executing PEEPOPT pass (run peephole optimizers).

yosys> pmuxtree

3.16. Executing PMUXTREE pass.

yosys> opt_clean

3.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

yosys> alumacc

3.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  created 0 $alu and 0 $macc cells.

yosys> opt

3.19. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~11 debug messages>

yosys> opt_merge -nomux

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~996 debug messages>

yosys> opt_reduce

3.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

yosys> opt_merge

3.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

yosys> opt_dff

3.19.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 11 unused cells and 11 unused wires.
<suppressed ~22 debug messages>

yosys> opt_expr

3.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.19.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~996 debug messages>

yosys> opt_reduce

3.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

yosys> opt_merge

3.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

yosys> opt_dff

3.19.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

yosys> opt_expr

3.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.19.16. Finished OPT passes. (There is nothing left to do.)

yosys> stat

3.20. Printing statistics.

=== top ===

   Number of wires:              18786
   Number of wire bits:          49962
   Number of public wires:       18786
   Number of public wire bits:   49962
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7024
     $dff                          384
     $dffe                         192
     $eq                           396
     $logic_not                     52
     $mux                         6000


yosys> memory -nomap

3.21. Executing MEMORY pass.

yosys> opt_mem

3.21.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.21.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.21.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_dff

3.21.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

3.21.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

yosys> memory_share

3.21.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.21.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.21.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

yosys> memory_collect

3.21.9. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.22. Printing statistics.

=== top ===

   Number of wires:              18786
   Number of wire bits:          49962
   Number of public wires:       18786
   Number of public wire bits:   49962
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7024
     $dff                          384
     $dffe                         192
     $eq                           396
     $logic_not                     52
     $mux                         6000


yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

yosys> stat

3.24. Printing statistics.

=== top ===

   Number of wires:              18786
   Number of wire bits:          49962
   Number of public wires:       18786
   Number of public wire bits:   49962
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7024
     $dff                          384
     $dffe                         192
     $eq                           396
     $logic_not                     52
     $mux                         6000


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.25. Executing TECHMAP pass (map to technology primitives).

3.25.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.25.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.25.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $dff.
No more expansions possible.
<suppressed ~7095 debug messages>

yosys> stat

3.26. Printing statistics.

=== top ===

   Number of wires:              20586
   Number of wire bits:          52882
   Number of public wires:       18786
   Number of public wire bits:   49962
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              15237
     $_DFFE_PP_                   3440
     $_DFF_P_                      384
     $_MUX_                       8441
     $_NOT_                        448
     $_OR_                        1120
     $_XOR_                       1404


yosys> opt

3.27. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~4806 debug messages>

yosys> opt_merge -nomux

3.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~4332 debug messages>
Removed a total of 1444 cells.

yosys> opt_muxtree

3.27.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

yosys> opt_merge

3.27.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 256 unused cells and 2243 unused wires.
<suppressed ~513 debug messages>

yosys> opt_expr

3.27.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.27.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

yosys> opt_merge

3.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

yosys> opt_expr

3.27.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.27.16. Finished OPT passes. (There is nothing left to do.)

yosys> opt -fast -full

3.28. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~2256 debug messages>

yosys> opt_merge

3.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~45 debug messages>
Removed a total of 15 cells.

yosys> opt_dff

3.28.3. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$14537 ($_DFF_P_) from module top.

yosys> opt_clean

3.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

3.28.5. Rerunning OPT passes. (Removed registers in this run.)

yosys> opt_expr -full

3.28.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

yosys> opt_merge

3.28.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

yosys> opt_dff

3.28.8. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.28.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

3.28.10. Finished fast OPT passes.

yosys> memory_map

3.29. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> opt -full

3.30. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

yosys> opt_merge -nomux

3.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce -full

3.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

yosys> opt_merge

3.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

yosys> opt_share

3.30.6. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.7. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

yosys> opt_expr -full

3.30.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.30.10. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.31. Executing ABC pass (technology mapping using ABC).

3.31.1. Summary of detected clock domains:
  41 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s17.s17.s17.s19.n24, arst={ }, srst={ }
  37 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s17.s17.s17.s19.n17, arst={ }, srst={ }
  36 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s17.s17.s17.s19.n10, arst={ }, srst={ }
  54 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s17.s17.s17.s18.n31, arst={ }, srst={ }
  41 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s17.s18.n24, arst={ }, srst={ }
  37 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s17.s18.n17, arst={ }, srst={ }
  36 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s17.s18.n10, arst={ }, srst={ }
  54 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s17.s17.s19.n31, arst={ }, srst={ }
  41 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s17.s19.n24, arst={ }, srst={ }
  37 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s17.s19.n17, arst={ }, srst={ }
  36 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s17.s19.n10, arst={ }, srst={ }
  79 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s17.s18.n31, arst={ }, srst={ }
  41 cells in clk=\clock_config_c, en=\s1.s10.s21.s18.n24, arst={ }, srst={ }
  37 cells in clk=\clock_config_c, en=\s1.s10.s21.s18.n17, arst={ }, srst={ }
  36 cells in clk=\clock_config_c, en=\s1.s10.s21.s18.n10, arst={ }, srst={ }
  54 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s19.n31, arst={ }, srst={ }
  41 cells in clk=\clock_config_c, en=\s1.s10.s21.s19.n24, arst={ }, srst={ }
  37 cells in clk=\clock_config_c, en=\s1.s10.s21.s19.n17, arst={ }, srst={ }
  36 cells in clk=\clock_config_c, en=\s1.s10.s21.s19.n10, arst={ }, srst={ }
  61 cells in clk=\clock_config_c, en=\s1.s10.s21.s18.n31, arst={ }, srst={ }
  54 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s22.n31, arst={ }, srst={ }
  54 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s18.n31, arst={ }, srst={ }
  47 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s19.n10, arst={ }, srst={ }
  48 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s19.n17, arst={ }, srst={ }
  48 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s19.n24, arst={ }, srst={ }
  54 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s19.n31, arst={ }, srst={ }
  45 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s18.n10, arst={ }, srst={ }
  47 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s18.n17, arst={ }, srst={ }
  79 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s18.n24, arst={ }, srst={ }
  54 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s17.s18.n31, arst={ }, srst={ }
  47 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s17.s19.n10, arst={ }, srst={ }
  48 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s17.s19.n17, arst={ }, srst={ }
  48 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s17.s19.n24, arst={ }, srst={ }
  54 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s17.s17.s19.n31, arst={ }, srst={ }
  45 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s17.s18.n10, arst={ }, srst={ }
  47 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s17.s18.n17, arst={ }, srst={ }
  76 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s17.s18.n24, arst={ }, srst={ }
  54 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s17.s17.s17.s18.n31, arst={ }, srst={ }
  47 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s17.s17.s17.s19.n10, arst={ }, srst={ }
  48 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s17.s17.s17.s19.n17, arst={ }, srst={ }
  48 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s17.s17.s17.s19.n24, arst={ }, srst={ }
  54 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s17.s17.s17.s17.s19.n31, arst={ }, srst={ }
  46 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s17.s17.s17.s18.n10, arst={ }, srst={ }
  47 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s17.s17.s17.s18.n17, arst={ }, srst={ }
  80 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s17.s17.s17.s18.n24, arst={ }, srst={ }
  54 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s17.s17.s17.s17.s17.s21.n31, arst={ }, srst={ }
  48 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s17.s17.s17.s17.s17.s22.n10, arst={ }, srst={ }
  48 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s17.s17.s17.s17.s17.s22.n17, arst={ }, srst={ }
  48 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s17.s17.s17.s17.s17.s22.n24, arst={ }, srst={ }
  54 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s17.s17.s17.s17.s17.s20.n31, arst={ }, srst={ }
  46 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s17.s17.s17.s17.s17.s21.n10, arst={ }, srst={ }
  47 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s17.s17.s17.s17.s17.s21.n17, arst={ }, srst={ }
  84 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s17.s17.s17.s17.s17.s21.n24, arst={ }, srst={ }
  53 cells in clk=\clock_config_c, en=\s1.s10.s22.n31, arst={ }, srst={ }
  46 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s17.s17.s17.s17.s17.s20.n10, arst={ }, srst={ }
  47 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s17.s17.s17.s17.s17.s20.n17, arst={ }, srst={ }
  82 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s17.s17.s17.s17.s17.s20.n24, arst={ }, srst={ }
  41 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s17.s17.s17.s17.s18.n24, arst={ }, srst={ }
  37 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s17.s17.s17.s17.s18.n17, arst={ }, srst={ }
  36 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s17.s17.s17.s17.s18.n10, arst={ }, srst={ }
  72 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s17.s17.s17.s17.s17.s22.n31, arst={ }, srst={ }
  38 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s17.s17.s17.s17.s19.n24, arst={ }, srst={ }
  37 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s17.s17.s17.s17.s19.n17, arst={ }, srst={ }
  68 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s17.s17.s17.s17.s19.n10, arst={ }, srst={ }
  73 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s17.s17.s17.s17.s18.n31, arst={ }, srst={ }
  41 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s17.s17.s18.n24, arst={ }, srst={ }
  37 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s17.s17.s18.n17, arst={ }, srst={ }
  36 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s17.s17.s18.n10, arst={ }, srst={ }
  68 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s17.s17.s17.s19.n31, arst={ }, srst={ }
  38 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s17.s17.s19.n24, arst={ }, srst={ }
  37 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s17.s17.s19.n17, arst={ }, srst={ }
  64 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s17.s17.s19.n10, arst={ }, srst={ }
  69 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s17.s17.s18.n31, arst={ }, srst={ }
  41 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s18.n24, arst={ }, srst={ }
  37 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s18.n17, arst={ }, srst={ }
  36 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s18.n10, arst={ }, srst={ }
  64 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s17.s19.n31, arst={ }, srst={ }
  38 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s19.n24, arst={ }, srst={ }
  37 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s19.n17, arst={ }, srst={ }
  60 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s19.n10, arst={ }, srst={ }
  65 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s17.s18.n31, arst={ }, srst={ }
  41 cells in clk=\clock_config_c, en=\s1.s10.s23.s22.n24, arst={ }, srst={ }
  37 cells in clk=\clock_config_c, en=\s1.s10.s23.s22.n17, arst={ }, srst={ }
  36 cells in clk=\clock_config_c, en=\s1.s10.s23.s22.n10, arst={ }, srst={ }
  60 cells in clk=\clock_config_c, en=\s1.s10.s23.s21.s19.n31, arst={ }, srst={ }
  54 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s19.n31, arst={ }, srst={ }
  48 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s22.n10, arst={ }, srst={ }
  48 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s22.n17, arst={ }, srst={ }
  91 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s22.n24, arst={ }, srst={ }
  54 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s18.n31, arst={ }, srst={ }
  50 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s19.n10, arst={ }, srst={ }
  49 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s19.n17, arst={ }, srst={ }
  51 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s19.n24, arst={ }, srst={ }
  54 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s17.s19.n31, arst={ }, srst={ }
  48 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s18.n10, arst={ }, srst={ }
  48 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s18.n17, arst={ }, srst={ }
  77 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s18.n24, arst={ }, srst={ }
  54 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s17.s17.s18.n31, arst={ }, srst={ }
  50 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s17.s17.s19.n10, arst={ }, srst={ }
  49 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s17.s17.s19.n17, arst={ }, srst={ }
  51 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s17.s17.s19.n24, arst={ }, srst={ }
  54 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s17.s17.s17.s19.n31, arst={ }, srst={ }
  48 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s17.s17.s18.n10, arst={ }, srst={ }
  48 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s17.s17.s18.n17, arst={ }, srst={ }
  81 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s17.s17.s18.n24, arst={ }, srst={ }
  54 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s18.n31, arst={ }, srst={ }
  50 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s19.n10, arst={ }, srst={ }
  49 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s19.n17, arst={ }, srst={ }
  51 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s19.n24, arst={ }, srst={ }
  54 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s17.s22.n31, arst={ }, srst={ }
  48 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s18.n10, arst={ }, srst={ }
  48 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s18.n17, arst={ }, srst={ }
  85 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s18.n24, arst={ }, srst={ }
  41 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s17.s20.n24, arst={ }, srst={ }
  36 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s17.s20.n17, arst={ }, srst={ }
  36 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s17.s20.n10, arst={ }, srst={ }
  124 cells in clk=\clock_config_c, en=\s1.s10.s23.s22.n31, arst={ }, srst={ }
  41 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s17.s21.n24, arst={ }, srst={ }
  36 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s17.s21.n17, arst={ }, srst={ }
  36 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s17.s21.n10, arst={ }, srst={ }
  74 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s17.s20.n31, arst={ }, srst={ }
  38 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s17.s22.n24, arst={ }, srst={ }
  36 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s17.s22.n17, arst={ }, srst={ }
  70 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s17.s22.n10, arst={ }, srst={ }
  74 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s17.s21.n31, arst={ }, srst={ }
  41 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s17.s17.s17.s18.n24, arst={ }, srst={ }
  36 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s17.s17.s17.s18.n17, arst={ }, srst={ }
  36 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s17.s17.s17.s18.n10, arst={ }, srst={ }
  70 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s19.n31, arst={ }, srst={ }
  38 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s17.s17.s17.s19.n24, arst={ }, srst={ }
  36 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s17.s17.s17.s19.n17, arst={ }, srst={ }
  66 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s17.s17.s17.s19.n10, arst={ }, srst={ }
  71 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s17.s17.s17.s18.n31, arst={ }, srst={ }
  41 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s17.s18.n24, arst={ }, srst={ }
  36 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s17.s18.n17, arst={ }, srst={ }
  36 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s17.s18.n10, arst={ }, srst={ }
  66 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s17.s17.s19.n31, arst={ }, srst={ }
  38 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s17.s19.n24, arst={ }, srst={ }
  36 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s17.s19.n17, arst={ }, srst={ }
  62 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s17.s19.n10, arst={ }, srst={ }
  67 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s17.s18.n31, arst={ }, srst={ }
  41 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s18.n24, arst={ }, srst={ }
  36 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s18.n17, arst={ }, srst={ }
  36 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s18.n10, arst={ }, srst={ }
  62 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s17.s19.n31, arst={ }, srst={ }
  38 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s19.n24, arst={ }, srst={ }
  36 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s19.n17, arst={ }, srst={ }
  58 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s19.n10, arst={ }, srst={ }
  92 cells in clk=\clock_config_c, en=\s1.s10.s23.s23.s21.s18.n31, arst={ }, srst={ }
  60 cells in clk=\clock_config_c, en=\s1.s10.s21.s19.n31, arst={ }, srst={ }
  46 cells in clk=\clock_config_c, en=\s1.s10.s22.n10, arst={ }, srst={ }
  46 cells in clk=\clock_config_c, en=\s1.s10.s22.n17, arst={ }, srst={ }
  69 cells in clk=\clock_config_c, en=\s1.s10.s22.n24, arst={ }, srst={ }
  53 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s18.n31, arst={ }, srst={ }
  46 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s19.n10, arst={ }, srst={ }
  46 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s19.n17, arst={ }, srst={ }
  71 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s19.n24, arst={ }, srst={ }
  64 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s17.s19.n31, arst={ }, srst={ }
  46 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s18.n10, arst={ }, srst={ }
  46 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s18.n17, arst={ }, srst={ }
  72 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s18.n24, arst={ }, srst={ }
  53 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s17.s17.s18.n31, arst={ }, srst={ }
  46 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s17.s17.s19.n10, arst={ }, srst={ }
  46 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s17.s17.s19.n17, arst={ }, srst={ }
  76 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s17.s17.s19.n24, arst={ }, srst={ }
  70 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s17.s17.s17.s19.n31, arst={ }, srst={ }
  46 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s17.s17.s18.n10, arst={ }, srst={ }
  46 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s17.s17.s18.n17, arst={ }, srst={ }
  76 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s17.s17.s18.n24, arst={ }, srst={ }
  54 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s17.s17.s17.s17.s18.n31, arst={ }, srst={ }
  48 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s17.s17.s17.s17.s19.n10, arst={ }, srst={ }
  47 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s17.s17.s17.s17.s19.n17, arst={ }, srst={ }
  48 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s17.s17.s17.s17.s19.n24, arst={ }, srst={ }
  54 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s17.s17.s17.s17.s17.s22.n31, arst={ }, srst={ }
  46 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s17.s17.s17.s17.s18.n10, arst={ }, srst={ }
  46 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s17.s17.s17.s17.s18.n17, arst={ }, srst={ }
  81 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s17.s17.s17.s17.s18.n24, arst={ }, srst={ }
  41 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s17.s17.s17.s17.s17.s20.n24, arst={ }, srst={ }
  37 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s17.s17.s17.s17.s17.s20.n17, arst={ }, srst={ }
  36 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s17.s17.s17.s17.s17.s20.n10, arst={ }, srst={ }
  44 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s17.s17.s17.s17.s17.s21.n24, arst={ }, srst={ }
  37 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s17.s17.s17.s17.s17.s21.n17, arst={ }, srst={ }
  36 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s17.s17.s17.s17.s17.s21.n10, arst={ }, srst={ }
  74 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s17.s17.s17.s17.s17.s20.n31, arst={ }, srst={ }
  38 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s17.s17.s17.s17.s17.s22.n24, arst={ }, srst={ }
  37 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s17.s17.s17.s17.s17.s22.n17, arst={ }, srst={ }
  70 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s17.s17.s17.s17.s17.s22.n10, arst={ }, srst={ }
  74 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s17.s17.s17.s17.s17.s21.n31, arst={ }, srst={ }
  38 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s17.s17.s17.s18.n24, arst={ }, srst={ }
  37 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s17.s17.s17.s18.n17, arst={ }, srst={ }
  67 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s17.s17.s17.s18.n10, arst={ }, srst={ }
  129 cells in clk=\clock_config_c, en=\s1.s10.s21.s17.s17.s17.s17.s17.s19.n31, arst={ }, srst={ }
  2400 cells in clk=\clock_main_c, en={ }, arst={ }, srst={ }

3.31.2. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s17.s17.s17.s19.n24
Extracted 41 gates and 79 wires to a netlist network with 38 inputs and 14 outputs.

3.31.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.2.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               AND cells:        5
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       14
Removing temp directory.

3.31.3. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s17.s17.s17.s19.n17
Extracted 37 gates and 73 wires to a netlist network with 36 inputs and 11 outputs.

3.31.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.3.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.4. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s17.s17.s17.s19.n10
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 11 outputs.

3.31.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.4.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.5. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s17.s17.s17.s18.n31
Extracted 54 gates and 89 wires to a netlist network with 35 inputs and 12 outputs.

3.31.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.5.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:                OR cells:        4
ABC RESULTS:               AND cells:        6
ABC RESULTS:               MUX cells:       26
ABC RESULTS:               BUF cells:       18
ABC RESULTS:        internal signals:       42
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       12
Removing temp directory.

3.31.6. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s17.s18.n24
Extracted 41 gates and 79 wires to a netlist network with 38 inputs and 14 outputs.

3.31.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.6.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               AND cells:        5
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       14
Removing temp directory.

3.31.7. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s17.s18.n17
Extracted 37 gates and 73 wires to a netlist network with 36 inputs and 11 outputs.

3.31.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.7.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.8. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s17.s18.n10
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 11 outputs.

3.31.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.8.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.9. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s17.s17.s19.n31
Extracted 54 gates and 89 wires to a netlist network with 35 inputs and 12 outputs.

3.31.9.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.9.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:                OR cells:        4
ABC RESULTS:               AND cells:        6
ABC RESULTS:               MUX cells:       26
ABC RESULTS:               BUF cells:       18
ABC RESULTS:        internal signals:       42
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       12
Removing temp directory.

3.31.10. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s17.s19.n24
Extracted 41 gates and 79 wires to a netlist network with 38 inputs and 14 outputs.

3.31.10.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.10.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               AND cells:        5
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       14
Removing temp directory.

3.31.11. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s17.s19.n17
Extracted 37 gates and 73 wires to a netlist network with 36 inputs and 11 outputs.

3.31.11.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.11.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.12. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s17.s19.n10
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 11 outputs.

3.31.12.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.12.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.13. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s17.s18.n31
Extracted 79 gates and 136 wires to a netlist network with 57 inputs and 31 outputs.

3.31.13.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.13.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:       11
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               NOT cells:        4
ABC RESULTS:               AND cells:       23
ABC RESULTS:               MUX cells:       13
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       48
ABC RESULTS:           input signals:       57
ABC RESULTS:          output signals:       31
Removing temp directory.

3.31.14. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s18.n24
Extracted 41 gates and 79 wires to a netlist network with 38 inputs and 14 outputs.

3.31.14.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.14.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               AND cells:        5
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       14
Removing temp directory.

3.31.15. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s18.n17
Extracted 37 gates and 73 wires to a netlist network with 36 inputs and 11 outputs.

3.31.15.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.15.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.16. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s18.n10
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 11 outputs.

3.31.16.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.16.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.17. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s19.n31
Extracted 54 gates and 89 wires to a netlist network with 35 inputs and 12 outputs.

3.31.17.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.17.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:                OR cells:        4
ABC RESULTS:               AND cells:        6
ABC RESULTS:               MUX cells:       26
ABC RESULTS:               BUF cells:       18
ABC RESULTS:        internal signals:       42
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       12
Removing temp directory.

3.31.18. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s19.n24
Extracted 41 gates and 79 wires to a netlist network with 38 inputs and 14 outputs.

3.31.18.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.18.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               AND cells:        5
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       14
Removing temp directory.

3.31.19. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s19.n17
Extracted 37 gates and 73 wires to a netlist network with 36 inputs and 11 outputs.

3.31.19.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.19.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.20. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s19.n10
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 11 outputs.

3.31.20.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.20.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.21. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s18.n31
Extracted 61 gates and 115 wires to a netlist network with 54 inputs and 17 outputs.

3.31.21.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.21.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:       20
ABC RESULTS:               MUX cells:       13
ABC RESULTS:                OR cells:        4
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       44
ABC RESULTS:           input signals:       54
ABC RESULTS:          output signals:       17
Removing temp directory.

3.31.22. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s22.n31
Extracted 54 gates and 89 wires to a netlist network with 34 inputs and 12 outputs.

3.31.22.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.22.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:                OR cells:        4
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               AND cells:        9
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               MUX cells:       20
ABC RESULTS:               BUF cells:       18
ABC RESULTS:        internal signals:       43
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       12
Removing temp directory.

3.31.23. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s18.n31
Extracted 54 gates and 89 wires to a netlist network with 35 inputs and 12 outputs.

3.31.23.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.23.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:                OR cells:        4
ABC RESULTS:               AND cells:        6
ABC RESULTS:               MUX cells:       26
ABC RESULTS:               BUF cells:       18
ABC RESULTS:        internal signals:       42
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       12
Removing temp directory.

3.31.24. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s19.n10
Extracted 47 gates and 80 wires to a netlist network with 33 inputs and 13 outputs.

3.31.24.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.24.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       22
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       34
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       13
Removing temp directory.

3.31.25. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s19.n17
Extracted 48 gates and 83 wires to a netlist network with 35 inputs and 12 outputs.

3.31.25.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.25.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       23
ABC RESULTS:               BUF cells:       21
ABC RESULTS:        internal signals:       36
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       12
Removing temp directory.

3.31.26. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s19.n24
Extracted 48 gates and 83 wires to a netlist network with 35 inputs and 11 outputs.

3.31.26.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.26.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:               MUX cells:       23
ABC RESULTS:               BUF cells:       21
ABC RESULTS:        internal signals:       37
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.27. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s19.n31
Extracted 54 gates and 89 wires to a netlist network with 35 inputs and 12 outputs.

3.31.27.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.27.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:                OR cells:        4
ABC RESULTS:               AND cells:        6
ABC RESULTS:               MUX cells:       26
ABC RESULTS:               BUF cells:       18
ABC RESULTS:        internal signals:       42
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       12
Removing temp directory.

3.31.28. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s18.n10
Extracted 45 gates and 77 wires to a netlist network with 32 inputs and 11 outputs.

3.31.28.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.28.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       22
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       34
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.29. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s18.n17
Extracted 47 gates and 81 wires to a netlist network with 34 inputs and 11 outputs.

3.31.29.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.29.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:       23
ABC RESULTS:               BUF cells:       21
ABC RESULTS:        internal signals:       36
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.30. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s18.n24
Extracted 79 gates and 132 wires to a netlist network with 53 inputs and 25 outputs.

3.31.30.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.30.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:       11
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       21
ABC RESULTS:               MUX cells:       22
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       54
ABC RESULTS:           input signals:       53
ABC RESULTS:          output signals:       25
Removing temp directory.

3.31.31. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s17.s18.n31
Extracted 54 gates and 89 wires to a netlist network with 35 inputs and 12 outputs.

3.31.31.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.31.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:                OR cells:        4
ABC RESULTS:               AND cells:        6
ABC RESULTS:               MUX cells:       26
ABC RESULTS:               BUF cells:       18
ABC RESULTS:        internal signals:       42
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       12
Removing temp directory.

3.31.32. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s17.s19.n10
Extracted 47 gates and 80 wires to a netlist network with 33 inputs and 13 outputs.

3.31.32.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.32.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       22
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       34
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       13
Removing temp directory.

3.31.33. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s17.s19.n17
Extracted 48 gates and 83 wires to a netlist network with 35 inputs and 12 outputs.

3.31.33.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.33.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       23
ABC RESULTS:               BUF cells:       21
ABC RESULTS:        internal signals:       36
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       12
Removing temp directory.

3.31.34. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s17.s19.n24
Extracted 48 gates and 83 wires to a netlist network with 35 inputs and 11 outputs.

3.31.34.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.34.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:               MUX cells:       23
ABC RESULTS:               BUF cells:       21
ABC RESULTS:        internal signals:       37
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.35. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s17.s17.s19.n31
Extracted 54 gates and 89 wires to a netlist network with 35 inputs and 12 outputs.

3.31.35.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.35.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:                OR cells:        4
ABC RESULTS:               AND cells:        6
ABC RESULTS:               MUX cells:       26
ABC RESULTS:               BUF cells:       18
ABC RESULTS:        internal signals:       42
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       12
Removing temp directory.

3.31.36. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s17.s18.n10
Extracted 45 gates and 77 wires to a netlist network with 32 inputs and 11 outputs.

3.31.36.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.36.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       22
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       34
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.37. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s17.s18.n17
Extracted 47 gates and 81 wires to a netlist network with 34 inputs and 11 outputs.

3.31.37.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.37.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:       23
ABC RESULTS:               BUF cells:       21
ABC RESULTS:        internal signals:       36
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.38. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s17.s18.n24
Extracted 76 gates and 133 wires to a netlist network with 57 inputs and 18 outputs.

3.31.38.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.38.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       25
ABC RESULTS:               MUX cells:       22
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       58
ABC RESULTS:           input signals:       57
ABC RESULTS:          output signals:       18
Removing temp directory.

3.31.39. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s17.s17.s17.s18.n31
Extracted 54 gates and 89 wires to a netlist network with 35 inputs and 12 outputs.

3.31.39.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.39.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:                OR cells:        4
ABC RESULTS:               AND cells:        6
ABC RESULTS:               MUX cells:       26
ABC RESULTS:               BUF cells:       18
ABC RESULTS:        internal signals:       42
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       12
Removing temp directory.

3.31.40. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s17.s17.s17.s19.n10
Extracted 47 gates and 80 wires to a netlist network with 33 inputs and 13 outputs.

3.31.40.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.40.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       22
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       34
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       13
Removing temp directory.

3.31.41. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s17.s17.s17.s19.n17
Extracted 48 gates and 83 wires to a netlist network with 35 inputs and 12 outputs.

3.31.41.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.41.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       23
ABC RESULTS:               BUF cells:       21
ABC RESULTS:        internal signals:       36
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       12
Removing temp directory.

3.31.42. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s17.s17.s17.s19.n24
Extracted 48 gates and 83 wires to a netlist network with 35 inputs and 11 outputs.

3.31.42.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.42.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:               MUX cells:       23
ABC RESULTS:               BUF cells:       21
ABC RESULTS:        internal signals:       37
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.43. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s17.s17.s17.s17.s19.n31
Extracted 54 gates and 89 wires to a netlist network with 35 inputs and 12 outputs.

3.31.43.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.43.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:                OR cells:        4
ABC RESULTS:               AND cells:        6
ABC RESULTS:               MUX cells:       26
ABC RESULTS:               BUF cells:       18
ABC RESULTS:        internal signals:       42
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       12
Removing temp directory.

3.31.44. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s17.s17.s17.s18.n10
Extracted 46 gates and 79 wires to a netlist network with 33 inputs and 11 outputs.

3.31.44.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.44.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       23
ABC RESULTS:               BUF cells:       21
ABC RESULTS:        internal signals:       35
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.45. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s17.s17.s17.s18.n17
Extracted 47 gates and 81 wires to a netlist network with 34 inputs and 11 outputs.

3.31.45.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.45.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:       23
ABC RESULTS:               BUF cells:       21
ABC RESULTS:        internal signals:       36
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.46. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s17.s17.s17.s18.n24
Extracted 80 gates and 141 wires to a netlist network with 61 inputs and 18 outputs.

3.31.46.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.46.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       29
ABC RESULTS:               MUX cells:       22
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       62
ABC RESULTS:           input signals:       61
ABC RESULTS:          output signals:       18
Removing temp directory.

3.31.47. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s17.s17.s17.s17.s17.s21.n31
Extracted 54 gates and 89 wires to a netlist network with 35 inputs and 12 outputs.

3.31.47.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.47.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:                OR cells:        4
ABC RESULTS:               AND cells:        6
ABC RESULTS:               MUX cells:       26
ABC RESULTS:               BUF cells:       18
ABC RESULTS:        internal signals:       42
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       12
Removing temp directory.

3.31.48. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s17.s17.s17.s17.s17.s22.n10
Extracted 48 gates and 82 wires to a netlist network with 34 inputs and 13 outputs.

3.31.48.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.48.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       23
ABC RESULTS:               BUF cells:       21
ABC RESULTS:        internal signals:       35
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       13
Removing temp directory.

3.31.49. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s17.s17.s17.s17.s17.s22.n17
Extracted 48 gates and 83 wires to a netlist network with 35 inputs and 12 outputs.

3.31.49.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.49.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       23
ABC RESULTS:               BUF cells:       21
ABC RESULTS:        internal signals:       36
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       12
Removing temp directory.

3.31.50. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s17.s17.s17.s17.s17.s22.n24
Extracted 48 gates and 83 wires to a netlist network with 35 inputs and 11 outputs.

3.31.50.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.50.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:               MUX cells:       23
ABC RESULTS:               BUF cells:       21
ABC RESULTS:        internal signals:       37
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.51. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s17.s17.s17.s17.s17.s20.n31
Extracted 54 gates and 89 wires to a netlist network with 35 inputs and 12 outputs.

3.31.51.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.51.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:                OR cells:        4
ABC RESULTS:               AND cells:        6
ABC RESULTS:               MUX cells:       26
ABC RESULTS:               BUF cells:       18
ABC RESULTS:        internal signals:       42
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       12
Removing temp directory.

3.31.52. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s17.s17.s17.s17.s17.s21.n10
Extracted 46 gates and 79 wires to a netlist network with 33 inputs and 11 outputs.

3.31.52.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.52.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       23
ABC RESULTS:               BUF cells:       21
ABC RESULTS:        internal signals:       35
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.53. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s17.s17.s17.s17.s17.s21.n17
Extracted 47 gates and 81 wires to a netlist network with 34 inputs and 11 outputs.

3.31.53.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.53.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:       23
ABC RESULTS:               BUF cells:       21
ABC RESULTS:        internal signals:       36
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.54. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s17.s17.s17.s17.s17.s21.n24
Extracted 84 gates and 149 wires to a netlist network with 65 inputs and 18 outputs.

3.31.54.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.54.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       33
ABC RESULTS:               MUX cells:       22
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       66
ABC RESULTS:           input signals:       65
ABC RESULTS:          output signals:       18
Removing temp directory.

3.31.55. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s22.n31
Extracted 53 gates and 87 wires to a netlist network with 34 inputs and 12 outputs.

3.31.55.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.55.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:                OR cells:        4
ABC RESULTS:               AND cells:        6
ABC RESULTS:               MUX cells:       25
ABC RESULTS:               BUF cells:       19
ABC RESULTS:        internal signals:       41
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       12
Removing temp directory.

3.31.56. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s17.s17.s17.s17.s17.s20.n10
Extracted 46 gates and 79 wires to a netlist network with 33 inputs and 11 outputs.

3.31.56.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.56.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       23
ABC RESULTS:               BUF cells:       21
ABC RESULTS:        internal signals:       35
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.57. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s17.s17.s17.s17.s17.s20.n17
Extracted 47 gates and 81 wires to a netlist network with 34 inputs and 11 outputs.

3.31.57.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.57.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:       23
ABC RESULTS:               BUF cells:       21
ABC RESULTS:        internal signals:       36
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.58. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s17.s17.s17.s17.s17.s20.n24
Extracted 82 gates and 147 wires to a netlist network with 65 inputs and 17 outputs.

3.31.58.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.58.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:       34
ABC RESULTS:               MUX cells:       22
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       65
ABC RESULTS:           input signals:       65
ABC RESULTS:          output signals:       17
Removing temp directory.

3.31.59. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s17.s17.s17.s17.s18.n24
Extracted 41 gates and 79 wires to a netlist network with 38 inputs and 14 outputs.

3.31.59.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.59.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               AND cells:        5
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       14
Removing temp directory.

3.31.60. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s17.s17.s17.s17.s18.n17
Extracted 37 gates and 73 wires to a netlist network with 36 inputs and 11 outputs.

3.31.60.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.60.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.61. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s17.s17.s17.s17.s18.n10
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 11 outputs.

3.31.61.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.61.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.62. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s17.s17.s17.s17.s17.s22.n31
Extracted 72 gates and 137 wires to a netlist network with 65 inputs and 17 outputs.

3.31.62.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.62.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:       31
ABC RESULTS:               MUX cells:       13
ABC RESULTS:                OR cells:        4
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       55
ABC RESULTS:           input signals:       65
ABC RESULTS:          output signals:       17
Removing temp directory.

3.31.63. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s17.s17.s17.s17.s19.n24
Extracted 38 gates and 75 wires to a netlist network with 37 inputs and 11 outputs.

3.31.63.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.63.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:       37
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.64. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s17.s17.s17.s17.s19.n17
Extracted 37 gates and 73 wires to a netlist network with 36 inputs and 11 outputs.

3.31.64.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.64.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.65. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s17.s17.s17.s17.s19.n10
Extracted 68 gates and 130 wires to a netlist network with 62 inputs and 16 outputs.

3.31.65.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.65.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:       26
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               MUX cells:       13
ABC RESULTS:                OR cells:        2
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       52
ABC RESULTS:           input signals:       62
ABC RESULTS:          output signals:       16
Removing temp directory.

3.31.66. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s17.s17.s17.s17.s18.n31
Extracted 73 gates and 138 wires to a netlist network with 65 inputs and 19 outputs.

3.31.66.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.66.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:       29
ABC RESULTS:               MUX cells:       13
ABC RESULTS:                OR cells:        6
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       54
ABC RESULTS:           input signals:       65
ABC RESULTS:          output signals:       19
Removing temp directory.

3.31.67. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s17.s17.s18.n24
Extracted 41 gates and 79 wires to a netlist network with 38 inputs and 14 outputs.

3.31.67.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.67.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               AND cells:        5
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       14
Removing temp directory.

3.31.68. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s17.s17.s18.n17
Extracted 37 gates and 73 wires to a netlist network with 36 inputs and 11 outputs.

3.31.68.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.68.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.69. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s17.s17.s18.n10
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 11 outputs.

3.31.69.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.69.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.70. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s17.s17.s17.s19.n31
Extracted 68 gates and 129 wires to a netlist network with 61 inputs and 17 outputs.

3.31.70.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.70.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:       27
ABC RESULTS:               MUX cells:       13
ABC RESULTS:                OR cells:        4
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       51
ABC RESULTS:           input signals:       61
ABC RESULTS:          output signals:       17
Removing temp directory.

3.31.71. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s17.s17.s19.n24
Extracted 38 gates and 75 wires to a netlist network with 37 inputs and 11 outputs.

3.31.71.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.71.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:       37
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.72. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s17.s17.s19.n17
Extracted 37 gates and 73 wires to a netlist network with 36 inputs and 11 outputs.

3.31.72.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.72.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.73. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s17.s17.s19.n10
Extracted 64 gates and 122 wires to a netlist network with 58 inputs and 16 outputs.

3.31.73.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.73.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:       22
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               MUX cells:       13
ABC RESULTS:                OR cells:        2
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       48
ABC RESULTS:           input signals:       58
ABC RESULTS:          output signals:       16
Removing temp directory.

3.31.74. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s17.s17.s18.n31
Extracted 69 gates and 130 wires to a netlist network with 61 inputs and 19 outputs.

3.31.74.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.74.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:       25
ABC RESULTS:               MUX cells:       13
ABC RESULTS:                OR cells:        6
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       50
ABC RESULTS:           input signals:       61
ABC RESULTS:          output signals:       19
Removing temp directory.

3.31.75. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s18.n24
Extracted 41 gates and 79 wires to a netlist network with 38 inputs and 14 outputs.

3.31.75.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.75.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               AND cells:        5
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       14
Removing temp directory.

3.31.76. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s18.n17
Extracted 37 gates and 73 wires to a netlist network with 36 inputs and 11 outputs.

3.31.76.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.76.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.77. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s18.n10
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 11 outputs.

3.31.77.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.77.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.78. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s17.s19.n31
Extracted 64 gates and 121 wires to a netlist network with 57 inputs and 17 outputs.

3.31.78.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.78.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:       23
ABC RESULTS:               MUX cells:       13
ABC RESULTS:                OR cells:        4
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       47
ABC RESULTS:           input signals:       57
ABC RESULTS:          output signals:       17
Removing temp directory.

3.31.79. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s19.n24
Extracted 38 gates and 75 wires to a netlist network with 37 inputs and 11 outputs.

3.31.79.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.79.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:       37
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.80. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s19.n17
Extracted 37 gates and 73 wires to a netlist network with 36 inputs and 11 outputs.

3.31.80.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.80.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.81. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s19.n10
Extracted 60 gates and 114 wires to a netlist network with 54 inputs and 16 outputs.

3.31.81.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.81.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:       18
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               MUX cells:       13
ABC RESULTS:                OR cells:        2
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       44
ABC RESULTS:           input signals:       54
ABC RESULTS:          output signals:       16
Removing temp directory.

3.31.82. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s17.s18.n31
Extracted 65 gates and 122 wires to a netlist network with 57 inputs and 19 outputs.

3.31.82.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.82.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:       21
ABC RESULTS:               MUX cells:       13
ABC RESULTS:                OR cells:        6
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       46
ABC RESULTS:           input signals:       57
ABC RESULTS:          output signals:       19
Removing temp directory.

3.31.83. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s22.n24
Extracted 41 gates and 79 wires to a netlist network with 38 inputs and 14 outputs.

3.31.83.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.83.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               AND cells:        5
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       14
Removing temp directory.

3.31.84. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s22.n17
Extracted 37 gates and 73 wires to a netlist network with 36 inputs and 11 outputs.

3.31.84.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.84.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.85. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s22.n10
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 11 outputs.

3.31.85.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.85.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.86. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s21.s19.n31
Extracted 60 gates and 113 wires to a netlist network with 53 inputs and 17 outputs.

3.31.86.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.86.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:       19
ABC RESULTS:               MUX cells:       13
ABC RESULTS:                OR cells:        4
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       43
ABC RESULTS:           input signals:       53
ABC RESULTS:          output signals:       17
Removing temp directory.

3.31.87. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s19.n31
Extracted 54 gates and 89 wires to a netlist network with 34 inputs and 12 outputs.

3.31.87.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.87.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:                OR cells:        4
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               AND cells:        9
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               MUX cells:       20
ABC RESULTS:               BUF cells:       18
ABC RESULTS:        internal signals:       43
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       12
Removing temp directory.

3.31.88. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s22.n10
Extracted 48 gates and 79 wires to a netlist network with 30 inputs and 8 outputs.

3.31.88.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.88.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               AND cells:        6
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               MUX cells:       19
ABC RESULTS:               BUF cells:       19
ABC RESULTS:        internal signals:       41
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        8
Removing temp directory.

3.31.89. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s22.n17
Extracted 48 gates and 79 wires to a netlist network with 30 inputs and 7 outputs.

3.31.89.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.89.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       17
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               AND cells:        7
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               MUX cells:       19
ABC RESULTS:               BUF cells:       17
ABC RESULTS:        internal signals:       42
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        7
Removing temp directory.

3.31.90. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s22.n24
Extracted 91 gates and 141 wires to a netlist network with 49 inputs and 29 outputs.

3.31.90.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.90.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:       18
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       22
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               MUX cells:       20
ABC RESULTS:             ORNOT cells:        6
ABC RESULTS:               BUF cells:       18
ABC RESULTS:        internal signals:       63
ABC RESULTS:           input signals:       49
ABC RESULTS:          output signals:       29
Removing temp directory.

3.31.91. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s18.n31
Extracted 54 gates and 89 wires to a netlist network with 34 inputs and 12 outputs.

3.31.91.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.91.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:                OR cells:        4
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               AND cells:        9
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               MUX cells:       20
ABC RESULTS:               BUF cells:       18
ABC RESULTS:        internal signals:       43
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       12
Removing temp directory.

3.31.92. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s19.n10
Extracted 50 gates and 82 wires to a netlist network with 31 inputs and 10 outputs.

3.31.92.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.92.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:                OR cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               AND cells:        6
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               MUX cells:       19
ABC RESULTS:               BUF cells:       19
ABC RESULTS:        internal signals:       41
ABC RESULTS:           input signals:       31
ABC RESULTS:          output signals:       10
Removing temp directory.

3.31.93. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s19.n17
Extracted 49 gates and 81 wires to a netlist network with 31 inputs and 8 outputs.

3.31.93.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.93.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       17
ABC RESULTS:                OR cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               AND cells:        6
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               MUX cells:       19
ABC RESULTS:               BUF cells:       17
ABC RESULTS:        internal signals:       42
ABC RESULTS:           input signals:       31
ABC RESULTS:          output signals:        8
Removing temp directory.

3.31.94. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s19.n24
Extracted 51 gates and 85 wires to a netlist network with 33 inputs and 8 outputs.

3.31.94.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.94.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               AND cells:        8
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               MUX cells:       20
ABC RESULTS:               BUF cells:       18
ABC RESULTS:        internal signals:       44
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:        8
Removing temp directory.

3.31.95. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s17.s19.n31
Extracted 54 gates and 89 wires to a netlist network with 34 inputs and 12 outputs.

3.31.95.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.95.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:                OR cells:        4
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               AND cells:        9
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               MUX cells:       20
ABC RESULTS:               BUF cells:       18
ABC RESULTS:        internal signals:       43
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       12
Removing temp directory.

3.31.96. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s18.n10
Extracted 48 gates and 79 wires to a netlist network with 30 inputs and 8 outputs.

3.31.96.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.96.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               AND cells:        6
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               MUX cells:       19
ABC RESULTS:               BUF cells:       19
ABC RESULTS:        internal signals:       41
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        8
Removing temp directory.

3.31.97. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s18.n17
Extracted 48 gates and 79 wires to a netlist network with 30 inputs and 7 outputs.

3.31.97.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.97.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       17
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               AND cells:        7
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               MUX cells:       19
ABC RESULTS:               BUF cells:       17
ABC RESULTS:        internal signals:       42
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        7
Removing temp directory.

3.31.98. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s18.n24
Extracted 77 gates and 131 wires to a netlist network with 53 inputs and 15 outputs.

3.31.98.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.98.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       26
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               MUX cells:       19
ABC RESULTS:             ORNOT cells:        4
ABC RESULTS:               BUF cells:       19
ABC RESULTS:        internal signals:       63
ABC RESULTS:           input signals:       53
ABC RESULTS:          output signals:       15
Removing temp directory.

3.31.99. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s17.s17.s18.n31
Extracted 54 gates and 89 wires to a netlist network with 34 inputs and 12 outputs.

3.31.99.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.99.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:                OR cells:        4
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               AND cells:        9
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               MUX cells:       20
ABC RESULTS:               BUF cells:       18
ABC RESULTS:        internal signals:       43
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       12
Removing temp directory.

3.31.100. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s17.s17.s19.n10
Extracted 50 gates and 82 wires to a netlist network with 31 inputs and 10 outputs.

3.31.100.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.100.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:                OR cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               AND cells:        6
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               MUX cells:       19
ABC RESULTS:               BUF cells:       19
ABC RESULTS:        internal signals:       41
ABC RESULTS:           input signals:       31
ABC RESULTS:          output signals:       10
Removing temp directory.

3.31.101. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s17.s17.s19.n17
Extracted 49 gates and 81 wires to a netlist network with 31 inputs and 8 outputs.

3.31.101.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.101.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       17
ABC RESULTS:                OR cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               AND cells:        6
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               MUX cells:       19
ABC RESULTS:               BUF cells:       17
ABC RESULTS:        internal signals:       42
ABC RESULTS:           input signals:       31
ABC RESULTS:          output signals:        8
Removing temp directory.

3.31.102. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s17.s17.s19.n24
Extracted 51 gates and 85 wires to a netlist network with 33 inputs and 8 outputs.

3.31.102.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.102.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               AND cells:        8
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               MUX cells:       20
ABC RESULTS:               BUF cells:       18
ABC RESULTS:        internal signals:       44
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:        8
Removing temp directory.

3.31.103. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s17.s17.s17.s19.n31
Extracted 54 gates and 89 wires to a netlist network with 34 inputs and 12 outputs.

3.31.103.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.103.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:                OR cells:        4
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               AND cells:        9
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               MUX cells:       20
ABC RESULTS:               BUF cells:       18
ABC RESULTS:        internal signals:       43
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       12
Removing temp directory.

3.31.104. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s17.s17.s18.n10
Extracted 48 gates and 79 wires to a netlist network with 30 inputs and 8 outputs.

3.31.104.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.104.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               AND cells:        6
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               MUX cells:       19
ABC RESULTS:               BUF cells:       19
ABC RESULTS:        internal signals:       41
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        8
Removing temp directory.

3.31.105. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s17.s17.s18.n17
Extracted 48 gates and 79 wires to a netlist network with 30 inputs and 7 outputs.

3.31.105.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.105.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       17
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               AND cells:        7
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               MUX cells:       19
ABC RESULTS:               BUF cells:       17
ABC RESULTS:        internal signals:       42
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        7
Removing temp directory.

3.31.106. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s17.s17.s18.n24
Extracted 81 gates and 139 wires to a netlist network with 57 inputs and 15 outputs.

3.31.106.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.106.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       30
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               MUX cells:       19
ABC RESULTS:             ORNOT cells:        4
ABC RESULTS:               BUF cells:       19
ABC RESULTS:        internal signals:       67
ABC RESULTS:           input signals:       57
ABC RESULTS:          output signals:       15
Removing temp directory.

3.31.107. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s18.n31
Extracted 54 gates and 89 wires to a netlist network with 34 inputs and 12 outputs.

3.31.107.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.107.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:                OR cells:        4
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               AND cells:        9
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               MUX cells:       20
ABC RESULTS:               BUF cells:       18
ABC RESULTS:        internal signals:       43
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       12
Removing temp directory.

3.31.108. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s19.n10
Extracted 50 gates and 82 wires to a netlist network with 31 inputs and 10 outputs.

3.31.108.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.108.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:                OR cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               AND cells:        6
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               MUX cells:       19
ABC RESULTS:               BUF cells:       19
ABC RESULTS:        internal signals:       41
ABC RESULTS:           input signals:       31
ABC RESULTS:          output signals:       10
Removing temp directory.

3.31.109. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s19.n17
Extracted 49 gates and 81 wires to a netlist network with 31 inputs and 8 outputs.

3.31.109.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.109.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       17
ABC RESULTS:                OR cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               AND cells:        6
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               MUX cells:       19
ABC RESULTS:               BUF cells:       17
ABC RESULTS:        internal signals:       42
ABC RESULTS:           input signals:       31
ABC RESULTS:          output signals:        8
Removing temp directory.

3.31.110. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s19.n24
Extracted 51 gates and 85 wires to a netlist network with 33 inputs and 8 outputs.

3.31.110.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.110.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               AND cells:        8
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               MUX cells:       20
ABC RESULTS:               BUF cells:       18
ABC RESULTS:        internal signals:       44
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:        8
Removing temp directory.

3.31.111. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s17.s22.n31
Extracted 54 gates and 89 wires to a netlist network with 34 inputs and 12 outputs.

3.31.111.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.111.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:                OR cells:        4
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               AND cells:        9
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               MUX cells:       20
ABC RESULTS:               BUF cells:       18
ABC RESULTS:        internal signals:       43
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       12
Removing temp directory.

3.31.112. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s18.n10
Extracted 48 gates and 79 wires to a netlist network with 30 inputs and 8 outputs.

3.31.112.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.112.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               AND cells:        6
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               MUX cells:       19
ABC RESULTS:               BUF cells:       19
ABC RESULTS:        internal signals:       41
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        8
Removing temp directory.

3.31.113. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s18.n17
Extracted 48 gates and 79 wires to a netlist network with 30 inputs and 7 outputs.

3.31.113.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.113.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       17
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               AND cells:        7
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               MUX cells:       19
ABC RESULTS:               BUF cells:       17
ABC RESULTS:        internal signals:       42
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        7
Removing temp directory.

3.31.114. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s18.n24
Extracted 85 gates and 147 wires to a netlist network with 61 inputs and 15 outputs.

3.31.114.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.114.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       34
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               MUX cells:       19
ABC RESULTS:             ORNOT cells:        4
ABC RESULTS:               BUF cells:       19
ABC RESULTS:        internal signals:       71
ABC RESULTS:           input signals:       61
ABC RESULTS:          output signals:       15
Removing temp directory.

3.31.115. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s17.s20.n24
Extracted 41 gates and 79 wires to a netlist network with 38 inputs and 14 outputs.

3.31.115.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.115.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               AND cells:        5
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       14
Removing temp directory.

3.31.116. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s17.s20.n17
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 10 outputs.

3.31.116.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.116.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       17
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       20
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       10
Removing temp directory.

3.31.117. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s17.s20.n10
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 11 outputs.

3.31.117.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.117.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.118. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s22.n31
Extracted 124 gates and 189 wires to a netlist network with 65 inputs and 50 outputs.

3.31.118.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.118.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:               NOR cells:        9
ABC RESULTS:               MUX cells:       13
ABC RESULTS:                OR cells:        4
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               AND cells:       20
ABC RESULTS:               NOT cells:        9
ABC RESULTS:             ORNOT cells:        7
ABC RESULTS:              NAND cells:       20
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       74
ABC RESULTS:           input signals:       65
ABC RESULTS:          output signals:       50
Removing temp directory.

3.31.119. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s17.s21.n24
Extracted 41 gates and 79 wires to a netlist network with 38 inputs and 14 outputs.

3.31.119.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.119.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               AND cells:        5
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       14
Removing temp directory.

3.31.120. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s17.s21.n17
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 10 outputs.

3.31.120.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.120.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       17
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       20
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       10
Removing temp directory.

3.31.121. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s17.s21.n10
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 11 outputs.

3.31.121.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.121.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.122. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s17.s20.n31
Extracted 74 gates and 141 wires to a netlist network with 67 inputs and 19 outputs.

3.31.122.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.122.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:       33
ABC RESULTS:               MUX cells:       13
ABC RESULTS:                OR cells:        6
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       55
ABC RESULTS:           input signals:       67
ABC RESULTS:          output signals:       19
Removing temp directory.

3.31.123. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s17.s22.n24
Extracted 38 gates and 75 wires to a netlist network with 37 inputs and 11 outputs.

3.31.123.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.123.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:       37
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.124. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s17.s22.n17
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 10 outputs.

3.31.124.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.124.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       17
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       20
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       10
Removing temp directory.

3.31.125. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s17.s22.n10
Extracted 70 gates and 134 wires to a netlist network with 64 inputs and 16 outputs.

3.31.125.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.125.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:       28
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               MUX cells:       13
ABC RESULTS:                OR cells:        2
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       54
ABC RESULTS:           input signals:       64
ABC RESULTS:          output signals:       16
Removing temp directory.

3.31.126. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s17.s21.n31
Extracted 74 gates and 141 wires to a netlist network with 67 inputs and 18 outputs.

3.31.126.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.126.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:       32
ABC RESULTS:               MUX cells:       13
ABC RESULTS:                OR cells:        5
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       56
ABC RESULTS:           input signals:       67
ABC RESULTS:          output signals:       18
Removing temp directory.

3.31.127. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s17.s17.s17.s18.n24
Extracted 41 gates and 79 wires to a netlist network with 38 inputs and 14 outputs.

3.31.127.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.127.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               AND cells:        5
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       14
Removing temp directory.

3.31.128. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s17.s17.s17.s18.n17
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 10 outputs.

3.31.128.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.128.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       17
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       20
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       10
Removing temp directory.

3.31.129. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s17.s17.s17.s18.n10
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 11 outputs.

3.31.129.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.129.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.130. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s17.s17.s17.s17.s19.n31
Extracted 70 gates and 133 wires to a netlist network with 63 inputs and 17 outputs.

3.31.130.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.130.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:       29
ABC RESULTS:               MUX cells:       13
ABC RESULTS:                OR cells:        4
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       53
ABC RESULTS:           input signals:       63
ABC RESULTS:          output signals:       17
Removing temp directory.

3.31.131. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s17.s17.s17.s19.n24
Extracted 38 gates and 75 wires to a netlist network with 37 inputs and 11 outputs.

3.31.131.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.131.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:       37
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.132. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s17.s17.s17.s19.n17
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 10 outputs.

3.31.132.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.132.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       17
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       20
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       10
Removing temp directory.

3.31.133. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s17.s17.s17.s19.n10
Extracted 66 gates and 126 wires to a netlist network with 60 inputs and 16 outputs.

3.31.133.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.133.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:       24
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               MUX cells:       13
ABC RESULTS:                OR cells:        2
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       50
ABC RESULTS:           input signals:       60
ABC RESULTS:          output signals:       16
Removing temp directory.

3.31.134. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s17.s17.s17.s18.n31
Extracted 71 gates and 134 wires to a netlist network with 63 inputs and 19 outputs.

3.31.134.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.134.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:       27
ABC RESULTS:               MUX cells:       13
ABC RESULTS:                OR cells:        6
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       52
ABC RESULTS:           input signals:       63
ABC RESULTS:          output signals:       19
Removing temp directory.

3.31.135. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s17.s18.n24
Extracted 41 gates and 79 wires to a netlist network with 38 inputs and 14 outputs.

3.31.135.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.135.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               AND cells:        5
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       14
Removing temp directory.

3.31.136. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s17.s18.n17
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 10 outputs.

3.31.136.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.136.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       17
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       20
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       10
Removing temp directory.

3.31.137. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s17.s18.n10
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 11 outputs.

3.31.137.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.137.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.138. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s17.s17.s19.n31
Extracted 66 gates and 125 wires to a netlist network with 59 inputs and 17 outputs.

3.31.138.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.138.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:       25
ABC RESULTS:               MUX cells:       13
ABC RESULTS:                OR cells:        4
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       49
ABC RESULTS:           input signals:       59
ABC RESULTS:          output signals:       17
Removing temp directory.

3.31.139. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s17.s19.n24
Extracted 38 gates and 75 wires to a netlist network with 37 inputs and 11 outputs.

3.31.139.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.139.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:       37
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.140. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s17.s19.n17
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 10 outputs.

3.31.140.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.140.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       17
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       20
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       10
Removing temp directory.

3.31.141. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s17.s19.n10
Extracted 62 gates and 118 wires to a netlist network with 56 inputs and 16 outputs.

3.31.141.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.141.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:       20
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               MUX cells:       13
ABC RESULTS:                OR cells:        2
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       46
ABC RESULTS:           input signals:       56
ABC RESULTS:          output signals:       16
Removing temp directory.

3.31.142. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s17.s18.n31
Extracted 67 gates and 126 wires to a netlist network with 59 inputs and 19 outputs.

3.31.142.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.142.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:       23
ABC RESULTS:               MUX cells:       13
ABC RESULTS:                OR cells:        6
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       48
ABC RESULTS:           input signals:       59
ABC RESULTS:          output signals:       19
Removing temp directory.

3.31.143. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s18.n24
Extracted 41 gates and 79 wires to a netlist network with 38 inputs and 14 outputs.

3.31.143.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.143.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               AND cells:        5
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       14
Removing temp directory.

3.31.144. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s18.n17
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 10 outputs.

3.31.144.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.144.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       17
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       20
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       10
Removing temp directory.

3.31.145. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s18.n10
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 11 outputs.

3.31.145.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.145.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.146. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s17.s19.n31
Extracted 62 gates and 117 wires to a netlist network with 55 inputs and 17 outputs.

3.31.146.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.146.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:       21
ABC RESULTS:               MUX cells:       13
ABC RESULTS:                OR cells:        4
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       45
ABC RESULTS:           input signals:       55
ABC RESULTS:          output signals:       17
Removing temp directory.

3.31.147. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s19.n24
Extracted 38 gates and 75 wires to a netlist network with 37 inputs and 11 outputs.

3.31.147.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.147.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:       37
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.148. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s19.n17
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 10 outputs.

3.31.148.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.148.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       17
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       20
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       10
Removing temp directory.

3.31.149. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s19.n10
Extracted 58 gates and 110 wires to a netlist network with 52 inputs and 16 outputs.

3.31.149.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.149.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:       16
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               MUX cells:       13
ABC RESULTS:                OR cells:        2
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       42
ABC RESULTS:           input signals:       52
ABC RESULTS:          output signals:       16
Removing temp directory.

3.31.150. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s23.s23.s21.s18.n31
Extracted 92 gates and 164 wires to a netlist network with 72 inputs and 29 outputs.

3.31.150.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.150.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:               NOR cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOT cells:        3
ABC RESULTS:               AND cells:       31
ABC RESULTS:               MUX cells:       13
ABC RESULTS:                OR cells:       12
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       63
ABC RESULTS:           input signals:       72
ABC RESULTS:          output signals:       29
Removing temp directory.

3.31.151. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s19.n31
Extracted 60 gates and 113 wires to a netlist network with 53 inputs and 17 outputs.

3.31.151.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.151.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:       19
ABC RESULTS:               MUX cells:       13
ABC RESULTS:                OR cells:        4
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       43
ABC RESULTS:           input signals:       53
ABC RESULTS:          output signals:       17
Removing temp directory.

3.31.152. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s22.n10
Extracted 46 gates and 79 wires to a netlist network with 33 inputs and 11 outputs.

3.31.152.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.152.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       23
ABC RESULTS:               BUF cells:       21
ABC RESULTS:        internal signals:       35
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.153. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s22.n17
Extracted 46 gates and 79 wires to a netlist network with 33 inputs and 11 outputs.

3.31.153.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.153.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:       22
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       35
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.154. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s22.n24
Extracted 69 gates and 120 wires to a netlist network with 51 inputs and 16 outputs.

3.31.154.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.154.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       19
ABC RESULTS:               MUX cells:       23
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               BUF cells:       21
ABC RESULTS:        internal signals:       53
ABC RESULTS:           input signals:       51
ABC RESULTS:          output signals:       16
Removing temp directory.

3.31.155. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s18.n31
Extracted 53 gates and 87 wires to a netlist network with 34 inputs and 12 outputs.

3.31.155.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.155.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:                OR cells:        4
ABC RESULTS:               AND cells:        6
ABC RESULTS:               MUX cells:       25
ABC RESULTS:               BUF cells:       19
ABC RESULTS:        internal signals:       41
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       12
Removing temp directory.

3.31.156. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s19.n10
Extracted 46 gates and 79 wires to a netlist network with 33 inputs and 11 outputs.

3.31.156.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.156.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       23
ABC RESULTS:               BUF cells:       21
ABC RESULTS:        internal signals:       35
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.157. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s19.n17
Extracted 46 gates and 79 wires to a netlist network with 33 inputs and 11 outputs.

3.31.157.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.157.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:       22
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       35
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.158. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s19.n24
Extracted 71 gates and 124 wires to a netlist network with 53 inputs and 16 outputs.

3.31.158.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.158.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       22
ABC RESULTS:               MUX cells:       22
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       55
ABC RESULTS:           input signals:       53
ABC RESULTS:          output signals:       16
Removing temp directory.

3.31.159. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s17.s19.n31
Extracted 64 gates and 121 wires to a netlist network with 57 inputs and 17 outputs.

3.31.159.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.159.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:       23
ABC RESULTS:               MUX cells:       13
ABC RESULTS:                OR cells:        4
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       47
ABC RESULTS:           input signals:       57
ABC RESULTS:          output signals:       17
Removing temp directory.

3.31.160. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s18.n10
Extracted 46 gates and 79 wires to a netlist network with 33 inputs and 11 outputs.

3.31.160.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.160.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       23
ABC RESULTS:               BUF cells:       21
ABC RESULTS:        internal signals:       35
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.161. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s18.n17
Extracted 46 gates and 79 wires to a netlist network with 33 inputs and 11 outputs.

3.31.161.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.161.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:       22
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       35
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.162. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s18.n24
Extracted 72 gates and 126 wires to a netlist network with 54 inputs and 16 outputs.

3.31.162.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.162.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       23
ABC RESULTS:               MUX cells:       22
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       56
ABC RESULTS:           input signals:       54
ABC RESULTS:          output signals:       16
Removing temp directory.

3.31.163. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s17.s17.s18.n31
Extracted 53 gates and 87 wires to a netlist network with 34 inputs and 12 outputs.

3.31.163.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.163.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:                OR cells:        4
ABC RESULTS:               AND cells:        6
ABC RESULTS:               MUX cells:       25
ABC RESULTS:               BUF cells:       19
ABC RESULTS:        internal signals:       41
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       12
Removing temp directory.

3.31.164. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s17.s17.s19.n10
Extracted 46 gates and 79 wires to a netlist network with 33 inputs and 11 outputs.

3.31.164.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.164.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       23
ABC RESULTS:               BUF cells:       21
ABC RESULTS:        internal signals:       35
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.165. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s17.s17.s19.n17
Extracted 46 gates and 79 wires to a netlist network with 33 inputs and 11 outputs.

3.31.165.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.165.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:       22
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       35
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.166. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s17.s17.s19.n24
Extracted 76 gates and 134 wires to a netlist network with 58 inputs and 17 outputs.

3.31.166.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.166.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:       25
ABC RESULTS:               MUX cells:       22
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       59
ABC RESULTS:           input signals:       58
ABC RESULTS:          output signals:       17
Removing temp directory.

3.31.167. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s17.s17.s17.s19.n31
Extracted 70 gates and 134 wires to a netlist network with 64 inputs and 18 outputs.

3.31.167.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.167.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:       26
ABC RESULTS:               MUX cells:       14
ABC RESULTS:                OR cells:        5
ABC RESULTS:               BUF cells:       21
ABC RESULTS:        internal signals:       52
ABC RESULTS:           input signals:       64
ABC RESULTS:          output signals:       18
Removing temp directory.

3.31.168. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s17.s17.s18.n10
Extracted 46 gates and 79 wires to a netlist network with 33 inputs and 11 outputs.

3.31.168.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.168.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       23
ABC RESULTS:               BUF cells:       21
ABC RESULTS:        internal signals:       35
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.169. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s17.s17.s18.n17
Extracted 46 gates and 79 wires to a netlist network with 33 inputs and 11 outputs.

3.31.169.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.169.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:       22
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       35
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.170. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s17.s17.s18.n24
Extracted 76 gates and 134 wires to a netlist network with 58 inputs and 16 outputs.

3.31.170.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.170.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       27
ABC RESULTS:               MUX cells:       22
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       60
ABC RESULTS:           input signals:       58
ABC RESULTS:          output signals:       16
Removing temp directory.

3.31.171. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s17.s17.s17.s17.s18.n31
Extracted 54 gates and 89 wires to a netlist network with 35 inputs and 12 outputs.

3.31.171.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.171.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:                OR cells:        4
ABC RESULTS:               AND cells:        6
ABC RESULTS:               MUX cells:       26
ABC RESULTS:               BUF cells:       18
ABC RESULTS:        internal signals:       42
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       12
Removing temp directory.

3.31.172. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s17.s17.s17.s17.s19.n10
Extracted 48 gates and 82 wires to a netlist network with 34 inputs and 13 outputs.

3.31.172.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.172.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       23
ABC RESULTS:               BUF cells:       21
ABC RESULTS:        internal signals:       35
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       13
Removing temp directory.

3.31.173. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s17.s17.s17.s17.s19.n17
Extracted 47 gates and 81 wires to a netlist network with 34 inputs and 12 outputs.

3.31.173.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.173.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       22
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       35
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       12
Removing temp directory.

3.31.174. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s17.s17.s17.s17.s19.n24
Extracted 48 gates and 83 wires to a netlist network with 35 inputs and 11 outputs.

3.31.174.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.174.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:               MUX cells:       23
ABC RESULTS:               BUF cells:       21
ABC RESULTS:        internal signals:       37
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.175. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s17.s17.s17.s17.s17.s22.n31
Extracted 54 gates and 89 wires to a netlist network with 35 inputs and 12 outputs.

3.31.175.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.175.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:                OR cells:        4
ABC RESULTS:               AND cells:        6
ABC RESULTS:               MUX cells:       26
ABC RESULTS:               BUF cells:       18
ABC RESULTS:        internal signals:       42
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       12
Removing temp directory.

3.31.176. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s17.s17.s17.s17.s18.n10
Extracted 46 gates and 79 wires to a netlist network with 33 inputs and 11 outputs.

3.31.176.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.176.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       23
ABC RESULTS:               BUF cells:       21
ABC RESULTS:        internal signals:       35
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.177. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s17.s17.s17.s17.s18.n17
Extracted 46 gates and 79 wires to a netlist network with 33 inputs and 11 outputs.

3.31.177.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.177.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:       22
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       35
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.178. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s17.s17.s17.s17.s18.n24
Extracted 81 gates and 144 wires to a netlist network with 63 inputs and 17 outputs.

3.31.178.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.178.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       31
ABC RESULTS:               MUX cells:       22
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       64
ABC RESULTS:           input signals:       63
ABC RESULTS:          output signals:       17
Removing temp directory.

3.31.179. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s17.s17.s17.s17.s17.s20.n24
Extracted 41 gates and 79 wires to a netlist network with 38 inputs and 14 outputs.

3.31.179.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.179.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               AND cells:        5
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       14
Removing temp directory.

3.31.180. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s17.s17.s17.s17.s17.s20.n17
Extracted 37 gates and 73 wires to a netlist network with 36 inputs and 11 outputs.

3.31.180.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.180.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.181. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s17.s17.s17.s17.s17.s20.n10
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 11 outputs.

3.31.181.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.181.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.182. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s17.s17.s17.s17.s17.s21.n24
Extracted 44 gates and 83 wires to a netlist network with 39 inputs and 16 outputs.

3.31.182.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.182.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:                OR cells:        3
ABC RESULTS:               AND cells:        5
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       39
ABC RESULTS:          output signals:       16
Removing temp directory.

3.31.183. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s17.s17.s17.s17.s17.s21.n17
Extracted 37 gates and 73 wires to a netlist network with 36 inputs and 11 outputs.

3.31.183.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.183.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.184. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s17.s17.s17.s17.s17.s21.n10
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 11 outputs.

3.31.184.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.184.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.185. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s17.s17.s17.s17.s17.s20.n31
Extracted 74 gates and 141 wires to a netlist network with 67 inputs and 19 outputs.

3.31.185.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.185.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:       33
ABC RESULTS:               MUX cells:       13
ABC RESULTS:                OR cells:        6
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       55
ABC RESULTS:           input signals:       67
ABC RESULTS:          output signals:       19
Removing temp directory.

3.31.186. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s17.s17.s17.s17.s17.s22.n24
Extracted 38 gates and 75 wires to a netlist network with 37 inputs and 11 outputs.

3.31.186.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.186.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:       37
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.187. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s17.s17.s17.s17.s17.s22.n17
Extracted 37 gates and 73 wires to a netlist network with 36 inputs and 11 outputs.

3.31.187.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.187.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.188. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s17.s17.s17.s17.s17.s22.n10
Extracted 70 gates and 134 wires to a netlist network with 64 inputs and 16 outputs.

3.31.188.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.188.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:       28
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               MUX cells:       13
ABC RESULTS:                OR cells:        2
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       54
ABC RESULTS:           input signals:       64
ABC RESULTS:          output signals:       16
Removing temp directory.

3.31.189. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s17.s17.s17.s17.s17.s21.n31
Extracted 74 gates and 141 wires to a netlist network with 67 inputs and 18 outputs.

3.31.189.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.189.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:       32
ABC RESULTS:               MUX cells:       13
ABC RESULTS:                OR cells:        5
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       56
ABC RESULTS:           input signals:       67
ABC RESULTS:          output signals:       18
Removing temp directory.

3.31.190. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s17.s17.s17.s18.n24
Extracted 38 gates and 75 wires to a netlist network with 37 inputs and 11 outputs.

3.31.190.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.190.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:       37
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.191. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s17.s17.s17.s18.n17
Extracted 37 gates and 73 wires to a netlist network with 36 inputs and 11 outputs.

3.31.191.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.191.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.192. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s17.s17.s17.s18.n10
Extracted 67 gates and 128 wires to a netlist network with 61 inputs and 16 outputs.

3.31.192.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.192.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:       25
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               MUX cells:       13
ABC RESULTS:                OR cells:        2
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       51
ABC RESULTS:           input signals:       61
ABC RESULTS:          output signals:       16
Removing temp directory.

3.31.193. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_config_c, enabled by \s1.s10.s21.s17.s17.s17.s17.s17.s19.n31
Extracted 129 gates and 199 wires to a netlist network with 70 inputs and 49 outputs.

3.31.193.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.193.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               MUX cells:       13
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:                OR cells:       12
ABC RESULTS:               AND cells:       36
ABC RESULTS:               NOT cells:        9
ABC RESULTS:              NAND cells:       10
ABC RESULTS:             ORNOT cells:        6
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       80
ABC RESULTS:           input signals:       70
ABC RESULTS:          output signals:       49
Removing temp directory.

3.31.194. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock_main_c
Extracted 2400 gates and 4182 wires to a netlist network with 1781 inputs and 1632 outputs.

3.31.194.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.194.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      368
ABC RESULTS:            ANDNOT cells:      105
ABC RESULTS:               MUX cells:     1979
ABC RESULTS:               BUF cells:      300
ABC RESULTS:        internal signals:      769
ABC RESULTS:           input signals:     1781
ABC RESULTS:          output signals:     1632
Removing temp directory.

yosys> abc -script /tmp/yosys_aF6D0e/abc_tmp_1.scr

3.32. Executing ABC pass (technology mapping using ABC).

3.32.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 8408 gates and 12227 wires to a netlist network with 3819 inputs and 560 outputs.

3.32.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + source /tmp/yosys_aF6D0e/abc_tmp_1.scr 
ABC:   #Luts =  2531  Max Lvl =   5  Avg Lvl =   3.97  [   1.18 sec. at Pass 0]
ABC:   #Luts =  2487  Max Lvl =   5  Avg Lvl =   3.63  [  31.01 sec. at Pass 1]
ABC:   #Luts =  2487  Max Lvl =   5  Avg Lvl =   3.63  [   7.41 sec. at Pass 2]
ABC:   #Luts =  2487  Max Lvl =   5  Avg Lvl =   3.63  [  12.02 sec. at Pass 3]
ABC:   #Luts =  2487  Max Lvl =   5  Avg Lvl =   3.63  [  10.21 sec. at Pass 4]
ABC:   #Luts =  2487  Max Lvl =   5  Avg Lvl =   3.63  [  15.45 sec. at Pass 5]
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     2487
ABC RESULTS:        internal signals:     7848
ABC RESULTS:           input signals:     3819
ABC RESULTS:          output signals:      560
Removing temp directory.

yosys> opt

3.33. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

yosys> opt_merge -nomux

3.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.33.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.33.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

yosys> opt_merge

3.33.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

yosys> opt_dff

3.33.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.33.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 38436 unused wires.
<suppressed ~10701 debug messages>

yosys> opt_expr

3.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.33.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.33.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.33.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

yosys> opt_merge

3.33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

yosys> opt_dff

3.33.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

yosys> opt_expr

3.33.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.33.16. Finished OPT passes. (There is nothing left to do.)

yosys> stat

3.34. Printing statistics.

=== top ===

   Number of wires:              13068
   Number of wire bits:          38326
   Number of public wires:        7830
   Number of public wire bits:   33088
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6295
     $_DFFE_PP_                   3440
     $_DFF_P_                      368
     $lut                         2487


yosys> shregmap -minlen 8 -maxlen 20

3.35. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.36. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.37. Printing statistics.

=== top ===

   Number of wires:              13068
   Number of wire bits:          38326
   Number of public wires:        7830
   Number of public wire bits:   33088
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6295
     $_DFFE_PP0P_                 3440
     $_DFF_P_                      368
     $lut                         2487


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.38. Executing TECHMAP pass (map to technology primitives).

3.38.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.38.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.38.3. Continuing TECHMAP pass.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~9871 debug messages>

yosys> opt_expr -mux_undef

3.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~104431 debug messages>

yosys> simplemap

3.40. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

yosys> opt_merge

3.42. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~9942 debug messages>
Removed a total of 3314 cells.

yosys> opt_dff -nodffe -nosdff

3.43. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.44. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 31499 unused wires.
<suppressed ~1 debug messages>

yosys> opt -nodffe -nosdff

3.45. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.45.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~709 debug messages>

yosys> opt_merge -nomux

3.45.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.45.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.45.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

yosys> opt_merge

3.45.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.45.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.45.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.45.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.45.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.45.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.45.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

yosys> opt_merge

3.45.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.45.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.45.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

yosys> opt_expr

3.45.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.45.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /tmp/yosys_aF6D0e/abc_tmp_2.scr

3.46. Executing ABC pass (technology mapping using ABC).

3.46.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 7683 gates and 11504 wires to a netlist network with 3819 inputs and 560 outputs.

3.46.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + source /tmp/yosys_aF6D0e/abc_tmp_2.scr 
ABC:   #Luts =  2487  Max Lvl =   5  Avg Lvl =   3.63  [   0.68 sec. at Pass 0]
ABC:   #Luts =  2487  Max Lvl =   5  Avg Lvl =   3.63  [  23.27 sec. at Pass 1]
ABC:   #Luts =  2487  Max Lvl =   5  Avg Lvl =   3.63  [   6.01 sec. at Pass 2]
ABC:   #Luts =  2487  Max Lvl =   5  Avg Lvl =   3.63  [   5.95 sec. at Pass 3]
ABC:   #Luts =  2487  Max Lvl =   5  Avg Lvl =   3.63  [  11.50 sec. at Pass 4]
ABC:   #Luts =  2487  Max Lvl =   5  Avg Lvl =   3.63  [  18.27 sec. at Pass 5]
ABC: + write_blif <abc-temp-dir>/output.blif 

3.46.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     2487
ABC RESULTS:        internal signals:     7125
ABC RESULTS:           input signals:     3819
ABC RESULTS:          output signals:      560
Removing temp directory.

yosys> opt

3.47. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.47.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

yosys> opt_merge -nomux

3.47.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.47.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.47.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

yosys> opt_merge

3.47.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

yosys> opt_dff

3.47.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.47.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 9388 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.47.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.47.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.47.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.47.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

yosys> opt_merge

3.47.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

yosys> opt_dff

3.47.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.47.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

yosys> opt_expr

3.47.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

3.47.16. Finished OPT passes. (There is nothing left to do.)

yosys> hierarchy -check

3.48. Executing HIERARCHY pass (managing design hierarchy).

3.48.1. Analyzing design hierarchy..
Top module:  \top

3.48.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

yosys> stat

3.49. Printing statistics.

=== top ===

   Number of wires:              13068
   Number of wire bits:          38326
   Number of public wires:        7830
   Number of public wire bits:   33088
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6295
     $lut                         2487
     dffsre                       3808


yosys> opt_clean -purge

3.50. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 6760 unused wires.
<suppressed ~6760 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.51. Executing Verilog backend.

yosys> bmuxmap

3.51.1. Executing BMUXMAP pass.

yosys> demuxmap

3.51.2. Executing DEMUXMAP pass.

yosys> clean_zerowidth
Dumping module `\top'.

Warnings: 62 unique messages, 62 total
End of script. Logfile hash: cfb51b45eb, CPU: user 91.27s system 3.82s, MEM: 308.97 MB peak
Yosys 0.16+65 (git sha1 91803ad5c, gcc 9.1.0 -fPIC -Os)
Time spent: 87% 3x abc (548 sec), 3% 29x opt_expr (21 sec), ...
real 344.83
user 573.44
sys 52.28
