==============================================================================
Library 'secureip' compilation error(s)
==============================================================================
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
** Error (suppressible): (vlog-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
Errors: 1, Warnings: 1

==============================================================================
Library 'unisim' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
** Error (suppressible): (vcom-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
Errors: 1, Warnings: 1

==============================================================================
Library 'unimacro' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
** Error (suppressible): (vcom-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
Errors: 1, Warnings: 1

==============================================================================
Library 'unifast' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
** Error (suppressible): (vcom-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
Errors: 1, Warnings: 1

==============================================================================
Library 'unisim' compilation error(s)
==============================================================================
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
** Error (suppressible): (vlog-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
Errors: 1, Warnings: 1

==============================================================================
Library 'unimacro' compilation error(s)
==============================================================================
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
** Error (suppressible): (vlog-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
Errors: 1, Warnings: 1

==============================================================================
Library 'unifast' compilation error(s)
==============================================================================
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
** Error (suppressible): (vlog-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
Errors: 1, Warnings: 1

==============================================================================
Library 'simprim' compilation error(s)
==============================================================================
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
** Error (suppressible): (vlog-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
Errors: 1, Warnings: 1

==============================================================================
Library 'bsip_v1_1_0' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:24:28 on Apr 01,2024
vcom -64 -93 -work bsip_v1_1_0 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/bsip_v1_1_0/.cxl.vhdl.bsip_v1_1_0.bsip_v1_1_0.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\bsip_v1_1\hdl\bsip_v1_1_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\bsip_v1_1\hdl\bsip_v1_1_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\bsip_v1_1\hdl\bsip_v1_1_rfs.vhd(64): VHDL Compiler exiting
End time: 22:24:28 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'emc_common_v3_0_5' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:25:04 on Apr 01,2024
vcom -64 -93 -work emc_common_v3_0_5 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/emc_common_v3_0_5/.cxl.vhdl.emc_common_v3_0_5.emc_common_v3_0_5.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ld_arith_reg
-- Loading package NUMERIC_STD
-- Compiling architecture imp of ld_arith_reg
-- Loading package std_logic_arith
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package STD_LOGIC_UNSIGNED
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\emc_common_v3_0\hdl\emc_common_v3_0_vh_rfs.vhd(489): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\emc_common_v3_0\hdl\emc_common_v3_0_vh_rfs.vhd(489): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\emc_common_v3_0\hdl\emc_common_v3_0_vh_rfs.vhd(522): VHDL Compiler exiting
End time: 22:25:04 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'ethernet_1_10_25g_v1_0_1' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:25:07 on Apr 01,2024
vcom -64 -93 -work ethernet_1_10_25g_v1_0_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/ethernet_1_10_25g_v1_0_1/.cxl.vhdl.ethernet_1_10_25g_v1_0_1.ethernet_1_10_25g_v1_0_1.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\ethernet_1_10_25g_v1_0\hdl\ethernet_1_10_25g_v1_0_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.VComponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\ethernet_1_10_25g_v1_0\hdl\ethernet_1_10_25g_v1_0_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\ethernet_1_10_25g_v1_0\hdl\ethernet_1_10_25g_v1_0_rfs.vhd(64): VHDL Compiler exiting
End time: 22:25:07 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'fifo_generator_v13_0_6' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:25:13 on Apr 01,2024
vcom -64 -93 -work fifo_generator_v13_0_6 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/fifo_generator_v13_0_6/.cxl.vhdl.fifo_generator_v13_0_6.fifo_generator_v13_0_6.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity fifo_generator_v13_0_6_bhv_as
-- Compiling architecture behavioral of fifo_generator_v13_0_6_bhv_as
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity fifo_generator_v13_0_6_bhv_ss
-- Compiling architecture behavioral of fifo_generator_v13_0_6_bhv_ss
-- Compiling entity fifo_generator_v13_0_6_bhv_preload0
-- Compiling architecture behavioral of fifo_generator_v13_0_6_bhv_preload0
-- Loading entity fifo_generator_v13_0_6_bhv_as
-- Loading entity fifo_generator_v13_0_6_bhv_ss
-- Compiling entity fifo_generator_v13_0_6_conv
-- Compiling architecture behavioral of fifo_generator_v13_0_6_conv
-- Compiling entity fifo_generator_v13_0_6_axic_reg_slice
-- Compiling architecture xilinx of fifo_generator_v13_0_6_axic_reg_slice
-- Loading entity fifo_generator_v13_0_6_conv
-- Compiling entity fifo_generator_vhdl_beh
-- Compiling architecture behavioral of fifo_generator_vhdl_beh
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\fifo_generator_v13_0\hdl\fifo_generator_v13_0_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\fifo_generator_v13_0\hdl\fifo_generator_v13_0_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\fifo_generator_v13_0\hdl\fifo_generator_v13_0_rfs.vhd(64): VHDL Compiler exiting
End time: 22:25:14 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 3, Warnings: 1

==============================================================================
Library 'fifo_generator_v13_1_4' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:25:16 on Apr 01,2024
vcom -64 -93 -work fifo_generator_v13_1_4 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/fifo_generator_v13_1_4/.cxl.vhdl.fifo_generator_v13_1_4.fifo_generator_v13_1_4.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\fifo_generator_v13_1\hdl\fifo_generator_v13_1_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\fifo_generator_v13_1\hdl\fifo_generator_v13_1_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\fifo_generator_v13_1\hdl\fifo_generator_v13_1_rfs.vhd(64): VHDL Compiler exiting
End time: 22:25:17 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 3, Warnings: 1

==============================================================================
Library 'fifo_generator_v13_2_1' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:25:22 on Apr 01,2024
vcom -64 -93 -work fifo_generator_v13_2_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/fifo_generator_v13_2_1/.cxl.vhdl.fifo_generator_v13_2_1.fifo_generator_v13_2_1.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\fifo_generator_v13_2\hdl\fifo_generator_v13_2_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\fifo_generator_v13_2\hdl\fifo_generator_v13_2_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\fifo_generator_v13_2\hdl\fifo_generator_v13_2_rfs.vhd(64): VHDL Compiler exiting
End time: 22:25:23 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 3, Warnings: 1

==============================================================================
Library 'fit_timer_v2_0_8' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:25:29 on Apr 01,2024
vcom -64 -93 -work fit_timer_v2_0_8 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/fit_timer_v2_0_8/.cxl.vhdl.fit_timer_v2_0_8.fit_timer_v2_0_8.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Divide_part
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\fit_timer_v2_0\hdl\fit_timer_v2_0_vh_rfs.vhd(108): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\fit_timer_v2_0\hdl\fit_timer_v2_0_vh_rfs.vhd(108): Unknown expanded name.
-- Loading package NUMERIC_STD
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\fit_timer_v2_0\hdl\fit_timer_v2_0_vh_rfs.vhd(113): VHDL Compiler exiting
End time: 22:25:29 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'gig_ethernet_pcs_pma_v16_1_2' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:25:38 on Apr 01,2024
vcom -64 -93 -work gig_ethernet_pcs_pma_v16_1_2 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/gig_ethernet_pcs_pma_v16_1_2/.cxl.vhdl.gig_ethernet_pcs_pma_v16_1_2.gig_ethernet_pcs_pma_v16_1_2.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\gig_ethernet_pcs_pma_v16_1\hdl\gig_ethernet_pcs_pma_v16_1_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\gig_ethernet_pcs_pma_v16_1\hdl\gig_ethernet_pcs_pma_v16_1_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\gig_ethernet_pcs_pma_v16_1\hdl\gig_ethernet_pcs_pma_v16_1_rfs.vhd(64): VHDL Compiler exiting
End time: 22:25:38 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'gmii_to_rgmii_v4_0_5' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:25:44 on Apr 01,2024
vcom -64 -93 -work gmii_to_rgmii_v4_0_5 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/gmii_to_rgmii_v4_0_5/.cxl.vhdl.gmii_to_rgmii_v4_0_5.gmii_to_rgmii_v4_0_5.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\gmii_to_rgmii_v4_0\hdl\gmii_to_rgmii_v4_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\gmii_to_rgmii_v4_0\hdl\gmii_to_rgmii_v4_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\gmii_to_rgmii_v4_0\hdl\gmii_to_rgmii_v4_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:25:44 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'iomodule_v3_1_3' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:26:24 on Apr 01,2024
vcom -64 -93 -work iomodule_v3_1_3 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/iomodule_v3_1_3/.cxl.vhdl.iomodule_v3_1_3.iomodule_v3_1_3.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package IOModule_Vote_Pkg
-- Compiling package body IOModule_Vote_Pkg
-- Loading package IOModule_Vote_Pkg
-- Compiling package iomodule_funcs
-- Loading package NUMERIC_STD
-- Compiling package body iomodule_funcs
-- Loading package iomodule_funcs
-- Loading package iomodule_funcs
-- Compiling entity XIL_SRL16E
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\iomodule_v3_1\hdl\iomodule_v3_1_vh_rfs.vhd(685): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\iomodule_v3_1\hdl\iomodule_v3_1_vh_rfs.vhd(685): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\iomodule_v3_1\hdl\iomodule_v3_1_vh_rfs.vhd(690): VHDL Compiler exiting
End time: 22:26:24 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'lib_cdc_v1_0_2' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:26:36 on Apr 01,2024
vcom -64 -93 -work lib_cdc_v1_0_2 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/lib_cdc_v1_0_2/.cxl.vhdl.lib_cdc_v1_0_2.lib_cdc_v1_0_2.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lib_cdc_v1_0\hdl\lib_cdc_v1_0_rfs.vhd(60): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lib_cdc_v1_0\hdl\lib_cdc_v1_0_rfs.vhd(60): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lib_cdc_v1_0\hdl\lib_cdc_v1_0_rfs.vhd(64): VHDL Compiler exiting
End time: 22:26:36 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'lmb_bram_if_cntlr_v4_0_14' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:26:42 on Apr 01,2024
vcom -64 -93 -work lmb_bram_if_cntlr_v4_0_14 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/lmb_bram_if_cntlr_v4_0_14/.cxl.vhdl.lmb_bram_if_cntlr_v4_0_14.lmb_bram_if_cntlr_v4_0_14.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package lmb_bram_if_funcs
-- Loading package NUMERIC_STD
-- Compiling package body lmb_bram_if_funcs
-- Loading package lmb_bram_if_funcs
-- Loading package lmb_bram_if_funcs
-- Compiling entity MB_LUT6
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lmb_bram_if_cntlr_v4_0\hdl\lmb_bram_if_cntlr_v4_0_vh_rfs.vhd(309): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lmb_bram_if_cntlr_v4_0\hdl\lmb_bram_if_cntlr_v4_0_vh_rfs.vhd(309): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lmb_bram_if_cntlr_v4_0\hdl\lmb_bram_if_cntlr_v4_0_vh_rfs.vhd(311): VHDL Compiler exiting
End time: 22:26:42 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'microblaze_v10_0_5' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:27:10 on Apr 01,2024
vcom -64 -93 -work microblaze_v10_0_5 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/microblaze_v10_0_5/.cxl.vhdl.microblaze_v10_0_5.microblaze_v10_0_5.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\microblaze_v10_0\hdl\microblaze_v10_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\microblaze_v10_0\hdl\microblaze_v10_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\microblaze_v10_0\hdl\microblaze_v10_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:27:11 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 3, Warnings: 1

==============================================================================
Library 'microblaze_v9_5_4' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:27:13 on Apr 01,2024
vcom -64 -93 -work microblaze_v9_5_4 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/microblaze_v9_5_4/.cxl.vhdl.microblaze_v9_5_4.microblaze_v9_5_4.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\microblaze_v9_5\hdl\microblaze_v9_5_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\microblaze_v9_5\hdl\microblaze_v9_5_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\microblaze_v9_5\hdl\microblaze_v9_5_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:27:14 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 3, Warnings: 1

==============================================================================
Library 'mii_to_rmii_v2_0_17' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:27:16 on Apr 01,2024
vcom -64 -93 -work mii_to_rmii_v2_0_17 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/mii_to_rmii_v2_0_17/.cxl.vhdl.mii_to_rmii_v2_0_17.mii_to_rmii_v2_0_17.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity rx_fifo_loader
-- Compiling architecture simulation of rx_fifo_loader
-- Compiling entity rx_fifo_disposer
-- Compiling architecture simulation of rx_fifo_disposer
-- Compiling entity rx_fifo
-- Compiling architecture simulation of rx_fifo
-- Compiling entity SRL_FIFO
-- Compiling architecture IMP of SRL_FIFO
-- Compiling entity rmii_tx_fixed
-- Compiling architecture simulation of rmii_tx_fixed
-- Compiling entity rmii_tx_agile
-- Compiling architecture simulation of rmii_tx_agile
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity rmii_rx_fixed
-- Compiling architecture simulation of rmii_rx_fixed
-- Loading entity SRL_FIFO
-- Compiling entity rmii_rx_agile
-- Compiling architecture simulation of rmii_rx_agile
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\mii_to_rmii_v2_0\hdl\mii_to_rmii_v2_0_vh_rfs.vhd(4120): (vcom-1195) Cannot find expanded name "unisim.Vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\mii_to_rmii_v2_0\hdl\mii_to_rmii_v2_0_vh_rfs.vhd(4120): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\mii_to_rmii_v2_0\hdl\mii_to_rmii_v2_0_vh_rfs.vhd(4153): VHDL Compiler exiting
End time: 22:27:17 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 3, Warnings: 1

==============================================================================
Library 'mutex_v2_1_8' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:27:34 on Apr 01,2024
vcom -64 -93 -work mutex_v2_1_8 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/mutex_v2_1_8/.cxl.vhdl.mutex_v2_1_8.mutex_v2_1_8.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity pselect
-- Compiling architecture imp of pselect
-- Compiling entity Gen_DRAM
-- Compiling architecture syn of Gen_DRAM
-- Loading package NUMERIC_STD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\mutex_v2_1\hdl\mutex_v2_1_vh_rfs.vhd(459): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\mutex_v2_1\hdl\mutex_v2_1_vh_rfs.vhd(459): Unknown expanded name.
-- Loading entity Gen_DRAM
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\mutex_v2_1\hdl\mutex_v2_1_vh_rfs.vhd(465): VHDL Compiler exiting
End time: 22:27:35 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 3, Warnings: 1

==============================================================================
Library 'pc_cfr_v6_0_6' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:27:56 on Apr 01,2024
vcom -64 -93 -work pc_cfr_v6_0_6 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/pc_cfr_v6_0_6/.cxl.vhdl.pc_cfr_v6_0_6.pc_cfr_v6_0_6.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\pc_cfr_v6_0\hdl\pc_cfr_v6_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\pc_cfr_v6_0\hdl\pc_cfr_v6_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\pc_cfr_v6_0\hdl\pc_cfr_v6_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:27:56 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'pc_cfr_v6_1_2' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:27:59 on Apr 01,2024
vcom -64 -93 -work pc_cfr_v6_1_2 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/pc_cfr_v6_1_2/.cxl.vhdl.pc_cfr_v6_1_2.pc_cfr_v6_1_2.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\pc_cfr_v6_1\hdl\pc_cfr_v6_1_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\pc_cfr_v6_1\hdl\pc_cfr_v6_1_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\pc_cfr_v6_1\hdl\pc_cfr_v6_1_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:27:59 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'pl4_v13_0_11' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:28:02 on Apr 01,2024
vcom -64 -93 -work pl4_v13_0_11 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/pl4_v13_0_11/.cxl.vhdl.pl4_v13_0_11.pl4_v13_0_11.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\pl4_v13_0\hdl\pl4_v13_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\pl4_v13_0\hdl\pl4_v13_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\pl4_v13_0\hdl\pl4_v13_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:28:02 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'system_cache_v4_0_3' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:28:18 on Apr 01,2024
vcom -64 -93 -work system_cache_v4_0_3 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/system_cache_v4_0_3/.cxl.vhdl.system_cache_v4_0_3.system_cache_v4_0_3.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package system_cache_pkg
-- Compiling package body system_cache_pkg
-- Loading package system_cache_pkg
-- Loading package system_cache_pkg
-- Compiling package system_cache_queue_pkg
-- Compiling package body system_cache_queue_pkg
-- Loading package system_cache_queue_pkg
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\system_cache_v4_0\hdl\system_cache_v4_0_vh_rfs.vhd(2407): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\system_cache_v4_0\hdl\system_cache_v4_0_vh_rfs.vhd(2407): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\system_cache_v4_0\hdl\system_cache_v4_0_vh_rfs.vhd(2410): VHDL Compiler exiting
End time: 22:28:18 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'tcc_decoder_3gpplte_v3_0_6' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:28:21 on Apr 01,2024
vcom -64 -93 -work tcc_decoder_3gpplte_v3_0_6 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/tcc_decoder_3gpplte_v3_0_6/.cxl.vhdl.tcc_decoder_3gpplte_v3_0_6.tcc_decoder_3gpplte_v3_0_6.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tcc_decoder_3gpplte_v3_0\hdl\tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tcc_decoder_3gpplte_v3_0\hdl\tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tcc_decoder_3gpplte_v3_0\hdl\tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:28:22 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 3, Warnings: 1

==============================================================================
Library 'timer_sync_1588_v1_2_4' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:28:30 on Apr 01,2024
vcom -64 -93 -work timer_sync_1588_v1_2_4 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/timer_sync_1588_v1_2_4/.cxl.vhdl.timer_sync_1588_v1_2_4.timer_sync_1588_v1_2_4.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\timer_sync_1588_v1_2\hdl\timer_sync_1588_v1_2_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.VComponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\timer_sync_1588_v1_2\hdl\timer_sync_1588_v1_2_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\timer_sync_1588_v1_2\hdl\timer_sync_1588_v1_2_rfs.vhd(64): VHDL Compiler exiting
End time: 22:28:30 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'v_deinterlacer_v4_0_12' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:29:32 on Apr 01,2024
vcom -64 -93 -work v_deinterlacer_v4_0_12 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/v_deinterlacer_v4_0_12/.cxl.vhdl.v_deinterlacer_v4_0_12.v_deinterlacer_v4_0_12.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_deinterlacer_v4_0\hdl\v_deinterlacer_v4_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_deinterlacer_v4_0\hdl\v_deinterlacer_v4_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_deinterlacer_v4_0\hdl\v_deinterlacer_v4_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:29:32 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'xbip_dsp48_wrapper_v3_0_4' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:30:51 on Apr 01,2024
vcom -64 -93 -work xbip_dsp48_wrapper_v3_0_4 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/xbip_dsp48_wrapper_v3_0_4/.cxl.vhdl.xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_dsp48_wrapper_v3_0\hdl\xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_dsp48_wrapper_v3_0\hdl\xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_dsp48_wrapper_v3_0\hdl\xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:30:51 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'axi_datamover_v5_1_17' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:31:39 on Apr 01,2024
vcom -64 -93 -work axi_datamover_v5_1_17 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_datamover_v5_1_17/.cxl.vhdl.axi_datamover_v5_1_17.axi_datamover_v5_1_17.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity axi_datamover_reset
-- Compiling architecture implementation of axi_datamover_reset
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_datamover_v5_1\hdl\axi_datamover_v5_1_vh_rfs.vhd(354): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_datamover_v5_1\hdl\axi_datamover_v5_1_vh_rfs.vhd(354): Unknown expanded name.
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_datamover_v5_1\hdl\axi_datamover_v5_1_vh_rfs.vhd(434): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_datamover_v5_1\hdl\axi_datamover_v5_1_vh_rfs.vhd(434): Unknown expanded name.
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_datamover_v5_1\hdl\axi_datamover_v5_1_vh_rfs.vhd(516): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_datamover_v5_1\hdl\axi_datamover_v5_1_vh_rfs.vhd(516): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_datamover_v5_1\hdl\axi_datamover_v5_1_vh_rfs.vhd(744): VHDL Compiler exiting
End time: 22:31:39 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 9, Warnings: 1

==============================================================================
Library 'v_tc_v6_1_12' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:31:52 on Apr 01,2024
vcom -64 -93 -work v_tc_v6_1_12 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/v_tc_v6_1_12/.cxl.vhdl.v_tc_v6_1_12.v_tc_v6_1_12.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_tc_v6_1\hdl\v_tc_v6_1_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_tc_v6_1\hdl\v_tc_v6_1_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_tc_v6_1\hdl\v_tc_v6_1_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:31:52 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'axis_accelerator_adapter_v2_1_12' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:32:01 on Apr 01,2024
vcom -64 -93 -work axis_accelerator_adapter_v2_1_12 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axis_accelerator_adapter_v2_1_12/.cxl.vhdl.axis_accelerator_adapter_v2_1_12.axis_accelerator_adapter_v2_1_12.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package xd_adapter_pkg
-- Compiling package body xd_adapter_pkg
-- Loading package xd_adapter_pkg
-- Loading package xd_adapter_pkg
-- Compiling entity synchronizer_ff
-- Compiling architecture xilinx of synchronizer_ff
-- Compiling entity clk_x_pntrs
-- Compiling architecture xilinx of clk_x_pntrs
-- Loading entity synchronizer_ff
-- Compiling entity axis_acc_adapter_cdc_sync
-- Compiling architecture implementation of axis_acc_adapter_cdc_sync
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(1906): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(1906): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(1911): VHDL Compiler exiting
End time: 22:32:01 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'axi_bram_ctrl_v4_0_13' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:32:34 on Apr 01,2024
vcom -64 -93 -work axi_bram_ctrl_v4_0_13 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_bram_ctrl_v4_0_13/.cxl.vhdl.axi_bram_ctrl_v4_0_13.axi_bram_ctrl_v4_0_13.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity SRL_FIFO
-- Compiling architecture IMP of SRL_FIFO
-- Compiling package axi_bram_ctrl_funcs
-- Loading package NUMERIC_STD
-- Compiling package body axi_bram_ctrl_funcs
-- Loading package axi_bram_ctrl_funcs
-- Compiling package coregen_comp_defs
-- Compiling entity axi_lite_if
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_bram_ctrl_v4_0\hdl\axi_bram_ctrl_v4_0_rfs.vhd(1282): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_bram_ctrl_v4_0\hdl\axi_bram_ctrl_v4_0_rfs.vhd(1282): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_bram_ctrl_v4_0\hdl\axi_bram_ctrl_v4_0_rfs.vhd(1284): VHDL Compiler exiting
End time: 22:32:34 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'axi_sg_v4_1_8' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:32:37 on Apr 01,2024
vcom -64 -93 -work axi_sg_v4_1_8 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_sg_v4_1_8/.cxl.vhdl.axi_sg_v4_1_8.axi_sg_v4_1_8.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package axi_sg_pkg
-- Compiling package body axi_sg_pkg
-- Loading package axi_sg_pkg
-- Compiling entity axi_sg_reset
-- Compiling architecture implementation of axi_sg_reset
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package VCOMPONENTS
-- Loading entity sync_fifo_fg
-- Compiling entity axi_sg_sfifo_autord
-- Compiling architecture imp of axi_sg_sfifo_autord
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity async_fifo_fg
-- Compiling entity axi_sg_afifo_autord
-- Compiling architecture imp of axi_sg_afifo_autord
-- Loading package lib_pkg
-- Loading entity srl_fifo_f
-- Loading entity axi_sg_sfifo_autord
-- Loading entity axi_sg_afifo_autord
-- Compiling entity axi_sg_fifo
-- Compiling architecture imp of axi_sg_fifo
-- Loading entity axi_sg_fifo
-- Compiling entity axi_sg_cmd_status
-- Compiling architecture implementation of axi_sg_cmd_status
-- Compiling entity axi_sg_rdmux
-- Compiling architecture implementation of axi_sg_rdmux
-- Compiling entity axi_sg_addr_cntl
-- Compiling architecture implementation of axi_sg_addr_cntl
-- Loading entity axi_sg_rdmux
-- Compiling entity axi_sg_rddata_cntl
-- Compiling architecture implementation of axi_sg_rddata_cntl
-- Compiling entity axi_sg_rd_status_cntl
-- Compiling architecture implementation of axi_sg_rd_status_cntl
-- Compiling entity axi_sg_scc
-- Compiling architecture implementation of axi_sg_scc
-- Compiling entity axi_sg_wr_demux
-- Compiling architecture implementation of axi_sg_wr_demux
-- Compiling entity axi_sg_scc_wr
-- Compiling architecture implementation of axi_sg_scc_wr
-- Loading entity axi_sg_wr_demux
-- Compiling entity axi_sg_skid2mm_buf
-- Compiling architecture implementation of axi_sg_skid2mm_buf
-- Compiling entity axi_sg_wrdata_cntl
-- Compiling architecture implementation of axi_sg_wrdata_cntl
-- Compiling entity axi_sg_wr_status_cntl
-- Compiling architecture implementation of axi_sg_wr_status_cntl
-- Compiling entity axi_sg_skid_buf
-- Compiling architecture implementation of axi_sg_skid_buf
-- Loading entity axi_sg_reset
-- Loading entity axi_sg_cmd_status
-- Loading entity axi_sg_scc
-- Loading entity axi_sg_addr_cntl
-- Loading entity axi_sg_rddata_cntl
-- Loading entity axi_sg_rd_status_cntl
-- Loading entity axi_sg_skid_buf
-- Compiling entity axi_sg_mm2s_basic_wrap
-- Compiling architecture implementation of axi_sg_mm2s_basic_wrap
-- Loading entity axi_sg_scc_wr
-- Loading entity axi_sg_wrdata_cntl
-- Loading entity axi_sg_wr_status_cntl
-- Loading entity axi_sg_skid2mm_buf
-- Compiling entity axi_sg_s2mm_basic_wrap
-- Compiling architecture implementation of axi_sg_s2mm_basic_wrap
-- Loading entity axi_sg_mm2s_basic_wrap
-- Loading entity axi_sg_s2mm_basic_wrap
-- Compiling entity axi_sg_datamover
-- Compiling architecture implementation of axi_sg_datamover
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_sg_v4_1\hdl\axi_sg_v4_1_rfs.vhd(18428): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_sg_v4_1\hdl\axi_sg_v4_1_rfs.vhd(18428): Unknown expanded name.
-- Loading package axi_sg_pkg
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_sg_v4_1\hdl\axi_sg_v4_1_rfs.vhd(18437): VHDL Compiler exiting
End time: 22:32:38 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 3, Warnings: 1

==============================================================================
Library 'axi_cdma_v4_1_15' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:32:40 on Apr 01,2024
vcom -64 -93 -work axi_cdma_v4_1_15 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_cdma_v4_1_15/.cxl.vhdl.axi_cdma_v4_1_15.axi_cdma_v4_1_15.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling package axi_cdma_pkg
-- Compiling package body axi_cdma_pkg
-- Loading package axi_cdma_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package axi_cdma_pkg
-- Compiling entity axi_cdma_pulse_gen
-- Compiling architecture implementation of axi_cdma_pulse_gen
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_cdma_v4_1\hdl\axi_cdma_v4_1_vh_rfs.vhd(525): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_cdma_v4_1\hdl\axi_cdma_v4_1_vh_rfs.vhd(525): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_cdma_v4_1\hdl\axi_cdma_v4_1_vh_rfs.vhd(811): VHDL Compiler exiting
End time: 22:32:40 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'axi_dma_v7_1_16' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:32:56 on Apr 01,2024
vcom -64 -93 -work axi_dma_v7_1_16 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_dma_v7_1_16/.cxl.vhdl.axi_dma_v7_1_16.axi_dma_v7_1_16.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling package axi_dma_pkg
-- Compiling package body axi_dma_pkg
-- Loading package axi_dma_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package axi_dma_pkg
-- Compiling entity axi_dma_reset
-- Compiling architecture implementation of axi_dma_reset
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_dma_v7_1\hdl\axi_dma_v7_1_vh_rfs.vhd(901): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_dma_v7_1\hdl\axi_dma_v7_1_vh_rfs.vhd(901): Unknown expanded name.
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_dma_v7_1\hdl\axi_dma_v7_1_vh_rfs.vhd(1003): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_dma_v7_1\hdl\axi_dma_v7_1_vh_rfs.vhd(1003): Unknown expanded name.
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_dma_v7_1\hdl\axi_dma_v7_1_vh_rfs.vhd(1032): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_dma_v7_1\hdl\axi_dma_v7_1_vh_rfs.vhd(1032): Unknown expanded name.
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_dma_v7_1\hdl\axi_dma_v7_1_vh_rfs.vhd(1127): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_dma_v7_1\hdl\axi_dma_v7_1_vh_rfs.vhd(1127): Unknown expanded name.
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_dma_v7_1\hdl\axi_dma_v7_1_vh_rfs.vhd(1202): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_dma_v7_1\hdl\axi_dma_v7_1_vh_rfs.vhd(1202): Unknown expanded name.
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_dma_v7_1\hdl\axi_dma_v7_1_vh_rfs.vhd(1251): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_dma_v7_1\hdl\axi_dma_v7_1_vh_rfs.vhd(1251): Unknown expanded name.
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_dma_v7_1\hdl\axi_dma_v7_1_vh_rfs.vhd(1315): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_dma_v7_1\hdl\axi_dma_v7_1_vh_rfs.vhd(1315): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_dma_v7_1\hdl\axi_dma_v7_1_vh_rfs.vhd(1381): VHDL Compiler exiting
End time: 22:32:56 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 21, Warnings: 1

==============================================================================
Library 'axi_emc_v3_0_15' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:33:05 on Apr 01,2024
vcom -64 -93 -work axi_emc_v3_0_15 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_emc_v3_0_15/.cxl.vhdl.axi_emc_v3_0_15.axi_emc_v3_0_15.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package emc_pkg
-- Compiling package body emc_pkg
-- Loading package emc_pkg
-- Loading package NUMERIC_STD
-- Compiling entity counter_f
-- Compiling architecture imp of counter_f
-- Compiling entity pselect_f
-- Compiling architecture imp of pselect_f
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity axi_emc_addr_gen
-- Compiling architecture imp of axi_emc_addr_gen
-- Loading package emc_pkg
-- Compiling entity axi_emc_address_decode
-- Compiling architecture imp of axi_emc_address_decode
-- Loading entity pselect_f
-- Compiling entity axi_emc_native_interface
-- Compiling architecture imp of axi_emc_native_interface
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_emc_v3_0\hdl\axi_emc_v3_0_vh_rfs.vhd(2527): (vcom-1445) Duplicate signal "single_transfer_cmb" found in sensitivity list.
-- Loading entity axi_emc_addr_gen
-- Loading entity axi_emc_address_decode
-- Loading package lib_pkg
-- Loading entity srl_fifo_rbu_f
-- Loading entity counter_f
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_emc_v3_0\hdl\axi_emc_v3_0_vh_rfs.vhd(3102): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_emc_v3_0\hdl\axi_emc_v3_0_vh_rfs.vhd(3102): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_emc_v3_0\hdl\axi_emc_v3_0_vh_rfs.vhd(3104): VHDL Compiler exiting
End time: 22:33:05 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 2

==============================================================================
Library 'axi_epc_v2_0_18' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:33:08 on Apr 01,2024
vcom -64 -93 -work axi_epc_v2_0_18 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_epc_v2_0_18/.cxl.vhdl.axi_epc_v2_0_18.axi_epc_v2_0_18.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ld_arith_reg
-- Loading package NUMERIC_STD
-- Compiling architecture imp of ld_arith_reg
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling entity async_statemachine
-- Compiling architecture imp of async_statemachine
-- Loading entity ld_arith_reg
-- Compiling entity async_counters
-- Compiling architecture imp of async_counters
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_epc_v2_0\hdl\axi_epc_v2_0_vh_rfs.vhd(2022): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_epc_v2_0\hdl\axi_epc_v2_0_vh_rfs.vhd(2022): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_epc_v2_0\hdl\axi_epc_v2_0_vh_rfs.vhd(2101): VHDL Compiler exiting
End time: 22:33:08 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'axi_ethernetlite_v3_0_13' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:33:14 on Apr 01,2024
vcom -64 -93 -work axi_ethernetlite_v3_0_13 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_ethernetlite_v3_0_13/.cxl.vhdl.axi_ethernetlite_v3_0_13.axi_ethernetlite_v3_0_13.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ld_arith_reg
-- Loading package NUMERIC_STD
-- Compiling architecture imp of ld_arith_reg
-- Compiling entity mux_onehot_f
-- Compiling architecture imp of mux_onehot_f
-- Compiling package mac_pkg
-- Compiling package body mac_pkg
-- Loading package mac_pkg
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_ethernetlite_v3_0\hdl\axi_ethernetlite_v3_0_vh_rfs.vhd(1339): (vcom-1195) Cannot find expanded name "unisim.Vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_ethernetlite_v3_0\hdl\axi_ethernetlite_v3_0_vh_rfs.vhd(1339): Unknown expanded name.
-- Loading package mac_pkg
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_ethernetlite_v3_0\hdl\axi_ethernetlite_v3_0_vh_rfs.vhd(1365): VHDL Compiler exiting
End time: 22:33:14 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'axi_ethernet_buffer_v2_0_17' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:33:17 on Apr 01,2024
vcom -64 -93 -work axi_ethernet_buffer_v2_0_17 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_ethernet_buffer_v2_0_17/.cxl.vhdl.axi_ethernet_buffer_v2_0_17.axi_ethernet_buffer_v2_0_17.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_ethernet_buffer_v2_0\hdl\axi_ethernet_buffer_v2_0_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_ethernet_buffer_v2_0\hdl\axi_ethernet_buffer_v2_0_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_ethernet_buffer_v2_0\hdl\axi_ethernet_buffer_v2_0_rfs.vhd(64): VHDL Compiler exiting
End time: 22:33:17 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'axi_fifo_mm_s_v4_1_12' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:33:20 on Apr 01,2024
vcom -64 -93 -work axi_fifo_mm_s_v4_1_12 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_fifo_mm_s_v4_1_12/.cxl.vhdl.axi_fifo_mm_s_v4_1_12.axi_fifo_mm_s_v4_1_12.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package axi_fifo_mm_s_pkg
-- Compiling package body axi_fifo_mm_s_pkg
-- Loading package axi_fifo_mm_s_pkg
-- Loading package axi_fifo_mm_s_pkg
-- Compiling entity axi_write_fsm
-- Compiling architecture axi_write_fsm_arch of axi_write_fsm
-- Compiling entity axi_write_wrapper
-- Compiling architecture axi_write_wrap_arch of axi_write_wrapper
-- Loading entity axi_write_fsm
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity axi_read_fsm
-- Compiling architecture axi_read_fsm_arch of axi_read_fsm
-- Compiling entity axi_read_wrapper
-- Compiling architecture axi_read_wrapper_arch of axi_read_wrapper
-- Loading entity axi_read_fsm
-- Compiling entity axi_wrapper
-- Compiling architecture xilinx of axi_wrapper
-- Loading entity axi_write_wrapper
-- Loading entity axi_read_wrapper
-- Loading package NUMERIC_STD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_fifo_mm_s_v4_1\hdl\axi_fifo_mm_s_v4_1_rfs.vhd(2685): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_fifo_mm_s_v4_1\hdl\axi_fifo_mm_s_v4_1_rfs.vhd(2685): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_fifo_mm_s_v4_1\hdl\axi_fifo_mm_s_v4_1_rfs.vhd(2689): VHDL Compiler exiting
End time: 22:33:20 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'axi_gpio_v2_0_17' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:33:29 on Apr 01,2024
vcom -64 -93 -work axi_gpio_v2_0_17 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_gpio_v2_0_17/.cxl.vhdl.axi_gpio_v2_0_17.axi_gpio_v2_0_17.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity GPIO_Core
-- Compiling architecture IMP of GPIO_Core
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_gpio_v2_0\hdl\axi_gpio_v2_0_vh_rfs.vhd(454): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_gpio_v2_0\hdl\axi_gpio_v2_0_vh_rfs.vhd(454): Unknown expanded name.
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_gpio_v2_0\hdl\axi_gpio_v2_0_vh_rfs.vhd(853): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_gpio_v2_0\hdl\axi_gpio_v2_0_vh_rfs.vhd(853): Unknown expanded name.
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_gpio_v2_0\hdl\axi_gpio_v2_0_vh_rfs.vhd(887): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_gpio_v2_0\hdl\axi_gpio_v2_0_vh_rfs.vhd(887): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_gpio_v2_0\hdl\axi_gpio_v2_0_vh_rfs.vhd(1074): VHDL Compiler exiting
End time: 22:33:29 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 9, Warnings: 1

==============================================================================
Library 'axi_hwicap_v3_0_19' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:33:32 on Apr 01,2024
vcom -64 -93 -work axi_hwicap_v3_0_19 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_hwicap_v3_0_19/.cxl.vhdl.axi_hwicap_v3_0_19.axi_hwicap_v3_0_19.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_hwicap_v3_0\hdl\axi_hwicap_v3_0_vh_rfs.vhd(84): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_hwicap_v3_0\hdl\axi_hwicap_v3_0_vh_rfs.vhd(84): Unknown expanded name.
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package VCOMPONENTS
-- Loading entity async_fifo_fg
-- Loading package lib_pkg
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_hwicap_v3_0\hdl\axi_hwicap_v3_0_vh_rfs.vhd(143): VHDL Compiler exiting
End time: 22:33:32 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'axi_iic_v2_0_18' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:33:35 on Apr 01,2024
vcom -64 -93 -work axi_iic_v2_0_18 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_iic_v2_0_18/.cxl.vhdl.axi_iic_v2_0_18.axi_iic_v2_0_18.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_iic_v2_0\hdl\axi_iic_v2_0_vh_rfs.vhd(105): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_iic_v2_0\hdl\axi_iic_v2_0_vh_rfs.vhd(105): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_iic_v2_0\hdl\axi_iic_v2_0_vh_rfs.vhd(109): VHDL Compiler exiting
End time: 22:33:35 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'axi_intc_v4_1_10' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:33:38 on Apr 01,2024
vcom -64 -93 -work axi_intc_v4_1_10 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_intc_v4_1_10/.cxl.vhdl.axi_intc_v4_1_10.axi_intc_v4_1_10.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_intc_v4_1\hdl\axi_intc_v4_1_vh_rfs.vhd(99): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_intc_v4_1\hdl\axi_intc_v4_1_vh_rfs.vhd(99): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_intc_v4_1\hdl\axi_intc_v4_1_vh_rfs.vhd(102): VHDL Compiler exiting
End time: 22:33:38 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'axi_msg_v1_0_1' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:33:47 on Apr 01,2024
vcom -64 -93 -work axi_msg_v1_0_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_msg_v1_0_1/.cxl.vhdl.axi_msg_v1_0_1.axi_msg_v1_0_1.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package axi_msg_pkg
-- Compiling package body axi_msg_pkg
-- Loading package axi_msg_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package axi_msg_pkg
-- Loading package VCOMPONENTS
-- Loading entity sync_fifo_fg
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling entity axi_msg_bmg_ctrl
-- Compiling architecture implementation of axi_msg_bmg_ctrl
-- Compiling entity axi_msg_bmg
-- Compiling architecture blk_mem_gen_0_arch of axi_msg_bmg
-- Compiling entity axi_msg_reset
-- Compiling architecture implementation of axi_msg_reset
-- Compiling entity axi_msg_sfifo_autord
-- Compiling architecture imp of axi_msg_sfifo_autord
-- Loading entity async_fifo_fg
-- Compiling entity axi_msg_afifo_autord
-- Compiling architecture imp of axi_msg_afifo_autord
-- Loading entity srl_fifo_f
-- Loading entity axi_msg_sfifo_autord
-- Loading entity axi_msg_afifo_autord
-- Compiling entity axi_msg_fifo
-- Compiling architecture imp of axi_msg_fifo
-- Loading entity axi_msg_fifo
-- Compiling entity axi_msg_cmd_status
-- Compiling architecture implementation of axi_msg_cmd_status
-- Compiling entity axi_msg_rdmux
-- Compiling architecture implementation of axi_msg_rdmux
-- Compiling entity axi_msg_addr_cntl
-- Compiling architecture implementation of axi_msg_addr_cntl
-- Loading entity axi_msg_rdmux
-- Compiling entity axi_msg_rddata_cntl
-- Compiling architecture implementation of axi_msg_rddata_cntl
-- Compiling entity axi_msg_rd_status_cntl
-- Compiling architecture implementation of axi_msg_rd_status_cntl
-- Compiling entity axi_msg_scc
-- Compiling architecture implementation of axi_msg_scc
-- Compiling entity axi_msg_wr_demux
-- Compiling architecture implementation of axi_msg_wr_demux
-- Compiling entity axi_msg_scc_wr
-- Compiling architecture implementation of axi_msg_scc_wr
-- Loading entity axi_msg_wr_demux
-- Compiling entity axi_msg_skid2mm_buf
-- Compiling architecture implementation of axi_msg_skid2mm_buf
-- Compiling entity axi_msg_wrdata_cntl
-- Compiling architecture implementation of axi_msg_wrdata_cntl
-- Compiling entity axi_msg_wr_status_cntl
-- Compiling architecture implementation of axi_msg_wr_status_cntl
-- Compiling entity axi_msg_skid_buf
-- Compiling architecture implementation of axi_msg_skid_buf
-- Loading entity axi_msg_reset
-- Loading entity axi_msg_cmd_status
-- Loading entity axi_msg_scc
-- Loading entity axi_msg_addr_cntl
-- Loading entity axi_msg_rddata_cntl
-- Loading entity axi_msg_rd_status_cntl
-- Loading entity axi_msg_skid_buf
-- Compiling entity axi_msg_mm2s_basic_wrap
-- Compiling architecture implementation of axi_msg_mm2s_basic_wrap
-- Loading entity axi_msg_scc_wr
-- Loading entity axi_msg_wrdata_cntl
-- Loading entity axi_msg_wr_status_cntl
-- Loading entity axi_msg_skid2mm_buf
-- Compiling entity axi_msg_s2mm_basic_wrap
-- Compiling architecture implementation of axi_msg_s2mm_basic_wrap
-- Loading entity axi_msg_mm2s_basic_wrap
-- Loading entity axi_msg_s2mm_basic_wrap
-- Compiling entity axi_msg_datamover
-- Compiling architecture implementation of axi_msg_datamover
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_msg_v1_0\hdl\axi_msg_v1_0_rfs.vhd(19100): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_msg_v1_0\hdl\axi_msg_v1_0_rfs.vhd(19100): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_msg_v1_0\hdl\axi_msg_v1_0_rfs.vhd(19109): VHDL Compiler exiting
End time: 22:33:48 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 3, Warnings: 1

==============================================================================
Library 'axi_mcdma_v1_0_1' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:33:50 on Apr 01,2024
vcom -64 -93 -work axi_mcdma_v1_0_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_mcdma_v1_0_1/.cxl.vhdl.axi_mcdma_v1_0_1.axi_mcdma_v1_0_1.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling package axi_mcdma_pkg
-- Compiling package body axi_mcdma_pkg
-- Loading package axi_mcdma_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package axi_mcdma_pkg
-- Compiling entity axi_mcdma_reset
-- Compiling architecture implementation of axi_mcdma_reset
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_mcdma_v1_0\hdl\axi_mcdma_v1_0_vh_rfs.vhd(931): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_mcdma_v1_0\hdl\axi_mcdma_v1_0_vh_rfs.vhd(931): Unknown expanded name.
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_mcdma_v1_0\hdl\axi_mcdma_v1_0_vh_rfs.vhd(1033): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_mcdma_v1_0\hdl\axi_mcdma_v1_0_vh_rfs.vhd(1033): Unknown expanded name.
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_mcdma_v1_0\hdl\axi_mcdma_v1_0_vh_rfs.vhd(1062): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_mcdma_v1_0\hdl\axi_mcdma_v1_0_vh_rfs.vhd(1062): Unknown expanded name.
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_mcdma_v1_0\hdl\axi_mcdma_v1_0_vh_rfs.vhd(1157): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_mcdma_v1_0\hdl\axi_mcdma_v1_0_vh_rfs.vhd(1157): Unknown expanded name.
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_mcdma_v1_0\hdl\axi_mcdma_v1_0_vh_rfs.vhd(1232): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_mcdma_v1_0\hdl\axi_mcdma_v1_0_vh_rfs.vhd(1232): Unknown expanded name.
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_mcdma_v1_0\hdl\axi_mcdma_v1_0_vh_rfs.vhd(1281): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_mcdma_v1_0\hdl\axi_mcdma_v1_0_vh_rfs.vhd(1281): Unknown expanded name.
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_mcdma_v1_0\hdl\axi_mcdma_v1_0_vh_rfs.vhd(1345): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_mcdma_v1_0\hdl\axi_mcdma_v1_0_vh_rfs.vhd(1345): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_mcdma_v1_0\hdl\axi_mcdma_v1_0_vh_rfs.vhd(1411): VHDL Compiler exiting
End time: 22:33:51 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 21, Warnings: 1

==============================================================================
Library 'axi_quad_spi_v3_2_14' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:34:12 on Apr 01,2024
vcom -64 -93 -work axi_quad_spi_v3_2_14 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_quad_spi_v3_2_14/.cxl.vhdl.axi_quad_spi_v3_2_14.axi_quad_spi_v3_2_14.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package comp_defs
-- Compiling entity pselect_f
-- Compiling architecture imp of pselect_f
-- Loading package NUMERIC_STD
-- Compiling entity counter_f
-- Compiling architecture imp of counter_f
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(838): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(838): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(842): VHDL Compiler exiting
End time: 22:34:12 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'axi_timebase_wdt_v3_0_7' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:34:21 on Apr 01,2024
vcom -64 -93 -work axi_timebase_wdt_v3_0_7 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_timebase_wdt_v3_0_7/.cxl.vhdl.axi_timebase_wdt_v3_0_7.axi_timebase_wdt_v3_0_7.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity window_wdt_counter
-- Compiling architecture wc_imp of window_wdt_counter
-- Compiling entity window_wdt_fail_cnt
-- Compiling architecture fc_imp of window_wdt_fail_cnt
-- Compiling entity timebase_wdt_core
-- Compiling architecture imp of timebase_wdt_core
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_timebase_wdt_v3_0\hdl\axi_timebase_wdt_v3_0_vh_rfs.vhd(796): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_timebase_wdt_v3_0\hdl\axi_timebase_wdt_v3_0_vh_rfs.vhd(796): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_timebase_wdt_v3_0\hdl\axi_timebase_wdt_v3_0_vh_rfs.vhd(1090): VHDL Compiler exiting
End time: 22:34:21 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'axi_timer_v2_0_17' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:34:24 on Apr 01,2024
vcom -64 -93 -work axi_timer_v2_0_17 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_timer_v2_0_17/.cxl.vhdl.axi_timer_v2_0_17.axi_timer_v2_0_17.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity counter_f
-- Compiling architecture imp of counter_f
-- Compiling entity mux_onehot_f
-- Compiling architecture imp of mux_onehot_f
-- Compiling package TC_Types
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ipif_pkg
-- Loading package lib_pkg
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_timer_v2_0\hdl\axi_timer_v2_0_vh_rfs.vhd(766): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_timer_v2_0\hdl\axi_timer_v2_0_vh_rfs.vhd(766): Unknown expanded name.
-- Loading package TC_Types
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_timer_v2_0\hdl\axi_timer_v2_0_vh_rfs.vhd(799): VHDL Compiler exiting
End time: 22:34:24 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'axi_uart16550_v2_0_17' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:34:39 on Apr 01,2024
vcom -64 -93 -work axi_uart16550_v2_0_17 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_uart16550_v2_0_17/.cxl.vhdl.axi_uart16550_v2_0_17.axi_uart16550_v2_0_17.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity rx_fifo_control
-- Compiling architecture implementation of rx_fifo_control
-- Compiling entity xuart_tx_load_sm
-- Compiling architecture implementation of xuart_tx_load_sm
-- Loading package NUMERIC_STD
-- Loading package lib_pkg
-- Loading entity srl_fifo_rbu_f
-- Compiling entity tx_fifo_block
-- Compiling architecture implementation of tx_fifo_block
-- Compiling entity tx16550
-- Compiling architecture implementation of tx16550
-- Compiling entity rx_fifo_block
-- Compiling architecture implementation of rx_fifo_block
-- Loading entity rx_fifo_control
-- Compiling entity rx16550
-- Compiling architecture implementation of rx16550
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_uart16550_v2_0\hdl\axi_uart16550_v2_0_vh_rfs.vhd(2264): (vcom-1195) Cannot find expanded name "unisim.Vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_uart16550_v2_0\hdl\axi_uart16550_v2_0_vh_rfs.vhd(2264): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_uart16550_v2_0\hdl\axi_uart16550_v2_0_vh_rfs.vhd(2269): VHDL Compiler exiting
End time: 22:34:39 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'axi_uartlite_v2_0_19' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:34:42 on Apr 01,2024
vcom -64 -93 -work axi_uartlite_v2_0_19 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_uartlite_v2_0_19/.cxl.vhdl.axi_uartlite_v2_0_19.axi_uartlite_v2_0_19.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling entity dynshreg_i_f
-- Compiling architecture behavioral of dynshreg_i_f
-- Loading entity srl_fifo_f
-- Compiling entity uartlite_tx
-- Compiling architecture RTL of uartlite_tx
-- Loading entity dynshreg_i_f
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_uartlite_v2_0\hdl\axi_uartlite_v2_0_vh_rfs.vhd(832): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_uartlite_v2_0\hdl\axi_uartlite_v2_0_vh_rfs.vhd(881): VHDL Compiler exiting
End time: 22:34:42 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 2, Warnings: 1

==============================================================================
Library 'axi_usb2_device_v5_0_16' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:34:45 on Apr 01,2024
vcom -64 -93 -work axi_usb2_device_v5_0_16 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_usb2_device_v5_0_16/.cxl.vhdl.axi_usb2_device_v5_0_16.axi_usb2_device_v5_0_16.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_usb2_device_v5_0\hdl\axi_usb2_device_v5_0_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_usb2_device_v5_0\hdl\axi_usb2_device_v5_0_rfs.vhd(64): in protected region
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_usb2_device_v5_0\hdl\axi_usb2_device_v5_0_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_usb2_device_v5_0\hdl\axi_usb2_device_v5_0_rfs.vhd(64): in protected region
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_usb2_device_v5_0\hdl\axi_usb2_device_v5_0_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_usb2_device_v5_0\hdl\axi_usb2_device_v5_0_rfs.vhd(64): in protected region
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_usb2_device_v5_0\hdl\axi_usb2_device_v5_0_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_usb2_device_v5_0\hdl\axi_usb2_device_v5_0_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_usb2_device_v5_0\hdl\axi_usb2_device_v5_0_rfs.vhd(64): VHDL Compiler exiting
End time: 22:34:45 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 12, Warnings: 1

==============================================================================
Library 'axi_vdma_v6_3_3' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:34:54 on Apr 01,2024
vcom -64 -93 -work axi_vdma_v6_3_3 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_vdma_v6_3_3/.cxl.vhdl.axi_vdma_v6_3_3.axi_vdma_v6_3_3.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package axi_sg_pkg
-- Compiling package body axi_sg_pkg
-- Loading package axi_sg_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_vdma_v6_3\hdl\axi_vdma_v6_3_rfs.vhd(323): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_vdma_v6_3\hdl\axi_vdma_v6_3_rfs.vhd(323): Unknown expanded name.
-- Loading package axi_sg_pkg
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_vdma_v6_3\hdl\axi_vdma_v6_3_rfs.vhd(332): VHDL Compiler exiting
End time: 22:34:54 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'c_addsub_v12_0_11' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:35:13 on Apr 01,2024
vcom -64 -93 -work c_addsub_v12_0_11 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/c_addsub_v12_0_11/.cxl.vhdl.c_addsub_v12_0_11.c_addsub_v12_0_11.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\c_addsub_v12_0\hdl\c_addsub_v12_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\c_addsub_v12_0\hdl\c_addsub_v12_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\c_addsub_v12_0\hdl\c_addsub_v12_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:35:13 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'axi_vfifo_ctrl_v2_0_17' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:35:16 on Apr 01,2024
vcom -64 -93 -work axi_vfifo_ctrl_v2_0_17 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_vfifo_ctrl_v2_0_17/.cxl.vhdl.axi_vfifo_ctrl_v2_0_17.axi_vfifo_ctrl_v2_0_17.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_vfifo_ctrl_v2_0\hdl\axi_vfifo_ctrl_v2_0_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_vfifo_ctrl_v2_0\hdl\axi_vfifo_ctrl_v2_0_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_vfifo_ctrl_v2_0\hdl\axi_vfifo_ctrl_v2_0_rfs.vhd(64): VHDL Compiler exiting
End time: 22:35:16 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'can_v5_0_18' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:35:28 on Apr 01,2024
vcom -64 -93 -work can_v5_0_18 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/can_v5_0_18/.cxl.vhdl.can_v5_0_18.can_v5_0_18.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\can_v5_0\hdl\can_v5_0_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\can_v5_0\hdl\can_v5_0_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\can_v5_0\hdl\can_v5_0_rfs.vhd(64): VHDL Compiler exiting
End time: 22:35:28 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'cic_compiler_v4_0_12' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:35:31 on Apr 01,2024
vcom -64 -93 -work cic_compiler_v4_0_12 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/cic_compiler_v4_0_12/.cxl.vhdl.cic_compiler_v4_0_12.cic_compiler_v4_0_12.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\cic_compiler_v4_0\hdl\cic_compiler_v4_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\cic_compiler_v4_0\hdl\cic_compiler_v4_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\cic_compiler_v4_0\hdl\cic_compiler_v4_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:35:31 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'xbip_bram18k_v3_0_4' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:35:34 on Apr 01,2024
vcom -64 -93 -work xbip_bram18k_v3_0_4 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/xbip_bram18k_v3_0_4/.cxl.vhdl.xbip_bram18k_v3_0_4.xbip_bram18k_v3_0_4.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_bram18k_v3_0\hdl\xbip_bram18k_v3_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_bram18k_v3_0\hdl\xbip_bram18k_v3_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_bram18k_v3_0\hdl\xbip_bram18k_v3_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:35:34 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'mult_gen_v12_0_13' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:35:37 on Apr 01,2024
vcom -64 -93 -work mult_gen_v12_0_13 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/mult_gen_v12_0_13/.cxl.vhdl.mult_gen_v12_0_13.mult_gen_v12_0_13.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\mult_gen_v12_0\hdl\mult_gen_v12_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\mult_gen_v12_0\hdl\mult_gen_v12_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\mult_gen_v12_0\hdl\mult_gen_v12_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:35:37 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'cmpy_v6_0_14' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:35:40 on Apr 01,2024
vcom -64 -93 -work cmpy_v6_0_14 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/cmpy_v6_0_14/.cxl.vhdl.cmpy_v6_0_14.cmpy_v6_0_14.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\cmpy_v6_0\hdl\cmpy_v6_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\cmpy_v6_0\hdl\cmpy_v6_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\cmpy_v6_0\hdl\cmpy_v6_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:35:40 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'c_mux_bit_v12_0_4' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:35:43 on Apr 01,2024
vcom -64 -93 -work c_mux_bit_v12_0_4 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/c_mux_bit_v12_0_4/.cxl.vhdl.c_mux_bit_v12_0_4.c_mux_bit_v12_0_4.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\c_mux_bit_v12_0\hdl\c_mux_bit_v12_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\c_mux_bit_v12_0\hdl\c_mux_bit_v12_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\c_mux_bit_v12_0\hdl\c_mux_bit_v12_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:35:43 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'c_shift_ram_v12_0_11' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:35:46 on Apr 01,2024
vcom -64 -93 -work c_shift_ram_v12_0_11 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/c_shift_ram_v12_0_11/.cxl.vhdl.c_shift_ram_v12_0_11.c_shift_ram_v12_0_11.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\c_shift_ram_v12_0\hdl\c_shift_ram_v12_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\c_shift_ram_v12_0\hdl\c_shift_ram_v12_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\c_shift_ram_v12_0\hdl\c_shift_ram_v12_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:35:46 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'c_mux_bus_v12_0_4' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:35:49 on Apr 01,2024
vcom -64 -93 -work c_mux_bus_v12_0_4 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/c_mux_bus_v12_0_4/.cxl.vhdl.c_mux_bus_v12_0_4.c_mux_bus_v12_0_4.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\c_mux_bus_v12_0\hdl\c_mux_bus_v12_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\c_mux_bus_v12_0\hdl\c_mux_bus_v12_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\c_mux_bus_v12_0\hdl\c_mux_bus_v12_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:35:49 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'c_gate_bit_v12_0_4' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:35:52 on Apr 01,2024
vcom -64 -93 -work c_gate_bit_v12_0_4 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/c_gate_bit_v12_0_4/.cxl.vhdl.c_gate_bit_v12_0_4.c_gate_bit_v12_0_4.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\c_gate_bit_v12_0\hdl\c_gate_bit_v12_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\c_gate_bit_v12_0\hdl\c_gate_bit_v12_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\c_gate_bit_v12_0\hdl\c_gate_bit_v12_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:35:52 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'c_compare_v12_0_4' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:36:01 on Apr 01,2024
vcom -64 -93 -work c_compare_v12_0_4 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/c_compare_v12_0_4/.cxl.vhdl.c_compare_v12_0_4.c_compare_v12_0_4.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\c_compare_v12_0\hdl\c_compare_v12_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\c_compare_v12_0\hdl\c_compare_v12_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\c_compare_v12_0\hdl\c_compare_v12_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:36:01 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'cordic_v6_0_13' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:36:07 on Apr 01,2024
vcom -64 -93 -work cordic_v6_0_13 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/cordic_v6_0_13/.cxl.vhdl.cordic_v6_0_13.cordic_v6_0_13.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\cordic_v6_0\hdl\cordic_v6_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.VComponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\cordic_v6_0\hdl\cordic_v6_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\cordic_v6_0\hdl\cordic_v6_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:36:08 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 3, Warnings: 1

==============================================================================
Library 'cpri_v8_8_1' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:36:10 on Apr 01,2024
vcom -64 -93 -work cpri_v8_8_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/cpri_v8_8_1/.cxl.vhdl.cpri_v8_8_1.cpri_v8_8_1.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\cpri_v8_8\hdl\cpri_v8_8_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\cpri_v8_8\hdl\cpri_v8_8_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\cpri_v8_8\hdl\cpri_v8_8_rfs.vhd(64): VHDL Compiler exiting
End time: 22:36:11 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 3, Warnings: 1

==============================================================================
Library 'xbip_dsp48_multadd_v3_0_4' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:36:26 on Apr 01,2024
vcom -64 -93 -work xbip_dsp48_multadd_v3_0_4 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/xbip_dsp48_multadd_v3_0_4/.cxl.vhdl.xbip_dsp48_multadd_v3_0_4.xbip_dsp48_multadd_v3_0_4.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_dsp48_multadd_v3_0\hdl\xbip_dsp48_multadd_v3_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_dsp48_multadd_v3_0\hdl\xbip_dsp48_multadd_v3_0_vh_rfs.vhd(64): in protected region
** Error: (vcom-11) Could not find xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_dsp48_multadd_v3_0\hdl\xbip_dsp48_multadd_v3_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_dsp48_multadd_v3_0\hdl\xbip_dsp48_multadd_v3_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_dsp48_multadd_v3_0\hdl\xbip_dsp48_multadd_v3_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:36:26 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 6, Warnings: 1

==============================================================================
Library 'dds_compiler_v6_0_15' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:36:29 on Apr 01,2024
vcom -64 -93 -work dds_compiler_v6_0_15 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/dds_compiler_v6_0_15/.cxl.vhdl.dds_compiler_v6_0_15.dds_compiler_v6_0_15.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\dds_compiler_v6_0\hdl\dds_compiler_v6_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\dds_compiler_v6_0\hdl\dds_compiler_v6_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\dds_compiler_v6_0\hdl\dds_compiler_v6_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:36:29 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'dft_v4_0_14' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:36:32 on Apr 01,2024
vcom -64 -93 -work dft_v4_0_14 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/dft_v4_0_14/.cxl.vhdl.dft_v4_0_14.dft_v4_0_14.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\dft_v4_0\hdl\dft_v4_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\dft_v4_0\hdl\dft_v4_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\dft_v4_0\hdl\dft_v4_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:36:32 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'xbip_dsp48_mult_v3_0_4' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:36:51 on Apr 01,2024
vcom -64 -93 -work xbip_dsp48_mult_v3_0_4 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/xbip_dsp48_mult_v3_0_4/.cxl.vhdl.xbip_dsp48_mult_v3_0_4.xbip_dsp48_mult_v3_0_4.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_dsp48_mult_v3_0\hdl\xbip_dsp48_mult_v3_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_dsp48_mult_v3_0\hdl\xbip_dsp48_mult_v3_0_vh_rfs.vhd(64): in protected region
** Error: (vcom-11) Could not find xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_dsp48_mult_v3_0\hdl\xbip_dsp48_mult_v3_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_dsp48_mult_v3_0\hdl\xbip_dsp48_mult_v3_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_dsp48_mult_v3_0\hdl\xbip_dsp48_mult_v3_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:36:51 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 6, Warnings: 1

==============================================================================
Library 'floating_point_v7_0_14' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:36:54 on Apr 01,2024
vcom -64 -93 -work floating_point_v7_0_14 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/floating_point_v7_0_14/.cxl.vhdl.floating_point_v7_0_14.floating_point_v7_0_14.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\floating_point_v7_0\hdl\floating_point_v7_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\floating_point_v7_0\hdl\floating_point_v7_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\floating_point_v7_0\hdl\floating_point_v7_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:36:54 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'div_gen_v5_1_12' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:36:57 on Apr 01,2024
vcom -64 -93 -work div_gen_v5_1_12 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/div_gen_v5_1_12/.cxl.vhdl.div_gen_v5_1_12.div_gen_v5_1_12.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\div_gen_v5_1\hdl\div_gen_v5_1_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\div_gen_v5_1\hdl\div_gen_v5_1_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\div_gen_v5_1\hdl\div_gen_v5_1_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:36:57 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'fir_compiler_v5_2_4' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:37:00 on Apr 01,2024
vcom -64 -93 -work fir_compiler_v5_2_4 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/fir_compiler_v5_2_4/.cxl.vhdl.fir_compiler_v5_2_4.fir_compiler_v5_2_4.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\fir_compiler_v5_2\hdl\fir_compiler_v5_2_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\fir_compiler_v5_2\hdl\fir_compiler_v5_2_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\fir_compiler_v5_2\hdl\fir_compiler_v5_2_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:37:00 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'duc_ddc_compiler_v3_0_13' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:37:03 on Apr 01,2024
vcom -64 -93 -work duc_ddc_compiler_v3_0_13 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/duc_ddc_compiler_v3_0_13/.cxl.vhdl.duc_ddc_compiler_v3_0_13.duc_ddc_compiler_v3_0_13.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\duc_ddc_compiler_v3_0\hdl\duc_ddc_compiler_v3_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\duc_ddc_compiler_v3_0\hdl\duc_ddc_compiler_v3_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\duc_ddc_compiler_v3_0\hdl\duc_ddc_compiler_v3_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:37:03 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'fir_compiler_v7_2_10' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:37:12 on Apr 01,2024
vcom -64 -93 -work fir_compiler_v7_2_10 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/fir_compiler_v7_2_10/.cxl.vhdl.fir_compiler_v7_2_10.fir_compiler_v7_2_10.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\fir_compiler_v7_2\hdl\fir_compiler_v7_2_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\fir_compiler_v7_2\hdl\fir_compiler_v7_2_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\fir_compiler_v7_2\hdl\fir_compiler_v7_2_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:37:12 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'floating_point_v7_1_5' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:37:19 on Apr 01,2024
vcom -64 -93 -work floating_point_v7_1_5 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/floating_point_v7_1_5/.cxl.vhdl.floating_point_v7_1_5.floating_point_v7_1_5.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\floating_point_v7_1\hdl\floating_point_v7_1_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\floating_point_v7_1\hdl\floating_point_v7_1_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\floating_point_v7_1\hdl\floating_point_v7_1_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:37:20 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 3, Warnings: 1

==============================================================================
Library 'g709_rs_encoder_v2_2_4' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:37:22 on Apr 01,2024
vcom -64 -93 -work g709_rs_encoder_v2_2_4 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/g709_rs_encoder_v2_2_4/.cxl.vhdl.g709_rs_encoder_v2_2_4.g709_rs_encoder_v2_2_4.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\g709_rs_encoder_v2_2\hdl\g709_rs_encoder_v2_2_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\g709_rs_encoder_v2_2\hdl\g709_rs_encoder_v2_2_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\g709_rs_encoder_v2_2\hdl\g709_rs_encoder_v2_2_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:37:22 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'rs_toolbox_v9_0_4' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:37:25 on Apr 01,2024
vcom -64 -93 -work rs_toolbox_v9_0_4 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/rs_toolbox_v9_0_4/.cxl.vhdl.rs_toolbox_v9_0_4.rs_toolbox_v9_0_4.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\rs_toolbox_v9_0\hdl\rs_toolbox_v9_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\rs_toolbox_v9_0\hdl\rs_toolbox_v9_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\rs_toolbox_v9_0\hdl\rs_toolbox_v9_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:37:25 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'g709_rs_decoder_v2_2_5' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:37:28 on Apr 01,2024
vcom -64 -93 -work g709_rs_decoder_v2_2_5 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/g709_rs_decoder_v2_2_5/.cxl.vhdl.g709_rs_decoder_v2_2_5.g709_rs_decoder_v2_2_5.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find rs_toolbox_v9_0_4.gf_pkg.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\g709_rs_decoder_v2_2\hdl\g709_rs_decoder_v2_2_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "rs_toolbox_v9_0_4.gf_pkg".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\g709_rs_decoder_v2_2\hdl\g709_rs_decoder_v2_2_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\g709_rs_decoder_v2_2\hdl\g709_rs_decoder_v2_2_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:37:28 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'g709_fec_v2_3_1' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:37:31 on Apr 01,2024
vcom -64 -93 -work g709_fec_v2_3_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/g709_fec_v2_3_1/.cxl.vhdl.g709_fec_v2_3_1.g709_fec_v2_3_1.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find g709_rs_encoder_v2_2_4.rs_encoder_pkg.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\g709_fec_v2_3\hdl\g709_fec_v2_3_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "g709_rs_encoder_v2_2_4.rs_encoder_pkg".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\g709_fec_v2_3\hdl\g709_fec_v2_3_vh_rfs.vhd(64): in protected region
** Error: (vcom-11) Could not find g709_rs_decoder_v2_2_5.dec_pkg.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\g709_fec_v2_3\hdl\g709_fec_v2_3_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "g709_rs_decoder_v2_2_5.dec_pkg".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\g709_fec_v2_3\hdl\g709_fec_v2_3_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\g709_fec_v2_3\hdl\g709_fec_v2_3_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:37:31 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 6, Warnings: 1

==============================================================================
Library 'g975_efec_i4_v1_0_14' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:37:34 on Apr 01,2024
vcom -64 -93 -work g975_efec_i4_v1_0_14 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/g975_efec_i4_v1_0_14/.cxl.vhdl.g975_efec_i4_v1_0_14.g975_efec_i4_v1_0_14.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\g975_efec_i4_v1_0\hdl\g975_efec_i4_v1_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\g975_efec_i4_v1_0\hdl\g975_efec_i4_v1_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\g975_efec_i4_v1_0\hdl\g975_efec_i4_v1_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:37:35 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 3, Warnings: 1

==============================================================================
Library 'g975_efec_i7_v2_0_16' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:37:37 on Apr 01,2024
vcom -64 -93 -work g975_efec_i7_v2_0_16 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/g975_efec_i7_v2_0_16/.cxl.vhdl.g975_efec_i7_v2_0_16.g975_efec_i7_v2_0_16.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\g975_efec_i7_v2_0\hdl\g975_efec_i7_v2_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\g975_efec_i7_v2_0\hdl\g975_efec_i7_v2_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\g975_efec_i7_v2_0\hdl\g975_efec_i7_v2_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:37:38 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 3, Warnings: 1

==============================================================================
Library 'lte_3gpp_channel_estimator_v2_0_14' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:38:05 on Apr 01,2024
vcom -64 -93 -work lte_3gpp_channel_estimator_v2_0_14 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/lte_3gpp_channel_estimator_v2_0_14/.cxl.vhdl.lte_3gpp_channel_estimator_v2_0_14.lte_3gpp_channel_estimator_v2_0_14.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_3gpp_channel_estimator_v2_0\hdl\lte_3gpp_channel_estimator_v2_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_3gpp_channel_estimator_v2_0\hdl\lte_3gpp_channel_estimator_v2_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_3gpp_channel_estimator_v2_0\hdl\lte_3gpp_channel_estimator_v2_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:38:05 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'lte_3gpp_mimo_decoder_v3_0_13' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:38:08 on Apr 01,2024
vcom -64 -93 -work lte_3gpp_mimo_decoder_v3_0_13 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/lte_3gpp_mimo_decoder_v3_0_13/.cxl.vhdl.lte_3gpp_mimo_decoder_v3_0_13.lte_3gpp_mimo_decoder_v3_0_13.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_3gpp_mimo_decoder_v3_0\hdl\lte_3gpp_mimo_decoder_v3_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.Vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_3gpp_mimo_decoder_v3_0\hdl\lte_3gpp_mimo_decoder_v3_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_3gpp_mimo_decoder_v3_0\hdl\lte_3gpp_mimo_decoder_v3_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:38:08 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'lte_3gpp_mimo_encoder_v4_0_12' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:38:11 on Apr 01,2024
vcom -64 -93 -work lte_3gpp_mimo_encoder_v4_0_12 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/lte_3gpp_mimo_encoder_v4_0_12/.cxl.vhdl.lte_3gpp_mimo_encoder_v4_0_12.lte_3gpp_mimo_encoder_v4_0_12.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_3gpp_mimo_encoder_v4_0\hdl\lte_3gpp_mimo_encoder_v4_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_3gpp_mimo_encoder_v4_0\hdl\lte_3gpp_mimo_encoder_v4_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_3gpp_mimo_encoder_v4_0\hdl\lte_3gpp_mimo_encoder_v4_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:38:11 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'tcc_encoder_3gpplte_v4_0_13' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:38:14 on Apr 01,2024
vcom -64 -93 -work tcc_encoder_3gpplte_v4_0_13 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/tcc_encoder_3gpplte_v4_0_13/.cxl.vhdl.tcc_encoder_3gpplte_v4_0_13.tcc_encoder_3gpplte_v4_0_13.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tcc_encoder_3gpplte_v4_0\hdl\tcc_encoder_3gpplte_v4_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tcc_encoder_3gpplte_v4_0\hdl\tcc_encoder_3gpplte_v4_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tcc_encoder_3gpplte_v4_0\hdl\tcc_encoder_3gpplte_v4_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:38:14 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'lte_dl_channel_encoder_v3_0_13' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:38:17 on Apr 01,2024
vcom -64 -93 -work lte_dl_channel_encoder_v3_0_13 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/lte_dl_channel_encoder_v3_0_13/.cxl.vhdl.lte_dl_channel_encoder_v3_0_13.lte_dl_channel_encoder_v3_0_13.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find tcc_encoder_3gpplte_v4_0_13.tcc_encoder_3gpplte_v4_0_13_viv.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_dl_channel_encoder_v3_0\hdl\lte_dl_channel_encoder_v3_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "tcc_encoder_3gpplte_v4_0_13.tcc_encoder_3gpplte_v4_0_13_viv".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_dl_channel_encoder_v3_0\hdl\lte_dl_channel_encoder_v3_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_dl_channel_encoder_v3_0\hdl\lte_dl_channel_encoder_v3_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:38:17 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'xfft_v7_2_6' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:38:20 on Apr 01,2024
vcom -64 -93 -work xfft_v7_2_6 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/xfft_v7_2_6/.cxl.vhdl.xfft_v7_2_6.xfft_v7_2_6.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find c_addsub_v12_0_11.c_addsub_v12_0_11_viv.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xfft_v7_2\hdl\xfft_v7_2_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "c_addsub_v12_0_11.c_addsub_v12_0_11_viv".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xfft_v7_2\hdl\xfft_v7_2_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xfft_v7_2\hdl\xfft_v7_2_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:38:21 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 3, Warnings: 1

==============================================================================
Library 'lte_fft_v2_0_15' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:38:23 on Apr 01,2024
vcom -64 -93 -work lte_fft_v2_0_15 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/lte_fft_v2_0_15/.cxl.vhdl.lte_fft_v2_0_15.lte_fft_v2_0_15.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find xfft_v7_2_6.adder_bypass.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_fft_v2_0\hdl\lte_fft_v2_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "xfft_v7_2_6.adder_bypass".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_fft_v2_0\hdl\lte_fft_v2_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_fft_v2_0\hdl\lte_fft_v2_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:38:23 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'xbip_dsp48_multacc_v3_0_4' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:38:26 on Apr 01,2024
vcom -64 -93 -work xbip_dsp48_multacc_v3_0_4 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/xbip_dsp48_multacc_v3_0_4/.cxl.vhdl.xbip_dsp48_multacc_v3_0_4.xbip_dsp48_multacc_v3_0_4.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_dsp48_multacc_v3_0\hdl\xbip_dsp48_multacc_v3_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_dsp48_multacc_v3_0\hdl\xbip_dsp48_multacc_v3_0_vh_rfs.vhd(64): in protected region
** Error: (vcom-11) Could not find xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_dsp48_multacc_v3_0\hdl\xbip_dsp48_multacc_v3_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_dsp48_multacc_v3_0\hdl\xbip_dsp48_multacc_v3_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_dsp48_multacc_v3_0\hdl\xbip_dsp48_multacc_v3_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:38:26 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 6, Warnings: 1

==============================================================================
Library 'lte_pucch_receiver_v2_0_13' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:38:29 on Apr 01,2024
vcom -64 -93 -work lte_pucch_receiver_v2_0_13 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/lte_pucch_receiver_v2_0_13/.cxl.vhdl.lte_pucch_receiver_v2_0_13.lte_pucch_receiver_v2_0_13.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find cmpy_v6_0_14.cmpy_v6_0_14_synth.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_pucch_receiver_v2_0\hdl\lte_pucch_receiver_v2_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "cmpy_v6_0_14.cmpy_v6_0_14_synth".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_pucch_receiver_v2_0\hdl\lte_pucch_receiver_v2_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_pucch_receiver_v2_0\hdl\lte_pucch_receiver_v2_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:38:29 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'xbip_multadd_v3_0_11' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:38:32 on Apr 01,2024
vcom -64 -93 -work xbip_multadd_v3_0_11 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/xbip_multadd_v3_0_11/.cxl.vhdl.xbip_multadd_v3_0_11.xbip_multadd_v3_0_11.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find mult_gen_v12_0_13.dsp.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_multadd_v3_0\hdl\xbip_multadd_v3_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "mult_gen_v12_0_13.dsp".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_multadd_v3_0\hdl\xbip_multadd_v3_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_multadd_v3_0\hdl\xbip_multadd_v3_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:38:32 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'lte_rach_detector_v3_1_1' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:38:35 on Apr 01,2024
vcom -64 -93 -work lte_rach_detector_v3_1_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/lte_rach_detector_v3_1_1/.cxl.vhdl.lte_rach_detector_v3_1_1.lte_rach_detector_v3_1_1.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find xbip_multadd_v3_0_11.xbip_multadd_v3_0_11_viv.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_rach_detector_v3_1\hdl\lte_rach_detector_v3_1_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "xbip_multadd_v3_0_11.xbip_multadd_v3_0_11_viv".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_rach_detector_v3_1\hdl\lte_rach_detector_v3_1_vh_rfs.vhd(64): in protected region
** Error: (vcom-11) Could not find mult_gen_v12_0_13.mult_gen_v12_0_13_viv.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_rach_detector_v3_1\hdl\lte_rach_detector_v3_1_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "mult_gen_v12_0_13.mult_gen_v12_0_13_viv".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_rach_detector_v3_1\hdl\lte_rach_detector_v3_1_vh_rfs.vhd(64): in protected region
** Error: (vcom-11) Could not find xbip_multadd_v3_0_11.xbip_multadd_v3_0_11_viv.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_rach_detector_v3_1\hdl\lte_rach_detector_v3_1_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "xbip_multadd_v3_0_11.xbip_multadd_v3_0_11_viv".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_rach_detector_v3_1\hdl\lte_rach_detector_v3_1_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_rach_detector_v3_1\hdl\lte_rach_detector_v3_1_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:38:36 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 9, Warnings: 1

==============================================================================
Library 'lte_ul_channel_decoder_v4_0_13' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:38:38 on Apr 01,2024
vcom -64 -93 -work lte_ul_channel_decoder_v4_0_13 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/lte_ul_channel_decoder_v4_0_13/.cxl.vhdl.lte_ul_channel_decoder_v4_0_13.lte_ul_channel_decoder_v4_0_13.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_ul_channel_decoder_v4_0\hdl\lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_ul_channel_decoder_v4_0\hdl\lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): in protected region
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_ul_channel_decoder_v4_0\hdl\lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1141) Identifier "DSP48E" does not identify a component declaration.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_ul_channel_decoder_v4_0\hdl\lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:38:39 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 4, Warnings: 1

==============================================================================
Library 'mailbox_v2_1_8' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:38:41 on Apr 01,2024
vcom -64 -93 -work mailbox_v2_1_8 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/mailbox_v2_1_8/.cxl.vhdl.mailbox_v2_1_8.mailbox_v2_1_8.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity SRL_FIFO
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\mailbox_v2_1\hdl\mailbox_v2_1_vh_rfs.vhd(120): (vcom-1195) Cannot find expanded name "unisim.VCOMPONENTS".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\mailbox_v2_1\hdl\mailbox_v2_1_vh_rfs.vhd(120): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\mailbox_v2_1\hdl\mailbox_v2_1_vh_rfs.vhd(122): VHDL Compiler exiting
End time: 22:38:41 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'mdm_v3_2_12' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:38:44 on Apr 01,2024
vcom -64 -93 -work mdm_v3_2_12 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/mdm_v3_2_12/.cxl.vhdl.mdm_v3_2_12.mdm_v3_2_12.nt64.cmf 
-- Loading package STANDARD
-- Compiling package mdm_funcs
-- Compiling package body mdm_funcs
-- Loading package mdm_funcs
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package mdm_funcs
-- Compiling entity MB_BSCANE2
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\mdm_v3_2\hdl\mdm_v3_2_vh_rfs.vhd(275): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\mdm_v3_2\hdl\mdm_v3_2_vh_rfs.vhd(275): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\mdm_v3_2\hdl\mdm_v3_2_vh_rfs.vhd(277): VHDL Compiler exiting
End time: 22:38:44 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'iomodule_v3_0' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:38:47 on Apr 01,2024
vcom -64 -93 -work iomodule_v3_0 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/iomodule_v3_0/.cxl.vhdl.iomodule_v3_0.iomodule_v3_0.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity XIL_SRL16E
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\microblaze_mcs_v2_3\pcores\iomodule_v3_0\hdl\vhdl\xilinx_primitives.vhd(107): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\microblaze_mcs_v2_3\pcores\iomodule_v3_0\hdl\vhdl\xilinx_primitives.vhd(107): Unknown expanded name.
-- Loading package NUMERIC_STD
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\microblaze_mcs_v2_3\pcores\iomodule_v3_0\hdl\vhdl\xilinx_primitives.vhd(112): VHDL Compiler exiting
End time: 22:38:47 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'lmb_bram_if_cntlr_v4_0' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:38:50 on Apr 01,2024
vcom -64 -93 -work lmb_bram_if_cntlr_v4_0 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/lmb_bram_if_cntlr_v4_0/.cxl.vhdl.lmb_bram_if_cntlr_v4_0.lmb_bram_if_cntlr_v4_0.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package lmb_bram_if_funcs
-- Loading package NUMERIC_STD
-- Compiling package body lmb_bram_if_funcs
-- Loading package lmb_bram_if_funcs
-- Loading package lmb_bram_if_funcs
-- Compiling entity MB_LUT6
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\microblaze_mcs_v2_3\pcores\lmb_bram_if_cntlr_v4_0\hdl\vhdl\lmb_bram_if_primitives.vhd(112): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\microblaze_mcs_v2_3\pcores\lmb_bram_if_cntlr_v4_0\hdl\vhdl\lmb_bram_if_primitives.vhd(112): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\microblaze_mcs_v2_3\pcores\lmb_bram_if_cntlr_v4_0\hdl\vhdl\lmb_bram_if_primitives.vhd(114): VHDL Compiler exiting
End time: 22:38:50 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'mdm_v3_2' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:39:00 on Apr 01,2024
vcom -64 -93 -work mdm_v3_2 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/mdm_v3_2/.cxl.vhdl.mdm_v3_2.mdm_v3_2.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\microblaze_mcs_v2_3\pcores\mdm_v3_2\hdl\vhdl\mdm_primitives.vhd(90): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\microblaze_mcs_v2_3\pcores\mdm_v3_2\hdl\vhdl\mdm_primitives.vhd(90): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\microblaze_mcs_v2_3\pcores\mdm_v3_2\hdl\vhdl\mdm_primitives.vhd(92): VHDL Compiler exiting
End time: 22:39:00 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'microblaze_mcs_v2_3_6' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:39:03 on Apr 01,2024
vcom -64 -93 -work microblaze_mcs_v2_3_6 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/microblaze_mcs_v2_3_6/.cxl.vhdl.microblaze_mcs_v2_3_6.microblaze_mcs_v2_3_6.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\microblaze_mcs_v2_3\hdl\ram_module_top.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\microblaze_mcs_v2_3\hdl\ram_module_top.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\microblaze_mcs_v2_3\hdl\ram_module_top.vhd(64): VHDL Compiler exiting
End time: 22:39:03 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'prc_v1_2_1' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:39:06 on Apr 01,2024
vcom -64 -93 -work prc_v1_2_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/prc_v1_2_1/.cxl.vhdl.prc_v1_2_1.prc_v1_2_1.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\prc_v1_2\hdl\prc_v1_2_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\prc_v1_2\hdl\prc_v1_2_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\prc_v1_2\hdl\prc_v1_2_rfs.vhd(64): VHDL Compiler exiting
End time: 22:39:06 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'proc_sys_reset_v5_0_12' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:39:12 on Apr 01,2024
vcom -64 -93 -work proc_sys_reset_v5_0_12 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/proc_sys_reset_v5_0_12/.cxl.vhdl.proc_sys_reset_v5_0_12.proc_sys_reset_v5_0_12.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity upcnt_n
-- Compiling architecture imp of upcnt_n
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\proc_sys_reset_v5_0\hdl\proc_sys_reset_v5_0_vh_rfs.vhd(265): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\proc_sys_reset_v5_0\hdl\proc_sys_reset_v5_0_vh_rfs.vhd(265): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\proc_sys_reset_v5_0\hdl\proc_sys_reset_v5_0_vh_rfs.vhd(286): VHDL Compiler exiting
End time: 22:39:12 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'quadsgmii_v3_4_2' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:39:18 on Apr 01,2024
vcom -64 -93 -work quadsgmii_v3_4_2 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/quadsgmii_v3_4_2/.cxl.vhdl.quadsgmii_v3_4_2.quadsgmii_v3_4_2.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\quadsgmii_v3_4\hdl\quadsgmii_v3_4_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.VCOMPONENTS".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\quadsgmii_v3_4\hdl\quadsgmii_v3_4_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\quadsgmii_v3_4\hdl\quadsgmii_v3_4_rfs.vhd(64): VHDL Compiler exiting
End time: 22:39:18 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'rs_decoder_v9_0_13' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:39:21 on Apr 01,2024
vcom -64 -93 -work rs_decoder_v9_0_13 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/rs_decoder_v9_0_13/.cxl.vhdl.rs_decoder_v9_0_13.rs_decoder_v9_0_13.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find rs_toolbox_v9_0_4.gf_pkg.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\rs_decoder_v9_0\hdl\rs_decoder_v9_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "rs_toolbox_v9_0_4.gf_pkg".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\rs_decoder_v9_0\hdl\rs_decoder_v9_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\rs_decoder_v9_0\hdl\rs_decoder_v9_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:39:21 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'rs_encoder_v9_0_12' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:39:24 on Apr 01,2024
vcom -64 -93 -work rs_encoder_v9_0_12 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/rs_encoder_v9_0_12/.cxl.vhdl.rs_encoder_v9_0_12.rs_encoder_v9_0_12.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find rs_toolbox_v9_0_4.gf_pkg.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\rs_encoder_v9_0\hdl\rs_encoder_v9_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "rs_toolbox_v9_0_4.gf_pkg".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\rs_encoder_v9_0\hdl\rs_encoder_v9_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\rs_encoder_v9_0\hdl\rs_encoder_v9_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:39:24 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'sid_v8_0_11' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:39:33 on Apr 01,2024
vcom -64 -93 -work sid_v8_0_11 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/sid_v8_0_11/.cxl.vhdl.sid_v8_0_11.sid_v8_0_11.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\sid_v8_0\hdl\sid_v8_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\sid_v8_0\hdl\sid_v8_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\sid_v8_0\hdl\sid_v8_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:39:34 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 3, Warnings: 1

==============================================================================
Library 'spdif_v2_0_18' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:39:36 on Apr 01,2024
vcom -64 -93 -work spdif_v2_0_18 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/spdif_v2_0_18/.cxl.vhdl.spdif_v2_0_18.spdif_v2_0_18.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\spdif_v2_0\hdl\spdif_v2_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\spdif_v2_0\hdl\spdif_v2_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\spdif_v2_0\hdl\spdif_v2_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:39:36 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'switch_core_top_v1_0_4' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:39:45 on Apr 01,2024
vcom -64 -93 -work switch_core_top_v1_0_4 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/switch_core_top_v1_0_4/.cxl.vhdl.switch_core_top_v1_0_4.switch_core_top_v1_0_4.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\switch_core_top_v1_0\hdl\switch_core_top_v1_0_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.VCOMPONENTS".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\switch_core_top_v1_0\hdl\switch_core_top_v1_0_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\switch_core_top_v1_0\hdl\switch_core_top_v1_0_rfs.vhd(64): VHDL Compiler exiting
End time: 22:39:45 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'tcc_decoder_3gppmm_v2_0_15' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:39:51 on Apr 01,2024
vcom -64 -93 -work tcc_decoder_3gppmm_v2_0_15 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/tcc_decoder_3gppmm_v2_0_15/.cxl.vhdl.tcc_decoder_3gppmm_v2_0_15.tcc_decoder_3gppmm_v2_0_15.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tcc_decoder_3gppmm_v2_0\hdl\tcc_decoder_3gppmm_v2_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tcc_decoder_3gppmm_v2_0\hdl\tcc_decoder_3gppmm_v2_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tcc_decoder_3gppmm_v2_0\hdl\tcc_decoder_3gppmm_v2_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:39:52 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 3, Warnings: 1

==============================================================================
Library 'tcc_encoder_3gpp_v5_0_12' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:39:54 on Apr 01,2024
vcom -64 -93 -work tcc_encoder_3gpp_v5_0_12 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/tcc_encoder_3gpp_v5_0_12/.cxl.vhdl.tcc_encoder_3gpp_v5_0_12.tcc_encoder_3gpp_v5_0_12.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tcc_encoder_3gpp_v5_0\hdl\tcc_encoder_3gpp_v5_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tcc_encoder_3gpp_v5_0\hdl\tcc_encoder_3gpp_v5_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tcc_encoder_3gpp_v5_0\hdl\tcc_encoder_3gpp_v5_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:39:54 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'tmr_sem_v1_0_3' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:40:00 on Apr 01,2024
vcom -64 -93 -work tmr_sem_v1_0_3 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/tmr_sem_v1_0_3/.cxl.vhdl.tmr_sem_v1_0_3.tmr_sem_v1_0_3.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity SRL_FIFO
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tmr_sem_v1_0\hdl\tmr_sem_v1_0_rfs.vhd(107): (vcom-1195) Cannot find expanded name "unisim.VCOMPONENTS".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tmr_sem_v1_0\hdl\tmr_sem_v1_0_rfs.vhd(107): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tmr_sem_v1_0\hdl\tmr_sem_v1_0_rfs.vhd(109): VHDL Compiler exiting
End time: 22:40:00 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'tri_mode_ethernet_mac_v9_0_10' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:40:03 on Apr 01,2024
vcom -64 -93 -work tri_mode_ethernet_mac_v9_0_10 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/tri_mode_ethernet_mac_v9_0_10/.cxl.vhdl.tri_mode_ethernet_mac_v9_0_10.tri_mode_ethernet_mac_v9_0_10.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tri_mode_ethernet_mac_v9_0\hdl\tri_mode_ethernet_mac_v9_0_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tri_mode_ethernet_mac_v9_0\hdl\tri_mode_ethernet_mac_v9_0_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tri_mode_ethernet_mac_v9_0\hdl\tri_mode_ethernet_mac_v9_0_rfs.vhd(64): VHDL Compiler exiting
End time: 22:40:04 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 3, Warnings: 1

==============================================================================
Library 'tsn_temac_v1_0_2' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:40:09 on Apr 01,2024
vcom -64 -93 -work tsn_temac_v1_0_2 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/tsn_temac_v1_0_2/.cxl.vhdl.tsn_temac_v1_0_2.tsn_temac_v1_0_2.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tsn_temac_v1_0\hdl\tsn_temac_v1_0_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tsn_temac_v1_0\hdl\tsn_temac_v1_0_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tsn_temac_v1_0\hdl\tsn_temac_v1_0_rfs.vhd(64): VHDL Compiler exiting
End time: 22:40:10 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 3, Warnings: 1

==============================================================================
Library 'viterbi_v9_1_8' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:40:19 on Apr 01,2024
vcom -64 -93 -work viterbi_v9_1_8 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/viterbi_v9_1_8/.cxl.vhdl.viterbi_v9_1_8.viterbi_v9_1_8.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find c_compare_v12_0_4.c_compare_v12_0_4_viv.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\viterbi_v9_1\hdl\viterbi_v9_1_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "c_compare_v12_0_4.c_compare_v12_0_4_viv".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\viterbi_v9_1\hdl\viterbi_v9_1_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\viterbi_v9_1\hdl\viterbi_v9_1_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:40:19 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'v_ccm_v6_0_14' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:40:22 on Apr 01,2024
vcom -64 -93 -work v_ccm_v6_0_14 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/v_ccm_v6_0_14/.cxl.vhdl.v_ccm_v6_0_14.v_ccm_v6_0_14.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_ccm_v6_0\hdl\v_ccm_v6_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.VCOMPONENTS".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_ccm_v6_0\hdl\v_ccm_v6_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_ccm_v6_0\hdl\v_ccm_v6_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:40:22 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'v_cfa_v7_0_13' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:40:25 on Apr 01,2024
vcom -64 -93 -work v_cfa_v7_0_13 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/v_cfa_v7_0_13/.cxl.vhdl.v_cfa_v7_0_13.v_cfa_v7_0_13.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_cfa_v7_0\hdl\v_cfa_v7_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.VCOMPONENTS".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_cfa_v7_0\hdl\v_cfa_v7_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_cfa_v7_0\hdl\v_cfa_v7_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:40:25 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'v_cresample_v4_0_13' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:40:28 on Apr 01,2024
vcom -64 -93 -work v_cresample_v4_0_13 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/v_cresample_v4_0_13/.cxl.vhdl.v_cresample_v4_0_13.v_cresample_v4_0_13.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_cresample_v4_0\hdl\v_cresample_v4_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.VCOMPONENTS".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_cresample_v4_0\hdl\v_cresample_v4_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_cresample_v4_0\hdl\v_cresample_v4_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:40:28 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'v_dual_splitter_v1_0_8' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:40:31 on Apr 01,2024
vcom -64 -93 -work v_dual_splitter_v1_0_8 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/v_dual_splitter_v1_0_8/.cxl.vhdl.v_dual_splitter_v1_0_8.v_dual_splitter_v1_0_8.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
** Error: (vcom-11) Could not find fifo_generator_v13_0_6.fifo_generator_v13_0_6.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_dual_splitter_v1_0\hdl\v_dual_splitter_v1_0_rfs.vhd(57): (vcom-1195) Cannot find expanded name "fifo_generator_v13_0_6.fifo_generator_v13_0_6".
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_dual_splitter_v1_0\hdl\v_dual_splitter_v1_0_rfs.vhd(59): VHDL Compiler exiting
End time: 22:40:31 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 2, Warnings: 1

==============================================================================
Library 'v_enhance_v8_0_14' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:40:37 on Apr 01,2024
vcom -64 -93 -work v_enhance_v8_0_14 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/v_enhance_v8_0_14/.cxl.vhdl.v_enhance_v8_0_14.v_enhance_v8_0_14.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_enhance_v8_0\hdl\v_enhance_v8_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_enhance_v8_0\hdl\v_enhance_v8_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_enhance_v8_0\hdl\v_enhance_v8_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:40:38 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 3, Warnings: 1

==============================================================================
Library 'v_gamma_v7_0_14' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:40:40 on Apr 01,2024
vcom -64 -93 -work v_gamma_v7_0_14 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/v_gamma_v7_0_14/.cxl.vhdl.v_gamma_v7_0_14.v_gamma_v7_0_14.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_gamma_v7_0\hdl\v_gamma_v7_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.VCOMPONENTS".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_gamma_v7_0\hdl\v_gamma_v7_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_gamma_v7_0\hdl\v_gamma_v7_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:40:40 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'v_osd_v6_0_15' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:40:43 on Apr 01,2024
vcom -64 -93 -work v_osd_v6_0_15 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/v_osd_v6_0_15/.cxl.vhdl.v_osd_v6_0_15.v_osd_v6_0_15.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find v_tc_v6_1_12.video_ctrl.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_osd_v6_0\hdl\v_osd_v6_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "v_tc_v6_1_12.video_ctrl".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_osd_v6_0\hdl\v_osd_v6_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_osd_v6_0\hdl\v_osd_v6_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:40:44 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 3, Warnings: 1

==============================================================================
Library 'v_rgb2ycrcb_v7_1_12' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:40:46 on Apr 01,2024
vcom -64 -93 -work v_rgb2ycrcb_v7_1_12 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/v_rgb2ycrcb_v7_1_12/.cxl.vhdl.v_rgb2ycrcb_v7_1_12.v_rgb2ycrcb_v7_1_12.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_rgb2ycrcb_v7_1\hdl\v_rgb2ycrcb_v7_1_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.VCOMPONENTS".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_rgb2ycrcb_v7_1\hdl\v_rgb2ycrcb_v7_1_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_rgb2ycrcb_v7_1\hdl\v_rgb2ycrcb_v7_1_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:40:46 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

==============================================================================
Library 'v_ycrcb2rgb_v7_1_12' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:40:52 on Apr 01,2024
vcom -64 -93 -work v_ycrcb2rgb_v7_1_12 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/v_ycrcb2rgb_v7_1_12/.cxl.vhdl.v_ycrcb2rgb_v7_1_12.v_ycrcb2rgb_v7_1_12.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_ycrcb2rgb_v7_1\hdl\v_ycrcb2rgb_v7_1_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.VCOMPONENTS".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_ycrcb2rgb_v7_1\hdl\v_ycrcb2rgb_v7_1_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_ycrcb2rgb_v7_1\hdl\v_ycrcb2rgb_v7_1_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:40:53 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 3, Warnings: 1

==============================================================================
Library 'xbip_dsp48_macro_v3_0_15' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:40:55 on Apr 01,2024
vcom -64 -93 -work xbip_dsp48_macro_v3_0_15 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/xbip_dsp48_macro_v3_0_15/.cxl.vhdl.xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_dsp48_macro_v3_0\hdl\xbip_dsp48_macro_v3_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_dsp48_macro_v3_0\hdl\xbip_dsp48_macro_v3_0_vh_rfs.vhd(64): in protected region
** Error: (vcom-11) Could not find xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_dsp48_macro_v3_0\hdl\xbip_dsp48_macro_v3_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_dsp48_macro_v3_0\hdl\xbip_dsp48_macro_v3_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_dsp48_macro_v3_0\hdl\xbip_dsp48_macro_v3_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:40:56 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 6, Warnings: 1

==============================================================================
Library 'xfft_v9_0_14' compilation error(s)
==============================================================================
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:40:58 on Apr 01,2024
vcom -64 -93 -work xfft_v9_0_14 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/xfft_v9_0_14/.cxl.vhdl.xfft_v9_0_14.xfft_v9_0_14.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find c_addsub_v12_0_11.c_addsub_v12_0_11_viv.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xfft_v9_0\hdl\xfft_v9_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "c_addsub_v12_0_11.c_addsub_v12_0_11_viv".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xfft_v9_0\hdl\xfft_v9_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xfft_v9_0\hdl\xfft_v9_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:40:59 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 3, Warnings: 1

