#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-559-gff8ccc0b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5583b512b0f0 .scope module, "top" "top" 2 33;
 .timescale 0 0;
v0x5583b515ee60_0 .net "clk", 0 0, v0x5583b5125580_0;  1 drivers
S_0x5583b512b280 .scope module, "CLK" "clkGen" 2 35, 2 17 0, S_0x5583b512b0f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
v0x5583b511b9d0_0 .var *"_s0", 0 0; Local signal
v0x5583b5125580_0 .var "out", 0 0;
S_0x5583b51469b0 .scope module, "CPU" "cpu" 2 36, 3 30 0, S_0x5583b512b0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
P_0x5583b51343f0 .param/str "IM_DATA" 0 3 34, "examples_binary/ex_M1_plus_M2_to_M3.txt";
P_0x5583b5134430 .param/l "NMEM" 0 3 33, +C4<00000000000000000000000000010100>;
L_0x7fcf23736a38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5583b5175c10 .functor XNOR 1, L_0x5583b51752c0, L_0x7fcf23736a38, C4<0>, C4<0>;
L_0x7fcf23736018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5583b5159af0_0 .net/2u *"_s0", 31 0, L_0x7fcf23736018;  1 drivers
v0x5583b5159bf0_0 .net/2u *"_s144", 0 0, L_0x7fcf23736a38;  1 drivers
v0x5583b5159cd0_0 .net *"_s146", 0 0, L_0x5583b5175c10;  1 drivers
v0x5583b5159d70_0 .net *"_s17", 3 0, L_0x5583b516f920;  1 drivers
v0x5583b5159e50_0 .net *"_s19", 25 0, L_0x5583b516fa10;  1 drivers
L_0x7fcf237360a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5583b5159f80_0 .net/2u *"_s20", 1 0, L_0x7fcf237360a8;  1 drivers
v0x5583b515a060_0 .net *"_s25", 0 0, L_0x5583b516fd90;  1 drivers
v0x5583b515a140_0 .net *"_s26", 15 0, L_0x5583b516fe30;  1 drivers
v0x5583b515a220_0 .net *"_s29", 15 0, L_0x5583b5170050;  1 drivers
v0x5583b515a300_0 .net *"_s47", 29 0, L_0x5583b5170700;  1 drivers
L_0x7fcf23736180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5583b515a3e0_0 .net/2u *"_s48", 1 0, L_0x7fcf23736180;  1 drivers
v0x5583b515a4c0_0 .net "aluctl", 3 0, v0x5583b5149160_0;  1 drivers
v0x5583b515a580_0 .net "aluop", 1 0, v0x5583b514b700_0;  1 drivers
v0x5583b515a640_0 .net "aluop_s3", 1 0, L_0x5583b51716c0;  1 drivers
v0x5583b515a6e0_0 .net "alurslt", 31 0, v0x5583b51489a0_0;  1 drivers
v0x5583b515a7b0_0 .net "alurslt_s4", 31 0, L_0x5583b51746c0;  1 drivers
v0x5583b515a880_0 .net "alurslt_s5", 31 0, v0x5583b514ea90_0;  1 drivers
v0x5583b515aa60_0 .net "alusrc", 0 0, v0x5583b514b800_0;  1 drivers
v0x5583b515ab30_0 .net "alusrc_data2", 31 0, L_0x5583b5172670;  1 drivers
v0x5583b515ac00_0 .net "alusrc_s3", 0 0, L_0x5583b5171900;  1 drivers
v0x5583b515aca0_0 .net "baddr_s2", 31 0, L_0x5583b5170cf0;  1 drivers
v0x5583b515ad70_0 .net "baddr_s3", 31 0, v0x5583b5149a80_0;  1 drivers
v0x5583b515ae60_0 .net "baddr_s4", 31 0, v0x5583b514a2e0_0;  1 drivers
v0x5583b515af20_0 .net "branch_eq_s2", 0 0, v0x5583b514b8c0_0;  1 drivers
v0x5583b515aff0_0 .net "branch_eq_s3", 0 0, L_0x5583b5171bf0;  1 drivers
v0x5583b515b090_0 .net "branch_eq_s4", 0 0, L_0x5583b5174c40;  1 drivers
v0x5583b515b130_0 .net "branch_ne_s2", 0 0, v0x5583b514b960_0;  1 drivers
v0x5583b515b200_0 .net "branch_ne_s3", 0 0, L_0x5583b5171c90;  1 drivers
v0x5583b515b2a0_0 .net "branch_ne_s4", 0 0, L_0x5583b5174e60;  1 drivers
v0x5583b515b360_0 .net "clk", 0 0, v0x5583b5125580_0;  alias, 1 drivers
v0x5583b515b400_0 .var "clock_counter", 5 0;
v0x5583b515b4e0_0 .net "data1", 31 0, v0x5583b5157430_0;  1 drivers
v0x5583b515b5d0_0 .net "data1_s3", 31 0, L_0x5583b51703f0;  1 drivers
v0x5583b515b8a0_0 .net "data2", 31 0, v0x5583b5157530_0;  1 drivers
v0x5583b515b990_0 .net "data2_s3", 31 0, L_0x5583b5170520;  1 drivers
v0x5583b515ba50_0 .net "data2_s4", 31 0, v0x5583b514f2a0_0;  1 drivers
v0x5583b515bb60_0 .var "flush_s1", 0 0;
v0x5583b515bc50_0 .var "flush_s2", 0 0;
v0x5583b515bcf0_0 .var "flush_s3", 0 0;
v0x5583b515bd90_0 .var "forward_a", 1 0;
v0x5583b515be70_0 .var "forward_b", 1 0;
v0x5583b515bf50_0 .net "funct", 5 0, L_0x5583b5172950;  1 drivers
v0x5583b515c010_0 .var "fw_data1_s3", 31 0;
v0x5583b515c0b0_0 .var "fw_data2_s3", 31 0;
v0x5583b515c180_0 .net "imm", 15 0, L_0x5583b516f7a0;  1 drivers
v0x5583b515c240_0 .net "inst", 31 0, L_0x5583b50964f0;  1 drivers
v0x5583b515c350_0 .net "inst_s2", 31 0, v0x5583b5158970_0;  1 drivers
v0x5583b515c410_0 .net "jaddr_s2", 31 0, L_0x5583b516fbc0;  1 drivers
v0x5583b515c4e0_0 .net "jaddr_s3", 31 0, v0x5583b514fac0_0;  1 drivers
v0x5583b515c5d0_0 .net "jaddr_s4", 31 0, v0x5583b51502e0_0;  1 drivers
v0x5583b515c690_0 .net "jump_s2", 0 0, v0x5583b514ba20_0;  1 drivers
v0x5583b515c780_0 .net "jump_s3", 0 0, v0x5583b5150a90_0;  1 drivers
v0x5583b515c870_0 .net "jump_s4", 0 0, v0x5583b5151290_0;  1 drivers
v0x5583b515c910_0 .net "memread", 0 0, v0x5583b514bb30_0;  1 drivers
v0x5583b515c9b0_0 .net "memread_s3", 0 0, L_0x5583b51712c0;  1 drivers
v0x5583b515ca50_0 .net "memread_s4", 0 0, L_0x5583b51722c0;  1 drivers
v0x5583b515cb20_0 .net "memtoreg", 0 0, v0x5583b514bbf0_0;  1 drivers
v0x5583b515cbf0_0 .net "memtoreg_s3", 0 0, L_0x5583b5171530;  1 drivers
v0x5583b515cc90_0 .net "memtoreg_s4", 0 0, L_0x5583b5171d80;  1 drivers
v0x5583b515cd30_0 .net "memtoreg_s5", 0 0, L_0x5583b51752c0;  1 drivers
v0x5583b515cdd0_0 .net "memwrite", 0 0, v0x5583b514bcb0_0;  1 drivers
v0x5583b515cea0_0 .net "memwrite_s3", 0 0, L_0x5583b5171490;  1 drivers
v0x5583b515cf40_0 .net "memwrite_s4", 0 0, L_0x5583b51724f0;  1 drivers
v0x5583b515d010_0 .net "opcode", 5 0, L_0x5583b516f400;  1 drivers
v0x5583b515d0e0_0 .var "pc", 31 0;
v0x5583b515d5c0_0 .net "pc4", 31 0, L_0x5583b516ef10;  1 drivers
v0x5583b515d690_0 .net "pc4_s2", 31 0, v0x5583b5159130_0;  1 drivers
v0x5583b515d780_0 .net "pc4_s3", 31 0, v0x5583b5151bb0_0;  1 drivers
v0x5583b515d820_0 .var "pcsrc", 0 0;
v0x5583b515d8c0_0 .net "rd", 4 0, L_0x5583b516f700;  1 drivers
v0x5583b515d9a0_0 .net "rd_s3", 4 0, L_0x5583b5170870;  1 drivers
v0x5583b515da80_0 .net "rdata", 31 0, L_0x5583b5175760;  1 drivers
v0x5583b515db90_0 .net "rdata_s5", 31 0, v0x5583b51523f0_0;  1 drivers
v0x5583b515dc50_0 .net "regdst", 0 0, v0x5583b514bee0_0;  1 drivers
v0x5583b515dd20_0 .net "regdst_s3", 0 0, L_0x5583b5171220;  1 drivers
v0x5583b515ddc0_0 .net "regwrite", 0 0, v0x5583b514bfa0_0;  1 drivers
v0x5583b515de90_0 .net "regwrite_s3", 0 0, L_0x5583b5171760;  1 drivers
v0x5583b515df30_0 .net "regwrite_s4", 0 0, L_0x5583b51720f0;  1 drivers
v0x5583b515dfd0_0 .net "regwrite_s5", 0 0, L_0x5583b51751d0;  1 drivers
v0x5583b515e0a0_0 .net "rs", 4 0, L_0x5583b516f540;  1 drivers
v0x5583b515e190_0 .net "rs_s3", 4 0, v0x5583b5159960_0;  1 drivers
v0x5583b515e250_0 .net "rt", 4 0, L_0x5583b516f5e0;  1 drivers
v0x5583b515e320_0 .net "rt_s3", 4 0, L_0x5583b51707a0;  1 drivers
v0x5583b515e3e0_0 .net "seimm", 31 0, L_0x5583b51700f0;  1 drivers
v0x5583b515e4d0_0 .net "seimm_s3", 31 0, v0x5583b5154bc0_0;  1 drivers
v0x5583b515e5a0_0 .net "seimm_sl2", 31 0, L_0x5583b5170ac0;  1 drivers
v0x5583b515e660_0 .net "shamt", 4 0, L_0x5583b516f880;  1 drivers
v0x5583b515e740_0 .var "stall_s1_s2", 0 0;
v0x5583b515e8f0_0 .net "wrdata_s5", 31 0, L_0x5583b5175d50;  1 drivers
v0x5583b515e9e0_0 .net "wrreg", 4 0, L_0x5583b51747b0;  1 drivers
v0x5583b515eab0_0 .net "wrreg_s4", 4 0, v0x5583b5155c20_0;  1 drivers
v0x5583b515eba0_0 .net "wrreg_s5", 4 0, v0x5583b5156460_0;  1 drivers
v0x5583b515ecb0_0 .net "zero_s3", 0 0, L_0x5583b5172a40;  1 drivers
v0x5583b515eda0_0 .net "zero_s4", 0 0, v0x5583b5156c80_0;  1 drivers
E_0x5583b50a5f10 .event edge, v0x5583b515c9b0_0, v0x5583b5157e70_0, v0x5583b515e320_0, v0x5583b5157d90_0;
E_0x5583b50a51b0/0 .event edge, v0x5583b515df30_0, v0x5583b5155c20_0, v0x5583b5159960_0, v0x5583b5157f50_0;
E_0x5583b50a51b0/1 .event edge, v0x5583b5156460_0, v0x5583b515e320_0;
E_0x5583b50a51b0 .event/or E_0x5583b50a51b0/0, E_0x5583b50a51b0/1;
E_0x5583b50a5650 .event edge, v0x5583b5156c80_0, v0x5583b515b090_0, v0x5583b515b2a0_0;
E_0x5583b50a53b0 .event edge, v0x5583b515be70_0, v0x5583b514e9d0_0, v0x5583b5158010_0, v0x5583b515b990_0;
E_0x5583b507ac60 .event edge, v0x5583b515bd90_0, v0x5583b514e9d0_0, v0x5583b5158010_0, v0x5583b515b5d0_0;
E_0x5583b5134510 .event edge, v0x5583b515d820_0, v0x5583b5151290_0;
L_0x5583b516ef10 .arith/sum 32, v0x5583b515d0e0_0, L_0x7fcf23736018;
L_0x5583b516f400 .part v0x5583b5158970_0, 26, 6;
L_0x5583b516f540 .part v0x5583b5158970_0, 21, 5;
L_0x5583b516f5e0 .part v0x5583b5158970_0, 16, 5;
L_0x5583b516f700 .part v0x5583b5158970_0, 11, 5;
L_0x5583b516f7a0 .part v0x5583b5158970_0, 0, 16;
L_0x5583b516f880 .part v0x5583b5158970_0, 6, 5;
L_0x5583b516f920 .part v0x5583b515d0e0_0, 28, 4;
L_0x5583b516fa10 .part v0x5583b5158970_0, 0, 26;
L_0x5583b516fbc0 .concat [ 2 26 4 0], L_0x7fcf237360a8, L_0x5583b516fa10, L_0x5583b516f920;
L_0x5583b516fd90 .part v0x5583b5158970_0, 15, 1;
LS_0x5583b516fe30_0_0 .concat [ 1 1 1 1], L_0x5583b516fd90, L_0x5583b516fd90, L_0x5583b516fd90, L_0x5583b516fd90;
LS_0x5583b516fe30_0_4 .concat [ 1 1 1 1], L_0x5583b516fd90, L_0x5583b516fd90, L_0x5583b516fd90, L_0x5583b516fd90;
LS_0x5583b516fe30_0_8 .concat [ 1 1 1 1], L_0x5583b516fd90, L_0x5583b516fd90, L_0x5583b516fd90, L_0x5583b516fd90;
LS_0x5583b516fe30_0_12 .concat [ 1 1 1 1], L_0x5583b516fd90, L_0x5583b516fd90, L_0x5583b516fd90, L_0x5583b516fd90;
L_0x5583b516fe30 .concat [ 4 4 4 4], LS_0x5583b516fe30_0_0, LS_0x5583b516fe30_0_4, LS_0x5583b516fe30_0_8, LS_0x5583b516fe30_0_12;
L_0x5583b5170050 .part v0x5583b5158970_0, 0, 16;
L_0x5583b51700f0 .concat [ 16 16 0 0], L_0x5583b5170050, L_0x5583b516fe30;
L_0x5583b5170350 .concat [ 32 32 0 0], v0x5583b5157530_0, v0x5583b5157430_0;
L_0x5583b51703f0 .part v0x5583b5153c10_0, 32, 32;
L_0x5583b5170520 .part v0x5583b5153c10_0, 0, 32;
L_0x5583b5170610 .concat [ 5 5 0 0], L_0x5583b516f700, L_0x5583b516f5e0;
L_0x5583b51707a0 .part v0x5583b51543d0_0, 5, 5;
L_0x5583b5170870 .part v0x5583b51543d0_0, 0, 5;
L_0x5583b5170700 .part L_0x5583b51700f0, 0, 30;
L_0x5583b5170ac0 .concat [ 2 30 0 0], L_0x7fcf23736180, L_0x5583b5170700;
L_0x5583b5170cf0 .arith/sum 32, v0x5583b5159130_0, L_0x5583b5170ac0;
LS_0x5583b5170e30_0_0 .concat [ 1 1 2 1], v0x5583b514b800_0, v0x5583b514bfa0_0, v0x5583b514b700_0, v0x5583b514bbf0_0;
LS_0x5583b5170e30_0_4 .concat [ 1 1 1 0], v0x5583b514bcb0_0, v0x5583b514bb30_0, v0x5583b514bee0_0;
L_0x5583b5170e30 .concat [ 5 3 0 0], LS_0x5583b5170e30_0_0, LS_0x5583b5170e30_0_4;
L_0x5583b5171220 .part v0x5583b5153420_0, 7, 1;
L_0x5583b51712c0 .part v0x5583b5153420_0, 6, 1;
L_0x5583b5171490 .part v0x5583b5153420_0, 5, 1;
L_0x5583b5171530 .part v0x5583b5153420_0, 4, 1;
L_0x5583b51716c0 .part v0x5583b5153420_0, 2, 2;
L_0x5583b5171760 .part v0x5583b5153420_0, 1, 1;
L_0x5583b5171900 .part v0x5583b5153420_0, 0, 1;
L_0x5583b51719a0 .concat [ 1 1 0 0], v0x5583b514b960_0, v0x5583b514b8c0_0;
L_0x5583b5171bf0 .part v0x5583b514ab00_0, 1, 1;
L_0x5583b5171c90 .part v0x5583b514ab00_0, 0, 1;
L_0x5583b5171f00 .concat [ 1 1 1 1], L_0x5583b5171490, L_0x5583b51712c0, L_0x5583b5171530, L_0x5583b5171760;
L_0x5583b51720f0 .part v0x5583b5155410_0, 3, 1;
L_0x5583b5171d80 .part v0x5583b5155410_0, 2, 1;
L_0x5583b51722c0 .part v0x5583b5155410_0, 1, 1;
L_0x5583b51724f0 .part v0x5583b5155410_0, 0, 1;
L_0x5583b5172670 .functor MUXZ 32, v0x5583b515c0b0_0, v0x5583b5154bc0_0, L_0x5583b5171900, C4<>;
L_0x5583b5172950 .part v0x5583b5154bc0_0, 0, 6;
L_0x5583b51741e0 .concat [ 32 0 0 0], v0x5583b51489a0_0;
L_0x5583b51746c0 .part v0x5583b514e260_0, 0, 32;
L_0x5583b51747b0 .functor MUXZ 5, L_0x5583b51707a0, L_0x5583b5170870, L_0x5583b5171220, C4<>;
L_0x5583b5174b00 .concat [ 1 1 0 0], L_0x5583b5171c90, L_0x5583b5171bf0;
L_0x5583b5174c40 .part v0x5583b514b320_0, 1, 1;
L_0x5583b5174e60 .part v0x5583b514b320_0, 0, 1;
L_0x5583b5174f50 .concat [ 1 1 0 0], L_0x5583b5171d80, L_0x5583b51720f0;
L_0x5583b51751d0 .part v0x5583b5152c00_0, 1, 1;
L_0x5583b51752c0 .part v0x5583b5152c00_0, 0, 1;
L_0x5583b5175850 .part L_0x5583b51746c0, 2, 7;
L_0x5583b5175d50 .functor MUXZ 32, v0x5583b514ea90_0, v0x5583b51523f0_0, L_0x5583b5175c10, C4<>;
S_0x5583b5146ef0 .scope module, "alu1" "alu" 3 275, 4 6 0, S_0x5583b51469b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ctl";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /OUTPUT 1 "zero";
L_0x5583b50932c0 .functor XNOR 1, L_0x5583b5172da0, L_0x5583b5172ed0, C4<0>, C4<0>;
L_0x5583b50af690 .functor XOR 1, L_0x5583b5172f70, L_0x5583b51730a0, C4<0>, C4<0>;
L_0x5583b50af780 .functor AND 1, L_0x5583b50932c0, L_0x5583b50af690, C4<1>, C4<1>;
L_0x5583b50b1b70 .functor XNOR 1, L_0x5583b5173550, L_0x5583b5173650, C4<0>, C4<0>;
L_0x5583b50b1a60 .functor XOR 1, L_0x5583b5173740, L_0x5583b51738a0, C4<0>, C4<0>;
L_0x5583b51739e0 .functor AND 1, L_0x5583b50b1b70, L_0x5583b50b1a60, C4<1>, C4<1>;
L_0x5583b5173830 .functor NOT 1, L_0x5583b5174140, C4<0>, C4<0>, C4<0>;
L_0x7fcf23736378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5583b511a660_0 .net/2u *"_s0", 31 0, L_0x7fcf23736378;  1 drivers
v0x5583b5123c90_0 .net *"_s11", 0 0, L_0x5583b5172ed0;  1 drivers
v0x5583b511d6f0_0 .net *"_s12", 0 0, L_0x5583b50932c0;  1 drivers
v0x5583b51083a0_0 .net *"_s15", 0 0, L_0x5583b5172f70;  1 drivers
v0x5583b511eb40_0 .net *"_s17", 0 0, L_0x5583b51730a0;  1 drivers
v0x5583b5147240_0 .net *"_s18", 0 0, L_0x5583b50af690;  1 drivers
v0x5583b5147300_0 .net *"_s20", 0 0, L_0x5583b50af780;  1 drivers
L_0x7fcf237363c0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5583b51473c0_0 .net/2s *"_s22", 1 0, L_0x7fcf237363c0;  1 drivers
L_0x7fcf23736408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5583b51474a0_0 .net/2s *"_s24", 1 0, L_0x7fcf23736408;  1 drivers
v0x5583b5147580_0 .net *"_s26", 1 0, L_0x5583b5173280;  1 drivers
v0x5583b5147660_0 .net *"_s31", 0 0, L_0x5583b5173550;  1 drivers
v0x5583b5147740_0 .net *"_s33", 0 0, L_0x5583b5173650;  1 drivers
v0x5583b5147820_0 .net *"_s34", 0 0, L_0x5583b50b1b70;  1 drivers
v0x5583b51478e0_0 .net *"_s37", 0 0, L_0x5583b5173740;  1 drivers
v0x5583b51479c0_0 .net *"_s39", 0 0, L_0x5583b51738a0;  1 drivers
v0x5583b5147aa0_0 .net *"_s40", 0 0, L_0x5583b50b1a60;  1 drivers
v0x5583b5147b60_0 .net *"_s42", 0 0, L_0x5583b51739e0;  1 drivers
L_0x7fcf23736450 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5583b5147c20_0 .net/2s *"_s44", 1 0, L_0x7fcf23736450;  1 drivers
L_0x7fcf23736498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5583b5147d00_0 .net/2s *"_s46", 1 0, L_0x7fcf23736498;  1 drivers
v0x5583b5147de0_0 .net *"_s48", 1 0, L_0x5583b5173b30;  1 drivers
L_0x7fcf237364e0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x5583b5147ec0_0 .net/2u *"_s52", 3 0, L_0x7fcf237364e0;  1 drivers
v0x5583b5147fa0_0 .net *"_s54", 0 0, L_0x5583b5173e30;  1 drivers
v0x5583b5148060_0 .net *"_s59", 0 0, L_0x5583b5174140;  1 drivers
v0x5583b5148140_0 .net *"_s60", 0 0, L_0x5583b5173830;  1 drivers
v0x5583b5148220_0 .net *"_s63", 0 0, L_0x5583b51742d0;  1 drivers
v0x5583b5148300_0 .net *"_s9", 0 0, L_0x5583b5172da0;  1 drivers
v0x5583b51483e0_0 .net "a", 31 0, v0x5583b515c010_0;  1 drivers
v0x5583b51484c0_0 .net "add_ab", 31 0, L_0x5583b5172c70;  1 drivers
v0x5583b51485a0_0 .net "b", 31 0, L_0x5583b5172670;  alias, 1 drivers
v0x5583b5148680_0 .net "ctl", 3 0, v0x5583b5149160_0;  alias, 1 drivers
v0x5583b5148760_0 .net "oflow", 0 0, L_0x5583b5173fb0;  1 drivers
v0x5583b5148820_0 .net "oflow_add", 0 0, L_0x5583b5173460;  1 drivers
v0x5583b51488e0_0 .net "oflow_sub", 0 0, L_0x5583b5173d40;  1 drivers
v0x5583b51489a0_0 .var "out", 31 0;
v0x5583b5148a80_0 .net "slt", 0 0, L_0x5583b5174370;  1 drivers
v0x5583b5148b40_0 .net "sub_ab", 31 0, L_0x5583b5172b80;  1 drivers
v0x5583b5148c20_0 .net "zero", 0 0, L_0x5583b5172a40;  alias, 1 drivers
E_0x5583b5147080/0 .event edge, v0x5583b5148680_0, v0x5583b51484c0_0, v0x5583b51483e0_0, v0x5583b51485a0_0;
E_0x5583b5147080/1 .event edge, v0x5583b5148a80_0, v0x5583b5148b40_0;
E_0x5583b5147080 .event/or E_0x5583b5147080/0, E_0x5583b5147080/1;
L_0x5583b5172a40 .cmp/eq 32, L_0x7fcf23736378, v0x5583b51489a0_0;
L_0x5583b5172b80 .arith/sub 32, v0x5583b515c010_0, L_0x5583b5172670;
L_0x5583b5172c70 .arith/sum 32, v0x5583b515c010_0, L_0x5583b5172670;
L_0x5583b5172da0 .part v0x5583b515c010_0, 31, 1;
L_0x5583b5172ed0 .part L_0x5583b5172670, 31, 1;
L_0x5583b5172f70 .part L_0x5583b5172c70, 31, 1;
L_0x5583b51730a0 .part v0x5583b515c010_0, 31, 1;
L_0x5583b5173280 .functor MUXZ 2, L_0x7fcf23736408, L_0x7fcf237363c0, L_0x5583b50af780, C4<>;
L_0x5583b5173460 .part L_0x5583b5173280, 0, 1;
L_0x5583b5173550 .part v0x5583b515c010_0, 31, 1;
L_0x5583b5173650 .part L_0x5583b5172670, 31, 1;
L_0x5583b5173740 .part L_0x5583b5172b80, 31, 1;
L_0x5583b51738a0 .part v0x5583b515c010_0, 31, 1;
L_0x5583b5173b30 .functor MUXZ 2, L_0x7fcf23736498, L_0x7fcf23736450, L_0x5583b51739e0, C4<>;
L_0x5583b5173d40 .part L_0x5583b5173b30, 0, 1;
L_0x5583b5173e30 .cmp/eq 4, v0x5583b5149160_0, L_0x7fcf237364e0;
L_0x5583b5173fb0 .functor MUXZ 1, L_0x5583b5173d40, L_0x5583b5173460, L_0x5583b5173e30, C4<>;
L_0x5583b5174140 .part v0x5583b515c010_0, 31, 1;
L_0x5583b51742d0 .part v0x5583b515c010_0, 31, 1;
L_0x5583b5174370 .functor MUXZ 1, L_0x5583b51742d0, L_0x5583b5173830, L_0x5583b5173d40, C4<>;
S_0x5583b5148d80 .scope module, "alu_ctl1" "alu_control" 3 264, 5 4 0, S_0x5583b51469b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct";
    .port_info 1 /INPUT 2 "aluop";
    .port_info 2 /OUTPUT 4 "aluctl";
v0x5583b5149060_0 .var "_funct", 3 0;
v0x5583b5149160_0 .var "aluctl", 3 0;
v0x5583b5149220_0 .net "aluop", 1 0, L_0x5583b51716c0;  alias, 1 drivers
v0x5583b51492c0_0 .net "funct", 5 0, L_0x5583b5172950;  alias, 1 drivers
E_0x5583b5148f80 .event edge, v0x5583b5149220_0, v0x5583b5149060_0;
E_0x5583b5149000 .event edge, v0x5583b51492c0_0;
S_0x5583b5149420 .scope module, "baddr_s2_s3" "regr" 3 230, 6 31 0, S_0x5583b51469b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x5583b5149600 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x5583b5149760_0 .net "clear", 0 0, v0x5583b515bc50_0;  1 drivers
v0x5583b5149820_0 .net "clk", 0 0, v0x5583b5125580_0;  alias, 1 drivers
L_0x7fcf23736258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5583b5149910_0 .net "hold", 0 0, L_0x7fcf23736258;  1 drivers
v0x5583b51499e0_0 .net "in", 31 0, L_0x5583b5170cf0;  alias, 1 drivers
v0x5583b5149a80_0 .var "out", 31 0;
E_0x5583b5149700 .event posedge, v0x5583b5125580_0;
S_0x5583b5149c50 .scope module, "baddr_s3_s4" "regr" 3 313, 6 31 0, S_0x5583b51469b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x5583b5149e30 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x5583b5149f80_0 .net "clear", 0 0, v0x5583b515bcf0_0;  1 drivers
v0x5583b514a060_0 .net "clk", 0 0, v0x5583b5125580_0;  alias, 1 drivers
L_0x7fcf237366d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5583b514a170_0 .net "hold", 0 0, L_0x7fcf237366d8;  1 drivers
v0x5583b514a210_0 .net "in", 31 0, v0x5583b5149a80_0;  alias, 1 drivers
v0x5583b514a2e0_0 .var "out", 31 0;
S_0x5583b514a490 .scope module, "branch_s2_s3" "regr" 3 225, 6 31 0, S_0x5583b51469b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 2 "in";
    .port_info 4 /OUTPUT 2 "out";
P_0x5583b514a6c0 .param/l "N" 0 6 38, +C4<00000000000000000000000000000010>;
v0x5583b514a7e0_0 .net "clear", 0 0, v0x5583b515bc50_0;  alias, 1 drivers
v0x5583b514a8d0_0 .net "clk", 0 0, v0x5583b5125580_0;  alias, 1 drivers
L_0x7fcf23736210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5583b514a970_0 .net "hold", 0 0, L_0x7fcf23736210;  1 drivers
v0x5583b514aa40_0 .net "in", 1 0, L_0x5583b51719a0;  1 drivers
v0x5583b514ab00_0 .var "out", 1 0;
S_0x5583b514acd0 .scope module, "branch_s3_s4" "regr" 3 308, 6 31 0, S_0x5583b51469b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 2 "in";
    .port_info 4 /OUTPUT 2 "out";
P_0x5583b514aeb0 .param/l "N" 0 6 38, +C4<00000000000000000000000000000010>;
v0x5583b514b000_0 .net "clear", 0 0, v0x5583b515bcf0_0;  alias, 1 drivers
v0x5583b514b0f0_0 .net "clk", 0 0, v0x5583b5125580_0;  alias, 1 drivers
L_0x7fcf23736690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5583b514b190_0 .net "hold", 0 0, L_0x7fcf23736690;  1 drivers
v0x5583b514b260_0 .net "in", 1 0, L_0x5583b5174b00;  1 drivers
v0x5583b514b320_0 .var "out", 1 0;
S_0x5583b514b4a0 .scope module, "ctl1" "control" 3 194, 7 4 0, S_0x5583b51469b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "branch_eq";
    .port_info 2 /OUTPUT 1 "branch_ne";
    .port_info 3 /OUTPUT 2 "aluop";
    .port_info 4 /OUTPUT 1 "memread";
    .port_info 5 /OUTPUT 1 "memwrite";
    .port_info 6 /OUTPUT 1 "memtoreg";
    .port_info 7 /OUTPUT 1 "regdst";
    .port_info 8 /OUTPUT 1 "regwrite";
    .port_info 9 /OUTPUT 1 "alusrc";
    .port_info 10 /OUTPUT 1 "jump";
v0x5583b514b700_0 .var "aluop", 1 0;
v0x5583b514b800_0 .var "alusrc", 0 0;
v0x5583b514b8c0_0 .var "branch_eq", 0 0;
v0x5583b514b960_0 .var "branch_ne", 0 0;
v0x5583b514ba20_0 .var "jump", 0 0;
v0x5583b514bb30_0 .var "memread", 0 0;
v0x5583b514bbf0_0 .var "memtoreg", 0 0;
v0x5583b514bcb0_0 .var "memwrite", 0 0;
v0x5583b514bd70_0 .net "opcode", 5 0, L_0x5583b516f400;  alias, 1 drivers
v0x5583b514bee0_0 .var "regdst", 0 0;
v0x5583b514bfa0_0 .var "regwrite", 0 0;
E_0x5583b514b680 .event edge, v0x5583b514bd70_0;
S_0x5583b514c1c0 .scope module, "dm1" "dm" 3 336, 8 21 0, S_0x5583b51469b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 7 "addr";
    .port_info 2 /INPUT 1 "rd";
    .port_info 3 /INPUT 1 "wr";
    .port_info 4 /INPUT 32 "wdata";
    .port_info 5 /OUTPUT 32 "rdata";
P_0x5583b514c350 .param/l "NMEM" 0 8 28, +C4<00000000000000000000000000010100>;
P_0x5583b514c390 .param/str "RM_DATA" 0 8 30, "dm_data.txt";
v0x5583b514c610_0 .net *"_s0", 31 0, L_0x5583b5175550;  1 drivers
v0x5583b514c710_0 .net *"_s2", 8 0, L_0x5583b51755f0;  1 drivers
L_0x7fcf23736840 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5583b514c7f0_0 .net *"_s5", 1 0, L_0x7fcf23736840;  1 drivers
v0x5583b514c8e0_0 .net "addr", 6 0, L_0x5583b5175850;  1 drivers
v0x5583b514c9c0_0 .net "clk", 0 0, v0x5583b5125580_0;  alias, 1 drivers
v0x5583b514cab0 .array "mem", 127 0, 31 0;
v0x5583b514cb70_0 .net "rd", 0 0, L_0x5583b51722c0;  alias, 1 drivers
v0x5583b514cc30_0 .net "rdata", 31 0, L_0x5583b5175760;  alias, 1 drivers
v0x5583b514cd10_0 .net "wdata", 31 0, v0x5583b514f2a0_0;  alias, 1 drivers
v0x5583b514cdf0_0 .net "wr", 0 0, L_0x5583b51724f0;  alias, 1 drivers
L_0x5583b5175550 .array/port v0x5583b514cab0, L_0x5583b51755f0;
L_0x5583b51755f0 .concat [ 7 2 0 0], L_0x5583b5175850, L_0x7fcf23736840;
L_0x5583b5175760 .functor MUXZ 32, L_0x5583b5175550, v0x5583b514f2a0_0, L_0x5583b51724f0, C4<>;
S_0x5583b514cfb0 .scope module, "im1" "im" 3 122, 9 24 0, S_0x5583b51469b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /OUTPUT 32 "data";
P_0x5583b514d1d0 .param/str "IM_DATA" 0 9 31, "examples_binary/ex_M1_plus_M2_to_M3.txt";
P_0x5583b514d210 .param/l "NMEM" 0 9 29, +C4<00000000000000000000000000010100>;
L_0x5583b50964f0 .functor BUFZ 32, L_0x5583b516f0c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5583b514d4d0_0 .net *"_s0", 31 0, L_0x5583b516f0c0;  1 drivers
v0x5583b514d5d0_0 .net *"_s3", 6 0, L_0x5583b516f180;  1 drivers
v0x5583b514d6b0_0 .net *"_s4", 8 0, L_0x5583b516f220;  1 drivers
L_0x7fcf23736060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5583b514d7a0_0 .net *"_s7", 1 0, L_0x7fcf23736060;  1 drivers
v0x5583b514d880_0 .net "addr", 31 0, v0x5583b515d0e0_0;  1 drivers
v0x5583b514d960_0 .net "clk", 0 0, v0x5583b5125580_0;  alias, 1 drivers
v0x5583b514da00_0 .net "data", 31 0, L_0x5583b50964f0;  alias, 1 drivers
v0x5583b514dae0 .array "mem", 127 0, 31 0;
L_0x5583b516f0c0 .array/port v0x5583b514dae0, L_0x5583b516f220;
L_0x5583b516f180 .part v0x5583b515d0e0_0, 2, 7;
L_0x5583b516f220 .concat [ 7 2 0 0], L_0x5583b516f180, L_0x7fcf23736060;
S_0x5583b514dc20 .scope module, "reg_alurslt" "regr" 3 283, 6 31 0, S_0x5583b51469b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x5583b514de00 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x5583b514df50_0 .net "clear", 0 0, v0x5583b515bcf0_0;  alias, 1 drivers
v0x5583b514e040_0 .net "clk", 0 0, v0x5583b5125580_0;  alias, 1 drivers
L_0x7fcf237365b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5583b514e100_0 .net "hold", 0 0, L_0x7fcf237365b8;  1 drivers
v0x5583b514e1a0_0 .net "in", 31 0, L_0x5583b51741e0;  1 drivers
v0x5583b514e260_0 .var "out", 31 0;
S_0x5583b514e430 .scope module, "reg_alurslt_s4" "regr" 3 346, 6 31 0, S_0x5583b51469b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x5583b514e610 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
L_0x7fcf23736918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5583b514e760_0 .net "clear", 0 0, L_0x7fcf23736918;  1 drivers
v0x5583b514e840_0 .net "clk", 0 0, v0x5583b5125580_0;  alias, 1 drivers
L_0x7fcf23736960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5583b514e900_0 .net "hold", 0 0, L_0x7fcf23736960;  1 drivers
v0x5583b514e9d0_0 .net "in", 31 0, L_0x5583b51746c0;  alias, 1 drivers
v0x5583b514ea90_0 .var "out", 31 0;
S_0x5583b514ec60 .scope module, "reg_data2_s3" "regr" 3 296, 6 31 0, S_0x5583b51469b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x5583b514ee40 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x5583b514ef90_0 .net "clear", 0 0, v0x5583b515bcf0_0;  alias, 1 drivers
v0x5583b514f050_0 .net "clk", 0 0, v0x5583b5125580_0;  alias, 1 drivers
L_0x7fcf23736600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5583b514f110_0 .net "hold", 0 0, L_0x7fcf23736600;  1 drivers
v0x5583b514f1e0_0 .net "in", 31 0, v0x5583b515c0b0_0;  1 drivers
v0x5583b514f2a0_0 .var "out", 31 0;
S_0x5583b514f460 .scope module, "reg_jaddr_s3" "regr" 3 239, 6 31 0, S_0x5583b51469b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x5583b514f640 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x5583b514f790_0 .net "clear", 0 0, v0x5583b515bc50_0;  alias, 1 drivers
v0x5583b514f8a0_0 .net "clk", 0 0, v0x5583b5125580_0;  alias, 1 drivers
L_0x7fcf237362e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5583b514f960_0 .net "hold", 0 0, L_0x7fcf237362e8;  1 drivers
v0x5583b514fa00_0 .net "in", 31 0, L_0x5583b516fbc0;  alias, 1 drivers
v0x5583b514fac0_0 .var "out", 31 0;
S_0x5583b514fc90 .scope module, "reg_jaddr_s4" "regr" 3 322, 6 31 0, S_0x5583b51469b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x5583b514fe70 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x5583b514ffc0_0 .net "clear", 0 0, v0x5583b515bcf0_0;  alias, 1 drivers
v0x5583b5150080_0 .net "clk", 0 0, v0x5583b5125580_0;  alias, 1 drivers
L_0x7fcf23736768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5583b5150140_0 .net "hold", 0 0, L_0x7fcf23736768;  1 drivers
v0x5583b5150210_0 .net "in", 31 0, v0x5583b514fac0_0;  alias, 1 drivers
v0x5583b51502e0_0 .var "out", 31 0;
S_0x5583b5150440 .scope module, "reg_jump_s3" "regr" 3 234, 6 31 0, S_0x5583b51469b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 1 "in";
    .port_info 4 /OUTPUT 1 "out";
P_0x5583b5150620 .param/l "N" 0 6 38, +C4<00000000000000000000000000000001>;
v0x5583b5150770_0 .net "clear", 0 0, v0x5583b515bc50_0;  alias, 1 drivers
v0x5583b5150830_0 .net "clk", 0 0, v0x5583b5125580_0;  alias, 1 drivers
L_0x7fcf237362a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5583b51508f0_0 .net "hold", 0 0, L_0x7fcf237362a0;  1 drivers
v0x5583b51509c0_0 .net "in", 0 0, v0x5583b514ba20_0;  alias, 1 drivers
v0x5583b5150a90_0 .var "out", 0 0;
S_0x5583b5150c40 .scope module, "reg_jump_s4" "regr" 3 317, 6 31 0, S_0x5583b51469b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 1 "in";
    .port_info 4 /OUTPUT 1 "out";
P_0x5583b5150e20 .param/l "N" 0 6 38, +C4<00000000000000000000000000000001>;
v0x5583b5150f70_0 .net "clear", 0 0, v0x5583b515bcf0_0;  alias, 1 drivers
v0x5583b5151030_0 .net "clk", 0 0, v0x5583b5125580_0;  alias, 1 drivers
L_0x7fcf23736720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5583b51510f0_0 .net "hold", 0 0, L_0x7fcf23736720;  1 drivers
v0x5583b51511c0_0 .net "in", 0 0, v0x5583b5150a90_0;  alias, 1 drivers
v0x5583b5151290_0 .var "out", 0 0;
S_0x5583b5151440 .scope module, "reg_pc4_s2" "regr" 3 179, 6 31 0, S_0x5583b51469b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x5583b5151730 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
L_0x7fcf23736138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5583b5151880_0 .net "clear", 0 0, L_0x7fcf23736138;  1 drivers
v0x5583b5151960_0 .net "clk", 0 0, v0x5583b5125580_0;  alias, 1 drivers
v0x5583b5151a20_0 .net "hold", 0 0, v0x5583b515e740_0;  1 drivers
v0x5583b5151af0_0 .net "in", 31 0, v0x5583b5159130_0;  alias, 1 drivers
v0x5583b5151bb0_0 .var "out", 31 0;
S_0x5583b5151d80 .scope module, "reg_rdata_s4" "regr" 3 340, 6 31 0, S_0x5583b51469b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x5583b5151f60 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
L_0x7fcf23736888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5583b51520b0_0 .net "clear", 0 0, L_0x7fcf23736888;  1 drivers
v0x5583b5152190_0 .net "clk", 0 0, v0x5583b5125580_0;  alias, 1 drivers
L_0x7fcf237368d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5583b5152250_0 .net "hold", 0 0, L_0x7fcf237368d0;  1 drivers
v0x5583b5152320_0 .net "in", 31 0, L_0x5583b5175760;  alias, 1 drivers
v0x5583b51523f0_0 .var "out", 31 0;
S_0x5583b51525a0 .scope module, "reg_regwrite_s4" "regr" 3 330, 6 31 0, S_0x5583b51469b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 2 "in";
    .port_info 4 /OUTPUT 2 "out";
P_0x5583b5152780 .param/l "N" 0 6 38, +C4<00000000000000000000000000000010>;
L_0x7fcf237367b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5583b51528d0_0 .net "clear", 0 0, L_0x7fcf237367b0;  1 drivers
v0x5583b51529b0_0 .net "clk", 0 0, v0x5583b5125580_0;  alias, 1 drivers
L_0x7fcf237367f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5583b5152a70_0 .net "hold", 0 0, L_0x7fcf237367f8;  1 drivers
v0x5583b5152b40_0 .net "in", 1 0, L_0x5583b5174f50;  1 drivers
v0x5583b5152c00_0 .var "out", 1 0;
S_0x5583b5152dd0 .scope module, "reg_s2_control" "regr" 3 218, 6 31 0, S_0x5583b51469b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 8 "in";
    .port_info 4 /OUTPUT 8 "out";
P_0x5583b5152fb0 .param/l "N" 0 6 38, +C4<00000000000000000000000000001000>;
v0x5583b5153100_0 .net "clear", 0 0, v0x5583b515e740_0;  alias, 1 drivers
v0x5583b51531f0_0 .net "clk", 0 0, v0x5583b5125580_0;  alias, 1 drivers
L_0x7fcf237361c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5583b5153290_0 .net "hold", 0 0, L_0x7fcf237361c8;  1 drivers
v0x5583b5153360_0 .net "in", 7 0, L_0x5583b5170e30;  1 drivers
v0x5583b5153420_0 .var "out", 7 0;
S_0x5583b51535f0 .scope module, "reg_s2_mem" "regr" 3 164, 6 31 0, S_0x5583b51469b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 64 "in";
    .port_info 4 /OUTPUT 64 "out";
P_0x5583b51537d0 .param/l "N" 0 6 38, +C4<00000000000000000000000001000000>;
v0x5583b5153920_0 .net "clear", 0 0, v0x5583b515bc50_0;  alias, 1 drivers
v0x5583b51539e0_0 .net "clk", 0 0, v0x5583b5125580_0;  alias, 1 drivers
v0x5583b5153aa0_0 .net "hold", 0 0, v0x5583b515e740_0;  alias, 1 drivers
v0x5583b5153b70_0 .net "in", 63 0, L_0x5583b5170350;  1 drivers
v0x5583b5153c10_0 .var "out", 63 0;
S_0x5583b5153de0 .scope module, "reg_s2_rt_rd" "regr" 3 174, 6 31 0, S_0x5583b51469b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 10 "in";
    .port_info 4 /OUTPUT 10 "out";
P_0x5583b5153fc0 .param/l "N" 0 6 38, +C4<00000000000000000000000000001010>;
v0x5583b51540e0_0 .net "clear", 0 0, v0x5583b515bc50_0;  alias, 1 drivers
v0x5583b51541a0_0 .net "clk", 0 0, v0x5583b5125580_0;  alias, 1 drivers
v0x5583b5154260_0 .net "hold", 0 0, v0x5583b515e740_0;  alias, 1 drivers
v0x5583b5154330_0 .net "in", 9 0, L_0x5583b5170610;  1 drivers
v0x5583b51543d0_0 .var "out", 9 0;
S_0x5583b51545a0 .scope module, "reg_s2_seimm" "regr" 3 172, 6 31 0, S_0x5583b51469b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x5583b5154780 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x5583b51548d0_0 .net "clear", 0 0, v0x5583b515bc50_0;  alias, 1 drivers
v0x5583b5154990_0 .net "clk", 0 0, v0x5583b5125580_0;  alias, 1 drivers
v0x5583b5154a50_0 .net "hold", 0 0, v0x5583b515e740_0;  alias, 1 drivers
v0x5583b5154b20_0 .net "in", 31 0, L_0x5583b51700f0;  alias, 1 drivers
v0x5583b5154bc0_0 .var "out", 31 0;
S_0x5583b5154d40 .scope module, "reg_s3" "regr" 3 250, 6 31 0, S_0x5583b51469b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 4 "in";
    .port_info 4 /OUTPUT 4 "out";
P_0x5583b5154f20 .param/l "N" 0 6 38, +C4<00000000000000000000000000000100>;
v0x5583b5155100_0 .net "clear", 0 0, v0x5583b515bc50_0;  alias, 1 drivers
v0x5583b51551c0_0 .net "clk", 0 0, v0x5583b5125580_0;  alias, 1 drivers
L_0x7fcf23736330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5583b5155280_0 .net "hold", 0 0, L_0x7fcf23736330;  1 drivers
v0x5583b5155350_0 .net "in", 3 0, L_0x5583b5171f00;  1 drivers
v0x5583b5155410_0 .var "out", 3 0;
S_0x5583b51555e0 .scope module, "reg_wrreg" "regr" 3 304, 6 31 0, S_0x5583b51469b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 5 "in";
    .port_info 4 /OUTPUT 5 "out";
P_0x5583b51557c0 .param/l "N" 0 6 38, +C4<00000000000000000000000000000101>;
v0x5583b5155910_0 .net "clear", 0 0, v0x5583b515bcf0_0;  alias, 1 drivers
v0x5583b51559d0_0 .net "clk", 0 0, v0x5583b5125580_0;  alias, 1 drivers
L_0x7fcf23736648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5583b5155a90_0 .net "hold", 0 0, L_0x7fcf23736648;  1 drivers
v0x5583b5155b60_0 .net "in", 4 0, L_0x5583b51747b0;  alias, 1 drivers
v0x5583b5155c20_0 .var "out", 4 0;
S_0x5583b5155df0 .scope module, "reg_wrreg_s4" "regr" 3 351, 6 31 0, S_0x5583b51469b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 5 "in";
    .port_info 4 /OUTPUT 5 "out";
P_0x5583b5155fd0 .param/l "N" 0 6 38, +C4<00000000000000000000000000000101>;
L_0x7fcf237369a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5583b5156120_0 .net "clear", 0 0, L_0x7fcf237369a8;  1 drivers
v0x5583b5156200_0 .net "clk", 0 0, v0x5583b5125580_0;  alias, 1 drivers
L_0x7fcf237369f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5583b51562c0_0 .net "hold", 0 0, L_0x7fcf237369f0;  1 drivers
v0x5583b5156390_0 .net "in", 4 0, v0x5583b5155c20_0;  alias, 1 drivers
v0x5583b5156460_0 .var "out", 4 0;
S_0x5583b5156610 .scope module, "reg_zero_s3_s4" "regr" 3 278, 6 31 0, S_0x5583b51469b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 1 "in";
    .port_info 4 /OUTPUT 1 "out";
P_0x5583b51567f0 .param/l "N" 0 6 38, +C4<00000000000000000000000000000001>;
L_0x7fcf23736528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5583b5156940_0 .net "clear", 0 0, L_0x7fcf23736528;  1 drivers
v0x5583b5156a20_0 .net "clk", 0 0, v0x5583b5125580_0;  alias, 1 drivers
L_0x7fcf23736570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5583b5156ae0_0 .net "hold", 0 0, L_0x7fcf23736570;  1 drivers
v0x5583b5156bb0_0 .net "in", 0 0, L_0x5583b5172a40;  alias, 1 drivers
v0x5583b5156c80_0 .var "out", 0 0;
S_0x5583b5156e30 .scope module, "regm1" "regm" 3 152, 10 27 0, S_0x5583b51469b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "read1";
    .port_info 2 /INPUT 5 "read2";
    .port_info 3 /OUTPUT 32 "data1";
    .port_info 4 /OUTPUT 32 "data2";
    .port_info 5 /INPUT 1 "regwrite";
    .port_info 6 /INPUT 5 "wrreg";
    .port_info 7 /INPUT 32 "wrdata";
P_0x5583b5154fc0 .param/l "NMEM" 0 10 35, +C4<00000000000000000000000000010100>;
P_0x5583b5155000 .param/str "RM_DATA" 0 10 37, "rm_data.txt";
v0x5583b5157430_0 .var "_data1", 31 0;
v0x5583b5157530_0 .var "_data2", 31 0;
v0x5583b5157610_0 .net "clk", 0 0, v0x5583b5125580_0;  alias, 1 drivers
v0x5583b51576e0_0 .net "data1", 31 0, v0x5583b5157430_0;  alias, 1 drivers
v0x5583b51577a0_0 .net "data2", 31 0, v0x5583b5157530_0;  alias, 1 drivers
v0x5583b51578d0 .array "mem", 31 0, 31 0;
v0x5583b5157d90_0 .net "read1", 4 0, L_0x5583b516f540;  alias, 1 drivers
v0x5583b5157e70_0 .net "read2", 4 0, L_0x5583b516f5e0;  alias, 1 drivers
v0x5583b5157f50_0 .net "regwrite", 0 0, L_0x5583b51751d0;  alias, 1 drivers
v0x5583b5158010_0 .net "wrdata", 31 0, L_0x5583b5175d50;  alias, 1 drivers
v0x5583b51580f0_0 .net "wrreg", 4 0, v0x5583b5156460_0;  alias, 1 drivers
E_0x5583b514d300/0 .event edge, v0x5583b5157e70_0, v0x5583b5156460_0, v0x5583b5157f50_0, v0x5583b5158010_0;
v0x5583b51578d0_0 .array/port v0x5583b51578d0, 0;
v0x5583b51578d0_1 .array/port v0x5583b51578d0, 1;
v0x5583b51578d0_2 .array/port v0x5583b51578d0, 2;
v0x5583b51578d0_3 .array/port v0x5583b51578d0, 3;
E_0x5583b514d300/1 .event edge, v0x5583b51578d0_0, v0x5583b51578d0_1, v0x5583b51578d0_2, v0x5583b51578d0_3;
v0x5583b51578d0_4 .array/port v0x5583b51578d0, 4;
v0x5583b51578d0_5 .array/port v0x5583b51578d0, 5;
v0x5583b51578d0_6 .array/port v0x5583b51578d0, 6;
v0x5583b51578d0_7 .array/port v0x5583b51578d0, 7;
E_0x5583b514d300/2 .event edge, v0x5583b51578d0_4, v0x5583b51578d0_5, v0x5583b51578d0_6, v0x5583b51578d0_7;
v0x5583b51578d0_8 .array/port v0x5583b51578d0, 8;
v0x5583b51578d0_9 .array/port v0x5583b51578d0, 9;
v0x5583b51578d0_10 .array/port v0x5583b51578d0, 10;
v0x5583b51578d0_11 .array/port v0x5583b51578d0, 11;
E_0x5583b514d300/3 .event edge, v0x5583b51578d0_8, v0x5583b51578d0_9, v0x5583b51578d0_10, v0x5583b51578d0_11;
v0x5583b51578d0_12 .array/port v0x5583b51578d0, 12;
v0x5583b51578d0_13 .array/port v0x5583b51578d0, 13;
v0x5583b51578d0_14 .array/port v0x5583b51578d0, 14;
v0x5583b51578d0_15 .array/port v0x5583b51578d0, 15;
E_0x5583b514d300/4 .event edge, v0x5583b51578d0_12, v0x5583b51578d0_13, v0x5583b51578d0_14, v0x5583b51578d0_15;
v0x5583b51578d0_16 .array/port v0x5583b51578d0, 16;
v0x5583b51578d0_17 .array/port v0x5583b51578d0, 17;
v0x5583b51578d0_18 .array/port v0x5583b51578d0, 18;
v0x5583b51578d0_19 .array/port v0x5583b51578d0, 19;
E_0x5583b514d300/5 .event edge, v0x5583b51578d0_16, v0x5583b51578d0_17, v0x5583b51578d0_18, v0x5583b51578d0_19;
v0x5583b51578d0_20 .array/port v0x5583b51578d0, 20;
v0x5583b51578d0_21 .array/port v0x5583b51578d0, 21;
v0x5583b51578d0_22 .array/port v0x5583b51578d0, 22;
v0x5583b51578d0_23 .array/port v0x5583b51578d0, 23;
E_0x5583b514d300/6 .event edge, v0x5583b51578d0_20, v0x5583b51578d0_21, v0x5583b51578d0_22, v0x5583b51578d0_23;
v0x5583b51578d0_24 .array/port v0x5583b51578d0, 24;
v0x5583b51578d0_25 .array/port v0x5583b51578d0, 25;
v0x5583b51578d0_26 .array/port v0x5583b51578d0, 26;
v0x5583b51578d0_27 .array/port v0x5583b51578d0, 27;
E_0x5583b514d300/7 .event edge, v0x5583b51578d0_24, v0x5583b51578d0_25, v0x5583b51578d0_26, v0x5583b51578d0_27;
v0x5583b51578d0_28 .array/port v0x5583b51578d0, 28;
v0x5583b51578d0_29 .array/port v0x5583b51578d0, 29;
v0x5583b51578d0_30 .array/port v0x5583b51578d0, 30;
v0x5583b51578d0_31 .array/port v0x5583b51578d0, 31;
E_0x5583b514d300/8 .event edge, v0x5583b51578d0_28, v0x5583b51578d0_29, v0x5583b51578d0_30, v0x5583b51578d0_31;
E_0x5583b514d300 .event/or E_0x5583b514d300/0, E_0x5583b514d300/1, E_0x5583b514d300/2, E_0x5583b514d300/3, E_0x5583b514d300/4, E_0x5583b514d300/5, E_0x5583b514d300/6, E_0x5583b514d300/7, E_0x5583b514d300/8;
E_0x5583b514c530/0 .event edge, v0x5583b5157d90_0, v0x5583b5156460_0, v0x5583b5157f50_0, v0x5583b5158010_0;
E_0x5583b514c530/1 .event edge, v0x5583b51578d0_0, v0x5583b51578d0_1, v0x5583b51578d0_2, v0x5583b51578d0_3;
E_0x5583b514c530/2 .event edge, v0x5583b51578d0_4, v0x5583b51578d0_5, v0x5583b51578d0_6, v0x5583b51578d0_7;
E_0x5583b514c530/3 .event edge, v0x5583b51578d0_8, v0x5583b51578d0_9, v0x5583b51578d0_10, v0x5583b51578d0_11;
E_0x5583b514c530/4 .event edge, v0x5583b51578d0_12, v0x5583b51578d0_13, v0x5583b51578d0_14, v0x5583b51578d0_15;
E_0x5583b514c530/5 .event edge, v0x5583b51578d0_16, v0x5583b51578d0_17, v0x5583b51578d0_18, v0x5583b51578d0_19;
E_0x5583b514c530/6 .event edge, v0x5583b51578d0_20, v0x5583b51578d0_21, v0x5583b51578d0_22, v0x5583b51578d0_23;
E_0x5583b514c530/7 .event edge, v0x5583b51578d0_24, v0x5583b51578d0_25, v0x5583b51578d0_26, v0x5583b51578d0_27;
E_0x5583b514c530/8 .event edge, v0x5583b51578d0_28, v0x5583b51578d0_29, v0x5583b51578d0_30, v0x5583b51578d0_31;
E_0x5583b514c530 .event/or E_0x5583b514c530/0, E_0x5583b514c530/1, E_0x5583b514c530/2, E_0x5583b514c530/3, E_0x5583b514c530/4, E_0x5583b514c530/5, E_0x5583b514c530/6, E_0x5583b514c530/7, E_0x5583b514c530/8;
S_0x5583b5158290 .scope module, "regr_im_s2" "regr" 3 123, 6 31 0, S_0x5583b51469b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x5583b5158420 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x5583b5158630_0 .net "clear", 0 0, v0x5583b515bb60_0;  1 drivers
v0x5583b5158710_0 .net "clk", 0 0, v0x5583b5125580_0;  alias, 1 drivers
v0x5583b51587d0_0 .net "hold", 0 0, v0x5583b515e740_0;  alias, 1 drivers
v0x5583b51588a0_0 .net "in", 31 0, L_0x5583b50964f0;  alias, 1 drivers
v0x5583b5158970_0 .var "out", 31 0;
S_0x5583b5158b00 .scope module, "regr_pc4_s2" "regr" 3 114, 6 31 0, S_0x5583b51469b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x5583b5158ce0 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x5583b5158e30_0 .net "clear", 0 0, v0x5583b515bb60_0;  alias, 1 drivers
v0x5583b5158f20_0 .net "clk", 0 0, v0x5583b5125580_0;  alias, 1 drivers
v0x5583b5158fc0_0 .net "hold", 0 0, v0x5583b515e740_0;  alias, 1 drivers
v0x5583b5159090_0 .net "in", 31 0, L_0x5583b516ef10;  alias, 1 drivers
v0x5583b5159130_0 .var "out", 31 0;
S_0x5583b51592f0 .scope module, "regr_s2_rs" "regr" 3 159, 6 31 0, S_0x5583b51469b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 5 "in";
    .port_info 4 /OUTPUT 5 "out";
P_0x5583b51594d0 .param/l "N" 0 6 38, +C4<00000000000000000000000000000101>;
L_0x7fcf237360f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5583b5159620_0 .net "clear", 0 0, L_0x7fcf237360f0;  1 drivers
v0x5583b5159700_0 .net "clk", 0 0, v0x5583b5125580_0;  alias, 1 drivers
v0x5583b51597c0_0 .net "hold", 0 0, v0x5583b515e740_0;  alias, 1 drivers
v0x5583b5159890_0 .net "in", 4 0, L_0x5583b516f540;  alias, 1 drivers
v0x5583b5159960_0 .var "out", 4 0;
    .scope S_0x5583b512b280;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583b5125580_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x5583b512b280;
T_1 ;
    %load/vec4 v0x5583b5125580_0;
    %inv;
    %store/vec4 v0x5583b511b9d0_0, 0, 1;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x5583b511b9d0_0;
    %store/vec4 v0x5583b5125580_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5583b5158b00;
T_2 ;
    %wait E_0x5583b5149700;
    %load/vec4 v0x5583b5158e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5583b5159130_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5583b5158fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x5583b5159130_0;
    %assign/vec4 v0x5583b5159130_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x5583b5159090_0;
    %assign/vec4 v0x5583b5159130_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5583b514cfb0;
T_3 ;
    %vpi_call 9 36 "$readmemh", P_0x5583b514d1d0, v0x5583b514dae0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000010011 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5583b5158290;
T_4 ;
    %wait E_0x5583b5149700;
    %load/vec4 v0x5583b5158630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5583b5158970_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5583b51587d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5583b5158970_0;
    %assign/vec4 v0x5583b5158970_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x5583b51588a0_0;
    %assign/vec4 v0x5583b5158970_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5583b5156e30;
T_5 ;
    %vpi_call 10 42 "$readmemh", P_0x5583b5155000, v0x5583b51578d0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000010011 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x5583b5156e30;
T_6 ;
    %end;
    .thread T_6;
    .scope S_0x5583b5156e30;
T_7 ;
    %wait E_0x5583b514c530;
    %load/vec4 v0x5583b5157d90_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5583b5157430_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5583b5157d90_0;
    %load/vec4 v0x5583b51580f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5583b5157f50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x5583b5158010_0;
    %store/vec4 v0x5583b5157430_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5583b5157d90_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5583b51578d0, 4;
    %store/vec4 v0x5583b5157430_0, 0, 32;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5583b5156e30;
T_8 ;
    %wait E_0x5583b514d300;
    %load/vec4 v0x5583b5157e70_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5583b5157530_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5583b5157e70_0;
    %load/vec4 v0x5583b51580f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5583b5157f50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5583b5158010_0;
    %store/vec4 v0x5583b5157530_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x5583b5157e70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5583b51578d0, 4;
    %store/vec4 v0x5583b5157530_0, 0, 32;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5583b5156e30;
T_9 ;
    %wait E_0x5583b5149700;
    %load/vec4 v0x5583b5157f50_0;
    %load/vec4 v0x5583b51580f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5583b5158010_0;
    %load/vec4 v0x5583b51580f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5583b51578d0, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5583b51592f0;
T_10 ;
    %wait E_0x5583b5149700;
    %load/vec4 v0x5583b5159620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5583b5159960_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5583b51597c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x5583b5159960_0;
    %assign/vec4 v0x5583b5159960_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x5583b5159890_0;
    %assign/vec4 v0x5583b5159960_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5583b51535f0;
T_11 ;
    %wait E_0x5583b5149700;
    %load/vec4 v0x5583b5153920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5583b5153c10_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5583b5153aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x5583b5153c10_0;
    %assign/vec4 v0x5583b5153c10_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x5583b5153b70_0;
    %assign/vec4 v0x5583b5153c10_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5583b51545a0;
T_12 ;
    %wait E_0x5583b5149700;
    %load/vec4 v0x5583b51548d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5583b5154bc0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5583b5154a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x5583b5154bc0_0;
    %assign/vec4 v0x5583b5154bc0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x5583b5154b20_0;
    %assign/vec4 v0x5583b5154bc0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5583b5153de0;
T_13 ;
    %wait E_0x5583b5149700;
    %load/vec4 v0x5583b51540e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5583b51543d0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5583b5154260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x5583b51543d0_0;
    %assign/vec4 v0x5583b51543d0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x5583b5154330_0;
    %assign/vec4 v0x5583b51543d0_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5583b5151440;
T_14 ;
    %wait E_0x5583b5149700;
    %load/vec4 v0x5583b5151880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5583b5151bb0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5583b5151a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x5583b5151bb0_0;
    %assign/vec4 v0x5583b5151bb0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x5583b5151af0_0;
    %assign/vec4 v0x5583b5151bb0_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5583b514b4a0;
T_15 ;
    %wait E_0x5583b514b680;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5583b514b700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583b514b800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583b514b8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583b514b960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583b514bb30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583b514bbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583b514bcb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5583b514bee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5583b514bfa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583b514ba20_0, 0;
    %load/vec4 v0x5583b514bd70_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %jmp T_15.7;
T_15.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5583b514bb30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583b514bee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5583b514bbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5583b514b700_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5583b514b800_0, 0;
    %jmp T_15.7;
T_15.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583b514bee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5583b514b700_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5583b514b800_0, 0;
    %jmp T_15.7;
T_15.2 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5583b514b700_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5583b514b700_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5583b514b8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583b514bfa0_0, 0;
    %jmp T_15.7;
T_15.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5583b514bcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5583b514b700_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5583b514b800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583b514bfa0_0, 0;
    %jmp T_15.7;
T_15.4 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5583b514b700_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5583b514b700_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5583b514b960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583b514bfa0_0, 0;
    %jmp T_15.7;
T_15.5 ;
    %jmp T_15.7;
T_15.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5583b514ba20_0, 0;
    %jmp T_15.7;
T_15.7 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5583b5152dd0;
T_16 ;
    %wait E_0x5583b5149700;
    %load/vec4 v0x5583b5153100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5583b5153420_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5583b5153290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x5583b5153420_0;
    %assign/vec4 v0x5583b5153420_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x5583b5153360_0;
    %assign/vec4 v0x5583b5153420_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5583b514a490;
T_17 ;
    %wait E_0x5583b5149700;
    %load/vec4 v0x5583b514a7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5583b514ab00_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5583b514a970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x5583b514ab00_0;
    %assign/vec4 v0x5583b514ab00_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x5583b514aa40_0;
    %assign/vec4 v0x5583b514ab00_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5583b5149420;
T_18 ;
    %wait E_0x5583b5149700;
    %load/vec4 v0x5583b5149760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5583b5149a80_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5583b5149910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x5583b5149a80_0;
    %assign/vec4 v0x5583b5149a80_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x5583b51499e0_0;
    %assign/vec4 v0x5583b5149a80_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5583b5150440;
T_19 ;
    %wait E_0x5583b5149700;
    %load/vec4 v0x5583b5150770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583b5150a90_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5583b51508f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x5583b5150a90_0;
    %assign/vec4 v0x5583b5150a90_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x5583b51509c0_0;
    %assign/vec4 v0x5583b5150a90_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5583b514f460;
T_20 ;
    %wait E_0x5583b5149700;
    %load/vec4 v0x5583b514f790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5583b514fac0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x5583b514f960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x5583b514fac0_0;
    %assign/vec4 v0x5583b514fac0_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x5583b514fa00_0;
    %assign/vec4 v0x5583b514fac0_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5583b5154d40;
T_21 ;
    %wait E_0x5583b5149700;
    %load/vec4 v0x5583b5155100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5583b5155410_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x5583b5155280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x5583b5155410_0;
    %assign/vec4 v0x5583b5155410_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x5583b5155350_0;
    %assign/vec4 v0x5583b5155410_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5583b5148d80;
T_22 ;
    %wait E_0x5583b5149000;
    %load/vec4 v0x5583b51492c0_0;
    %parti/s 4, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5583b5149060_0, 0, 4;
    %jmp T_22.7;
T_22.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5583b5149060_0, 0, 4;
    %jmp T_22.7;
T_22.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5583b5149060_0, 0, 4;
    %jmp T_22.7;
T_22.2 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5583b5149060_0, 0, 4;
    %jmp T_22.7;
T_22.3 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x5583b5149060_0, 0, 4;
    %jmp T_22.7;
T_22.4 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x5583b5149060_0, 0, 4;
    %jmp T_22.7;
T_22.5 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5583b5149060_0, 0, 4;
    %jmp T_22.7;
T_22.7 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x5583b5148d80;
T_23 ;
    %wait E_0x5583b5148f80;
    %load/vec4 v0x5583b5149220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5583b5149160_0, 0, 4;
    %jmp T_23.5;
T_23.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5583b5149160_0, 0, 4;
    %jmp T_23.5;
T_23.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5583b5149160_0, 0, 4;
    %jmp T_23.5;
T_23.2 ;
    %load/vec4 v0x5583b5149060_0;
    %store/vec4 v0x5583b5149160_0, 0, 4;
    %jmp T_23.5;
T_23.3 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5583b5149160_0, 0, 4;
    %jmp T_23.5;
T_23.5 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x5583b5146ef0;
T_24 ;
    %wait E_0x5583b5147080;
    %load/vec4 v0x5583b5148680_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5583b51489a0_0, 0;
    %jmp T_24.8;
T_24.0 ;
    %load/vec4 v0x5583b51484c0_0;
    %assign/vec4 v0x5583b51489a0_0, 0;
    %jmp T_24.8;
T_24.1 ;
    %load/vec4 v0x5583b51483e0_0;
    %load/vec4 v0x5583b51485a0_0;
    %and;
    %assign/vec4 v0x5583b51489a0_0, 0;
    %jmp T_24.8;
T_24.2 ;
    %load/vec4 v0x5583b51483e0_0;
    %load/vec4 v0x5583b51485a0_0;
    %or;
    %inv;
    %assign/vec4 v0x5583b51489a0_0, 0;
    %jmp T_24.8;
T_24.3 ;
    %load/vec4 v0x5583b51483e0_0;
    %load/vec4 v0x5583b51485a0_0;
    %or;
    %assign/vec4 v0x5583b51489a0_0, 0;
    %jmp T_24.8;
T_24.4 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x5583b5148a80_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5583b51489a0_0, 0;
    %jmp T_24.8;
T_24.5 ;
    %load/vec4 v0x5583b5148b40_0;
    %assign/vec4 v0x5583b51489a0_0, 0;
    %jmp T_24.8;
T_24.6 ;
    %load/vec4 v0x5583b51483e0_0;
    %load/vec4 v0x5583b51485a0_0;
    %xor;
    %assign/vec4 v0x5583b51489a0_0, 0;
    %jmp T_24.8;
T_24.8 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x5583b5156610;
T_25 ;
    %wait E_0x5583b5149700;
    %load/vec4 v0x5583b5156940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583b5156c80_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x5583b5156ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x5583b5156c80_0;
    %assign/vec4 v0x5583b5156c80_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x5583b5156bb0_0;
    %assign/vec4 v0x5583b5156c80_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x5583b514dc20;
T_26 ;
    %wait E_0x5583b5149700;
    %load/vec4 v0x5583b514df50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5583b514e260_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x5583b514e100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x5583b514e260_0;
    %assign/vec4 v0x5583b514e260_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x5583b514e1a0_0;
    %assign/vec4 v0x5583b514e260_0, 0;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x5583b514ec60;
T_27 ;
    %wait E_0x5583b5149700;
    %load/vec4 v0x5583b514ef90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5583b514f2a0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x5583b514f110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x5583b514f2a0_0;
    %assign/vec4 v0x5583b514f2a0_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x5583b514f1e0_0;
    %assign/vec4 v0x5583b514f2a0_0, 0;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x5583b51555e0;
T_28 ;
    %wait E_0x5583b5149700;
    %load/vec4 v0x5583b5155910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5583b5155c20_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x5583b5155a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x5583b5155c20_0;
    %assign/vec4 v0x5583b5155c20_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x5583b5155b60_0;
    %assign/vec4 v0x5583b5155c20_0, 0;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x5583b514acd0;
T_29 ;
    %wait E_0x5583b5149700;
    %load/vec4 v0x5583b514b000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5583b514b320_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x5583b514b190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x5583b514b320_0;
    %assign/vec4 v0x5583b514b320_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x5583b514b260_0;
    %assign/vec4 v0x5583b514b320_0, 0;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x5583b5149c50;
T_30 ;
    %wait E_0x5583b5149700;
    %load/vec4 v0x5583b5149f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5583b514a2e0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x5583b514a170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x5583b514a2e0_0;
    %assign/vec4 v0x5583b514a2e0_0, 0;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v0x5583b514a210_0;
    %assign/vec4 v0x5583b514a2e0_0, 0;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x5583b5150c40;
T_31 ;
    %wait E_0x5583b5149700;
    %load/vec4 v0x5583b5150f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583b5151290_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x5583b51510f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x5583b5151290_0;
    %assign/vec4 v0x5583b5151290_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v0x5583b51511c0_0;
    %assign/vec4 v0x5583b5151290_0, 0;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x5583b514fc90;
T_32 ;
    %wait E_0x5583b5149700;
    %load/vec4 v0x5583b514ffc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5583b51502e0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x5583b5150140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x5583b51502e0_0;
    %assign/vec4 v0x5583b51502e0_0, 0;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0x5583b5150210_0;
    %assign/vec4 v0x5583b51502e0_0, 0;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x5583b51525a0;
T_33 ;
    %wait E_0x5583b5149700;
    %load/vec4 v0x5583b51528d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5583b5152c00_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x5583b5152a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x5583b5152c00_0;
    %assign/vec4 v0x5583b5152c00_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x5583b5152b40_0;
    %assign/vec4 v0x5583b5152c00_0, 0;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x5583b514c1c0;
T_34 ;
    %vpi_call 8 35 "$readmemh", P_0x5583b514c390, v0x5583b514cab0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000010011 {0 0 0};
    %end;
    .thread T_34;
    .scope S_0x5583b514c1c0;
T_35 ;
    %wait E_0x5583b5149700;
    %load/vec4 v0x5583b514cdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x5583b514cd10_0;
    %load/vec4 v0x5583b514c8e0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5583b514cab0, 0, 4;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x5583b5151d80;
T_36 ;
    %wait E_0x5583b5149700;
    %load/vec4 v0x5583b51520b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5583b51523f0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x5583b5152250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x5583b51523f0_0;
    %assign/vec4 v0x5583b51523f0_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x5583b5152320_0;
    %assign/vec4 v0x5583b51523f0_0, 0;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x5583b514e430;
T_37 ;
    %wait E_0x5583b5149700;
    %load/vec4 v0x5583b514e760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5583b514ea90_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x5583b514e900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x5583b514ea90_0;
    %assign/vec4 v0x5583b514ea90_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x5583b514e9d0_0;
    %assign/vec4 v0x5583b514ea90_0, 0;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x5583b5155df0;
T_38 ;
    %wait E_0x5583b5149700;
    %load/vec4 v0x5583b5156120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5583b5156460_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x5583b51562c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x5583b5156460_0;
    %assign/vec4 v0x5583b5156460_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x5583b5156390_0;
    %assign/vec4 v0x5583b5156460_0, 0;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x5583b51469b0;
T_39 ;
    %vpi_call 3 44 "$display", "if_pc,    if_instr, id_regrs, id_regrt, ex_alua,  ex_alub,  ex_aluctl, mem_memdata, mem_memread, mem_memwrite, wb_regdata, wb_regwrite" {0 0 0};
    %vpi_call 3 45 "$monitor", "PC=%x %x ||rs=%d rt=%d rd=%d||A=%x B=%x||w=%x Ram=%x R%xW%x||D=%x \012b=%x j=%x||Opcode=%x Func=%x||I=%x R=%x||D=%d alu=%x branch%x j%x||R=%x C=%d \012-------------------------------------------------------------------------------------------------------", v0x5583b515d0e0_0, v0x5583b515c240_0, v0x5583b515e0a0_0, v0x5583b515e250_0, v0x5583b515d8c0_0, v0x5583b515c010_0, v0x5583b515ab30_0, v0x5583b515ba50_0, v0x5583b515da80_0, v0x5583b515ca50_0, v0x5583b515cf40_0, v0x5583b515e8f0_0, v0x5583b515ae60_0, v0x5583b515c5d0_0, v0x5583b515d010_0, &PV<v0x5583b515c350_0, 0, 6>, v0x5583b515e4d0_0, v0x5583b515a6e0_0, v0x5583b515eab0_0, v0x5583b515a7b0_0, v0x5583b515d820_0, v0x5583b515c870_0, v0x5583b515eba0_0, v0x5583b515b400_0 {0 0 0};
    %end;
    .thread T_39;
    .scope S_0x5583b51469b0;
T_40 ;
    %wait E_0x5583b5134510;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583b515bb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583b515bc50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583b515bcf0_0, 0;
    %load/vec4 v0x5583b515d820_0;
    %load/vec4 v0x5583b515c870_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5583b515bb60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5583b515bc50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5583b515bcf0_0, 0;
T_40.0 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x5583b51469b0;
T_41 ;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x5583b515b400_0, 0;
    %end;
    .thread T_41;
    .scope S_0x5583b51469b0;
T_42 ;
    %wait E_0x5583b5149700;
    %load/vec4 v0x5583b515b400_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5583b515b400_0, 0;
    %jmp T_42;
    .thread T_42;
    .scope S_0x5583b51469b0;
T_43 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5583b515d0e0_0, 0;
    %end;
    .thread T_43;
    .scope S_0x5583b51469b0;
T_44 ;
    %wait E_0x5583b5149700;
    %load/vec4 v0x5583b515e740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x5583b515d0e0_0;
    %assign/vec4 v0x5583b515d0e0_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x5583b515d820_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_44.2, 4;
    %load/vec4 v0x5583b515ae60_0;
    %assign/vec4 v0x5583b515d0e0_0, 0;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v0x5583b515c870_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_44.4, 4;
    %load/vec4 v0x5583b515c5d0_0;
    %assign/vec4 v0x5583b515d0e0_0, 0;
    %jmp T_44.5;
T_44.4 ;
    %load/vec4 v0x5583b515d5c0_0;
    %assign/vec4 v0x5583b515d0e0_0, 0;
T_44.5 ;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x5583b51469b0;
T_45 ;
    %wait E_0x5583b507ac60;
    %load/vec4 v0x5583b515bd90_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %load/vec4 v0x5583b515b5d0_0;
    %store/vec4 v0x5583b515c010_0, 0, 32;
    %jmp T_45.3;
T_45.0 ;
    %load/vec4 v0x5583b515a7b0_0;
    %store/vec4 v0x5583b515c010_0, 0, 32;
    %jmp T_45.3;
T_45.1 ;
    %load/vec4 v0x5583b515e8f0_0;
    %store/vec4 v0x5583b515c010_0, 0, 32;
    %jmp T_45.3;
T_45.3 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x5583b51469b0;
T_46 ;
    %wait E_0x5583b50a53b0;
    %load/vec4 v0x5583b515be70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_46.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_46.1, 6;
    %load/vec4 v0x5583b515b990_0;
    %store/vec4 v0x5583b515c0b0_0, 0, 32;
    %jmp T_46.3;
T_46.0 ;
    %load/vec4 v0x5583b515a7b0_0;
    %store/vec4 v0x5583b515c0b0_0, 0, 32;
    %jmp T_46.3;
T_46.1 ;
    %load/vec4 v0x5583b515e8f0_0;
    %store/vec4 v0x5583b515c0b0_0, 0, 32;
    %jmp T_46.3;
T_46.3 ;
    %pop/vec4 1;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x5583b51469b0;
T_47 ;
    %wait E_0x5583b50a5650;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v0x5583b515b090_0;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %load/vec4 v0x5583b515b2a0_0;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583b515d820_0, 0;
    %jmp T_47.3;
T_47.0 ;
    %load/vec4 v0x5583b515eda0_0;
    %assign/vec4 v0x5583b515d820_0, 0;
    %jmp T_47.3;
T_47.1 ;
    %load/vec4 v0x5583b515eda0_0;
    %inv;
    %assign/vec4 v0x5583b515d820_0, 0;
    %jmp T_47.3;
T_47.3 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x5583b51469b0;
T_48 ;
    %wait E_0x5583b50a51b0;
    %load/vec4 v0x5583b515df30_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5583b515eab0_0;
    %load/vec4 v0x5583b515e190_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5583b515bd90_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x5583b515dfd0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5583b515eba0_0;
    %load/vec4 v0x5583b515e190_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5583b515bd90_0, 0;
    %jmp T_48.3;
T_48.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5583b515bd90_0, 0;
T_48.3 ;
T_48.1 ;
    %load/vec4 v0x5583b515df30_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5583b515eab0_0;
    %load/vec4 v0x5583b515e320_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5583b515be70_0, 0;
    %jmp T_48.5;
T_48.4 ;
    %load/vec4 v0x5583b515dfd0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5583b515eba0_0;
    %load/vec4 v0x5583b515e320_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.6, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5583b515be70_0, 0;
    %jmp T_48.7;
T_48.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5583b515be70_0, 0;
T_48.7 ;
T_48.5 ;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x5583b51469b0;
T_49 ;
    %wait E_0x5583b50a5f10;
    %load/vec4 v0x5583b515c9b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5583b515e250_0;
    %load/vec4 v0x5583b515e320_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5583b515e0a0_0;
    %load/vec4 v0x5583b515e320_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5583b515e740_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583b515e740_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x5583b512b0f0;
T_50 ;
    %vpi_call 2 38 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5583b512b0f0 {0 0 0};
    %delay 20, 0;
    %vpi_call 2 41 "$finish" {0 0 0};
    %end;
    .thread T_50;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb.v";
    "cpu.v";
    "./alu.v";
    "./alu_control.v";
    "./regr.v";
    "./control.v";
    "./dm.v";
    "./im.v";
    "./regm.v";
