`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2023/05/12 13:48:12
// Design Name: 
// Module Name: Ex_reg_Mem
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////

module Ex_reg_Mem( 
        input clk_EXMem,//å¯„å­˜å™¨æ—¶é’?
        input rst_EXMem, //å¯„å­˜å™¨å¤ä½?
        input en_EXMem, //å¯„å­˜å™¨ä½¿èƒ?

		input [31:0] PC_imm_EXMem,	/*PCè¾“å…¥(imm+pc)*/ 
		input valid_in_EXMem,		/*æœ‰æ•ˆ*/
		input [31:0] inst_in_EXMem,	/*æŒ‡ä»¤è¾“å…¥*/

        input[31:0] PC_in_EXMem, //PCè¾“å…¥
        input[31:0] PC4_in_EXMem, //PC+4è¾“å…¥
        input [4:0] Rd_addr_EXMem, //å†™ç›®çš„å¯„å­˜å™¨åœ°å€è¾“å…¥
        input zero_in_EXMem, //zero
        input[31:0] ALU_in_EXMem, //ALUè¾“å…¥
        input[31:0] Rs2_in_EXMem, //æ“ä½œæ•?2è¾“å…¥
        input Branch_in_EXMem, //Beq
        input BranchN_in_EXMem, //Bne
        input MemRW_in_EXMem, //å­˜å‚¨å™¨è¯»å†?
        input [1:0] Jump_in_EXMem, //Jal
        input [1:0] MemtoReg_in_EXMem, //å†™å›
        input RegWrite_in_EXMem, //å¯„å­˜å™¨å †è¯»å†™

		output reg [31:0] PC_imm_out_EXMem,	/*PCè¾“å‡º(imm+pc)*/
		output reg valid_out_EXMem,			/*æœ‰æ•ˆ*/
		output reg [31:0] inst_out_EXMem,	/*instè¾“å‡º*/

        output reg[31:0] PC_out_EXMem, //PCè¾“å‡º
        output reg[31:0] PC4_out_EXMem, //PC+4è¾“å‡º
        output reg[4:0] Rd_addr_out_EXMem, //å†™ç›®çš„å¯„å­˜å™¨è¾“å‡º
        output reg      zero_out_EXMem, //zero
        output reg[31:0] ALU_out_EXMem,        //ALUè¾“å‡º
        output reg[31:0] Rs2_out_EXMem,         //æ“ä½œæ•?2è¾“å‡º
        output reg       Branch_out_EXMem,     //Beq
        output reg BranchN_out_EXMem,     //Bne
        output reg MemRW_out_EXMem,       //å­˜å‚¨å™¨è¯»å†?
        output reg [1:0]Jump_out_EXMem,        //Jal
        output reg [1:0]MemtoReg_out_EXMem, 	  //å†™å›
        output reg RegWrite_out_EXMem    //å¯„å­˜å™¨å †è¯»å†™
    ); 
	//For test
    always @(posedge clk_EXMem or posedge rst_EXMem)
		if (rst_EXMem==1) begin
			PC_imm_out_EXMem <= 0;	/*PCè¾“å‡º(imm+pc)*/
			valid_out_EXMem <= 0;	/*æœ‰æ•ˆ*/
			inst_out_EXMem <= 0;	/*instè¾“å‡º*/
		end 
		else if (en_EXMem) begin
			PC_imm_out_EXMem <= PC_imm_EXMem;	/*PCè¾“å‡º(imm+pc)*/
			valid_out_EXMem <= valid_in_EXMem;	/*æœ‰æ•ˆ*/
			inst_out_EXMem <= inst_in_EXMem;	/*instè¾“å‡º*/
		end

    //PC4_out
    always @(posedge clk_EXMem or posedge rst_EXMem)
		if (rst_EXMem==1)  PC4_out_EXMem <= 0;
		else if (en_EXMem) PC4_out_EXMem <= PC4_in_EXMem;
    //PC_out
    always @(posedge clk_EXMem or posedge rst_EXMem)
		if (rst_EXMem==1)  PC_out_EXMem <= 0;
		else if (en_EXMem) PC_out_EXMem <= PC_in_EXMem;
    //Rd_addrå¯„å­˜å™?
    always @(posedge clk_EXMem or posedge rst_EXMem)
		if (rst_EXMem==1)  Rd_addr_out_EXMem <= 0;
		else if (en_EXMem) Rd_addr_out_EXMem <= Rd_addr_EXMem;
    //zero
    always @(posedge clk_EXMem or posedge rst_EXMem)
		if (rst_EXMem==1)  zero_out_EXMem <= 0;
		else if (en_EXMem) zero_out_EXMem <= zero_in_EXMem;

    //ALU_out
    always @(posedge clk_EXMem or posedge rst_EXMem)
		if (rst_EXMem==1)  ALU_out_EXMem <= 0;
		else if (en_EXMem) ALU_out_EXMem <= ALU_in_EXMem;
    //Rs2
    always @(posedge clk_EXMem or posedge rst_EXMem)
		if (rst_EXMem==1)  Rs2_out_EXMem <= 0;
		else if (en_EXMem) Rs2_out_EXMem <= Rs2_in_EXMem;
    //Branch
    always @(posedge clk_EXMem or posedge rst_EXMem)
		if (rst_EXMem==1)  Branch_out_EXMem <= 0;
		else if (en_EXMem) Branch_out_EXMem <= Branch_in_EXMem;
    //BranchN
    always @(posedge clk_EXMem or posedge rst_EXMem)
		if (rst_EXMem==1)  BranchN_out_EXMem <= 0;
		else if (en_EXMem) BranchN_out_EXMem <= BranchN_in_EXMem;
    //MemRW
    always @(posedge clk_EXMem or posedge rst_EXMem)
		if (rst_EXMem==1)  MemRW_out_EXMem <= 0;
		else if (en_EXMem) MemRW_out_EXMem <= MemRW_in_EXMem;
    //Jump
    always @(posedge clk_EXMem or posedge rst_EXMem)
		if (rst_EXMem==1)  Jump_out_EXMem <= 0;
		else if (en_EXMem) Jump_out_EXMem <= Jump_in_EXMem;
    //MemtoReg
    always @(posedge clk_EXMem or posedge rst_EXMem)
		if (rst_EXMem==1)  MemtoReg_out_EXMem <= 0;
		else if (en_EXMem) MemtoReg_out_EXMem <= MemtoReg_in_EXMem;
    //RegWrite
    always @(posedge clk_EXMem or posedge rst_EXMem)
		if (rst_EXMem==1)  RegWrite_out_EXMem <= 0;
		else if (en_EXMem) RegWrite_out_EXMem <= RegWrite_in_EXMem;
endmodule

