Cadence Genus(TM) Synthesis Solution.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[11:22:25.206185] Configured Lic search path (21.01-s002): 5280@ip-10-0-87-58.eu-central-1.compute.internal

Version: 21.15-s080_1, built Fri Sep 23 05:57:55 PDT 2022
Options: 
Date:    Thu Aug 08 11:22:25 2024
Host:    ip-10-0-109-137.eu-central-1.compute.internal (x86_64 w/Linux 4.14.336-255.557.amzn2.x86_64) (1core*2cpus*1physical cpu*AMD EPYC 7571 512KB) (7896820KB)
PID:     21102
OS:      CentOS Linux release 7.9.2009 (Core)


[11:22:25.323760] Periodic Lic check successful
[11:22:25.323785] Feature usage summary:
[11:22:25.323786] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (15 seconds elapsed).

WARNING: This version of the tool is 684 days old.
@genus:root: 1> source ../scripts/genus_sorter.tcl
Sourcing '../scripts/genus_sorter.tcl' (Thu Aug 08 11:22:57 UTC 2024)...
#@ Begin verbose source ../scripts/genus_sorter.tcl
@file(genus_sorter.tcl) 2: set debug_file "debug.txt"
@file(genus_sorter.tcl) 3: set design(TOPLEVEL) "proj_sorter" 
@file(genus_sorter.tcl) 4: set runtype "synthesis"
@file(genus_sorter.tcl) 7: set mmmc_or_simple "simple"; # "simple" - using "read_libs"
@file(genus_sorter.tcl) 9: set phys_synth_type "lef" ;  # "none"   - don't read any physical data
@file(genus_sorter.tcl) 15: source ../scripts/procedures.tcl -quiet
@file(genus_sorter.tcl) 16: enics_start_stage "start"
*****************************************
*****************************************
**   ENICSINFO: Starting stage start   **
*****************************************
*****************************************
ENICSINFO: Current time is: 08/08/2024 11:22
ENICSINFO: This session is running on Hostname : ip-10-0-109-137.eu-central-1.compute.internal
ENICSINFO: The log file is genus.log25 and the command file is genus.cmd25
ENICSINFO: ----------------------------------
@file(genus_sorter.tcl) 20: source ../inputs/$design(TOPLEVEL).defines -quiet
@file(genus_sorter.tcl) 23: source ../inputs/libraries.$TECHNOLOGY.tcl -quiet
  Setting attribute of root '/': 'design_process_node' = 65
@file(genus_sorter.tcl) 24: source ../inputs/libraries.$SC_TECHNOLOGY.tcl -quiet
  Setting attribute of root '/': 'route_design_with_via_in_pin' = true
@file(genus_sorter.tcl) 25: source ../inputs/libraries.$SRAM_TECHNOLOGY.tcl -quiet
@file(genus_sorter.tcl) 26: if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
    source ../inputs/libraries.$IO_TECHNOLOGY.tcl -quiet
}
@file(genus_sorter.tcl) 34: set df [open $debug_file a]
@file(genus_sorter.tcl) 35: puts $df "\n******************************************"
@file(genus_sorter.tcl) 36: puts $df "* Debug values after everything was loaded *"
@file(genus_sorter.tcl) 37: puts $df "******************************************"
@file(genus_sorter.tcl) 38: foreach dic {paths tech tech_files design} {
    foreach key [array names $dic] {
        puts $df "${dic}(${key}) = \t[set ${dic}([set key])]"
    }
}
@file(genus_sorter.tcl) 44: close $df
@file(genus_sorter.tcl) 50: set_db source_verbose true ; # Sourcing files will be reported as verbose
  Setting attribute of root '/': 'source_verbose' = true
@file(genus_sorter.tcl) 51: set_db information_level 9 ; # The log file will report everything
  Setting attribute of root '/': 'information_level' = 9
@file(genus_sorter.tcl) 52: suppress_messages "PHYS-90"
  Setting attribute of message 'PHYS-90': 'max_print' = 0
@file(genus_sorter.tcl) 57: enics_start_stage "init_design"
***********************************************
***********************************************
**   ENICSINFO: Starting stage init_design   **
***********************************************
***********************************************
ENICSINFO: Current time is: 08/08/2024 11:22
ENICSINFO: ----------------------------------
@file(genus_sorter.tcl) 59: if {$mmmc_or_simple=="mmmc"} {
    read_mmmc $design(mmmc_view_file)
} else {
    set_db init_lib_search_path $paths(LIB_paths) 
    suppress_messages $tech(SC_LIB_SUPPRESS_MESSAGES_GENUS)
    read_libs $tech_files(ALL_WC_LIBS)
}
  Setting attribute of root '/': 'init_lib_search_path' = /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/
  Setting attribute of message 'LBR-9': 'max_print' = 0
  Setting attribute of message 'LBR-76': 'max_print' = 0
  Setting attribute of message 'LBR-40': 'max_print' = 0
  Setting attribute of message 'LBR-436': 'max_print' = 0
  Setting attribute of message 'LBR-170': 'max_print' = 0

Threads Configured:2

  Message Summary for Library all 3 libraries:
  ********************************************
  An unsupported construct was detected in this library. [LBR-40]: 258
  ********************************************
 
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib'
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib'
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib'.
@file(genus_sorter.tcl) 67: suppress_messages "LBR-415"
  Setting attribute of message 'LBR-415': 'max_print' = 0
@file(genus_sorter.tcl) 72: if {$phys_synth_type == "none"} {
   enics_message "Physical Synthesis is disabled"
   read_qrc $tech_files(QRCTECH_FILE_WC)
} else {
    suppress_messages $tech(SC_LEF_SUPPRESS_MESSAGES_GENUS)
    read_physical -lef $tech_files(ALL_LEFS)
    if {$phys_synth_type == "floorplan"} { 
        # You need to read a .def file for the floorplan to enable physical synthesis 
        read_def $design(floorplan_def)
    }
}
  Setting attribute of message 'PHYS-279': 'max_print' = 0
  Setting attribute of message 'PHYS-129': 'max_print' = 0
  Setting attribute of message 'PHYS-15': 'max_print' = 0
  Setting attribute of message 'PHYS-12': 'max_print' = 0
  Setting attribute of message 'LBR-162': 'max_print' = 0
  Setting attribute of message 'LBR-155': 'max_print' = 0
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'sc9_cln65lp' read already, this site in file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lef/sc9_cln65lp_base_lvt.lef' is ignored.
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'sc9_cln65lp' read already, this site in file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lef/sc9_cln65lp_base_hvt.lef' is ignored.

  According to lef_library, there are total 10 routing layers [ V(5) / H(5) ]

Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
  Libraries have 1950 usable logic and 582 usable sequential lib-cells.
@file(genus_sorter.tcl) 87: enics_start_stage "read_rtl"
********************************************
********************************************
**   ENICSINFO: Starting stage read_rtl   **
********************************************
********************************************
ENICSINFO: Current time is: 08/08/2024 11:23
ENICSINFO: ----------------------------------
@file(genus_sorter.tcl) 89: set_db init_hdl_search_path $design(hdl_search_paths)
  Setting attribute of root '/': 'init_hdl_search_path' = . /data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl
@file(genus_sorter.tcl) 90: set_db hdl_language v2001 -quiet
@file(genus_sorter.tcl) 93: suppress_messages "CDFG-250"
  Setting attribute of message 'CDFG-250': 'max_print' = 0
@file(genus_sorter.tcl) 95: suppress_messages "CWD-19 CWD-36"
  Setting attribute of message 'CWD-19': 'max_print' = 0
  Setting attribute of message 'CWD-36': 'max_print' = 0
@file(genus_sorter.tcl) 97: suppress_messages "CDFG-771"
  Setting attribute of message 'CDFG-771': 'max_print' = 0
@file(genus_sorter.tcl) 98: read_hdl -language sv -f $design(read_hdl_list)
            Reading Verilog file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_counter.sv'
            Reading Verilog file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv'
            Reading Verilog file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_kmer_buffer.sv'
            Reading Verilog file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv'
@file(genus_sorter.tcl) 103: enics_start_stage "elaborate"
*********************************************
*********************************************
**   ENICSINFO: Starting stage elaborate   **
*********************************************
*********************************************
ENICSINFO: Current time is: 08/08/2024 11:23
ENICSINFO: ----------------------------------
@file(genus_sorter.tcl) 105: set_db hdl_track_filename_row_col true -quiet; # helps with debug
Info   : Enabled hdl_track_filename_row_col attribute.
       : Setting this attribute to 'true' can have an impact on the run time. Use this attribute only when filename, line number, and column information are needed in reports.
@file(genus_sorter.tcl) 106: set_db lp_insert_clock_gating true 
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
@file(genus_sorter.tcl) 108: elaborate $design(TOPLEVEL) ;#-update
                  INLINE_INFO: Skipping marking small hierarchies inline as the variable 'hdl_dissolve_primitive_instance_hierarchy_threshold' has not been set to a positive value.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'proj_sorter' from file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'proj_sorter' with default parameters value.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'smallest_position' [8] doesn't match the width of right hand side [32] in assignment in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 37.
        : Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit assignment.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'smallest_position' [8] doesn't match the width of right hand side [32] in assignment in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 45.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'smallest_position' [8] doesn't match the width of right hand side [32] in assignment in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 49.
Info    : Sign mismatch in assignment. [CDFG-373]
        : Assignment has unsigned left hand side 'smallest_position' and signed right hand side in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 49.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'smallest_position' [8] doesn't match the width of right hand side [32] in assignment in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 49.
Info    : Sign mismatch in assignment. [CDFG-373]
        : Assignment has unsigned left hand side 'smallest_position' and signed right hand side in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 49.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'smallest_position' [8] doesn't match the width of right hand side [32] in assignment in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 49.
Info    : Sign mismatch in assignment. [CDFG-373]
        : Assignment has unsigned left hand side 'smallest_position' and signed right hand side in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 49.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'proj_sorter'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: proj_sorter, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: proj_sorter, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         0.00 | 
| hlo_clip           |       0 |       0 |         0.00 | 
---------------------------------------------------------
        Computing net loads.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(genus_sorter.tcl) 110: enics_start_stage "post_elaboration"
****************************************************
****************************************************
**   ENICSINFO: Starting stage post_elaboration   **
****************************************************
****************************************************
ENICSINFO: Current time is: 08/08/2024 11:23
ENICSINFO: ----------------------------------
@file(genus_sorter.tcl) 112: check_design -unresolved


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'proj_sorter'

No empty modules in design 'proj_sorter'

  Done Checking the design.
@file(genus_sorter.tcl) 113: check_design -all > $design(synthesis_reports)/post_elaboration/check_design_post_elab.rpt

@file(genus_sorter.tcl) 114: if {[check_design -status]} {
    Puts "ENICSINFO: ############# There is an issue with check_design. You better look at it! ###########"
}
@file(genus_sorter.tcl) 118: write_design -base_name $design(export_dir)/post_elaboartion/$design(TOPLEVEL)
(write_design): Writing Genus content. Constraint interface is 'smsc'
Warning : The design is not fully mapped. [PHYS-93]
        : The original design intent derived from the RTL may no longer be available upon restoration.
Exporting design data for 'proj_sorter' to /data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../export/post_elaboartion/proj_sorter...
%# Begin write_design (08/08 11:23:21, mem=1331.58M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
File /data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../export/post_elaboartion/proj_sorter.mmmc.tcl has been written.
Info    : Multimode clock gating check is disabled. [TIM-1000]
Finished SDC export (command execution time mm:ss (real) = 00:01).
Info: file /data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../export/post_elaboartion/proj_sorter.default_emulate_constraint_mode.sdc has been written
Info: file /data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../export/post_elaboartion/proj_sorter.default_emulate_constraint_mode.sdc has been written
** To load the database source /data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../export/post_elaboartion/proj_sorter.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'proj_sorter' (command execution time mm:ss cpu = 00:00, real = 00:03).
.
%# End write_design (08/08 11:23:24, total cpu=08:00:00, real=08:00:03, peak res=781.80M, current mem=1331.58M)
@file(genus_sorter.tcl) 126: set_db detailed_sdc_messages true ; # helps read_sdc debug
  Setting attribute of root '/': 'detailed_sdc_messages' = true
@file(genus_sorter.tcl) 127: read_sdc $design(functional_sdc) -stop_on_errors 
            Reading file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../inputs/proj_sorter.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      4 , failed      0 (runtime  0.01)
 "all_outputs"              - successful      3 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.01)
 "current_design"           - successful      2 , failed      0 (runtime  0.01)
 "get_lib_pins"             - successful      1 , failed      0 (runtime  0.02)
 "get_ports"                - successful      3 , failed      0 (runtime  0.01)
 "remove_from_collection"   - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.00)
 "set_driving_cell"         - successful      1 , failed      0 (runtime  0.00)
 "set_ideal_network"        - successful      2 , failed      0 (runtime  0.01)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.01)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.01)
 "set_load"                 - successful      1 , failed      0 (runtime  0.01)
 "set_max_delay"            - successful      1 , failed      0 (runtime  0.01)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.01)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.01)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
@file(genus_sorter.tcl) 128: check_timing_intent
        Computing net loads.
        Tracing clock networks.
Info    : Multimode clock gating check is disabled. [TIM-1000]
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 08 2024  11:23:24 am
  Module:                 proj_sorter
  Technology libraries:   sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 1
                          physical_cells 
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

-------------------------------------------------------------------------------
Timing exceptions with no effect

The following timing exceptions are not currently affecting timing in the       
design.  Either no paths in the design satisfy the exception's path             
specification, or all paths that satisfy the path specification also satisfy an 
exception with a higher priority.  You can improve runtime and memory usage by  
removing these exceptions if they are not truly needed.  To see if there is a   
path in the design that satisfies the path specification for an exception, or   
to see what other exception is overriding an exception because of priority, use 
the command:                                                                    
  report timing -paths [eval [::legacy::get_attribute paths <exception>]]

exception:proj_sorter/proj_sorter.sdc_line_18
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 1
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:          1

@file(genus_sorter.tcl) 129: check_timing_intent -verbose > $design(synthesis_reports)/post_elaboration/check_timing_post_elab.rpt
@file(genus_sorter.tcl) 134: enics_default_cost_groups
@file(genus_sorter.tcl) 135: enics_report_timing $design(synthesis_reports)
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing arrivals and requireds.
@file(genus_sorter.tcl) 142: set_db [get_db design:$design(TOPLEVEL)] .lp_clock_gating_min_flops 8
  Setting attribute of design 'proj_sorter': 'lp_clock_gating_min_flops' = 8
@file(genus_sorter.tcl) 143: set_db [get_db design:$design(TOPLEVEL)] .lp_clock_gating_style latch 
  Setting attribute of design 'proj_sorter': 'lp_clock_gating_style' = latch
@file(genus_sorter.tcl) 148: enics_start_stage "synthesis"
*********************************************
*********************************************
**   ENICSINFO: Starting stage synthesis   **
*********************************************
*********************************************
ENICSINFO: Current time is: 08/08/2024 11:23
ENICSINFO: ----------------------------------
@file(genus_sorter.tcl) 151: set_db syn_generic_effort low
  Setting attribute of root '/': 'syn_generic_effort' = low
@file(genus_sorter.tcl) 152: set_db syn_map_effort low
  Setting attribute of root '/': 'syn_map_effort' = low
@file(genus_sorter.tcl) 153: set_db syn_opt_effort low
  Setting attribute of root '/': 'syn_opt_effort' = low
@file(genus_sorter.tcl) 154: suppress_messages "ST-110 ST-112"
  Setting attribute of message 'ST-110': 'max_print' = 0
  Setting attribute of message 'ST-112': 'max_print' = 0
@file(genus_sorter.tcl) 156: if {$phys_synth_type == "floorplan"} {
    # Synthesize to generics and place generics in floorplan
    enics_start_stage "syn_generic"
    syn_generic -physical
    # Map to technology
    enics_start_stage "technology_mapping"
    syn_map -physical
    enics_report_timing $design(synthesis_reports) 
    # Post synthesis optimization
    enics_start_stage "post_syn_opt"
    syn_opt -physical
} else {
    # Synthesize to generics (non physical-aware)
    enics_start_stage "syn_generic"
    syn_generic 
    # Map to technology (non physical-aware)
    enics_start_stage "technology_mapping"
    syn_map 
    enics_report_timing $design(synthesis_reports)
    enics_start_stage "post_syn_opt"
    if {$phys_synth_type == "lef"} {
        syn_opt -physical
    } else {
        syn_opt 
    }
}
***********************************************
***********************************************
**   ENICSINFO: Starting stage syn_generic   **
***********************************************
***********************************************
ENICSINFO: Current time is: 08/08/2024 11:23
ENICSINFO: ----------------------------------
      Running additional step before syn_gen...


Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 100.2 ps std_slew: 29.9 ps std_load: 3.8 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: proj_sorter, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         1.00 | 
------------------------------------------------------
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'smallest_position_reg[2]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command "report sequential -deleted" (on Reason "constant0").
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'smallest_position_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'smallest_position_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'smallest_position_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'smallest_position_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'smallest_position_reg[7]'.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 6 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'smallest_position_reg[2]', 'smallest_position_reg[3]', 
'smallest_position_reg[4]', 'smallest_position_reg[5]', 
'smallest_position_reg[6]', 'smallest_position_reg[7]'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'proj_sorter' to generic gates using 'low' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:00:59) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:23:32 (Aug08) |  787.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: proj_sorter, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.002s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         2.00 | 
------------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: proj_sorter, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         1.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 3, runtime: 0.003s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.002s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.000s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.001s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |       3 |         3.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         0.00 | 
| hlo_mux_decode            |       0 |       0 |         0.00 | 
| hlo_chop_mux              |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_constant_mux_opt      |       0 |       0 |         0.00 | 
| hlo_inequality_transform  |       0 |       0 |         2.00 | 
| hlo_reconv_opt            |       0 |       0 |         0.00 | 
| hlo_restructure           |       0 |       0 |         1.00 | 
| hlo_common_select_muxopto |       0 |       0 |         0.00 | 
| hlo_identity_transform    |       0 |       0 |         0.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         1.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_optimize_datapath     |       0 |       0 |         0.00 | 
| hlo_datapath_recast       |       0 |       0 |         0.00 | 
| hlo_clip_mux_input        |       0 |       0 |         0.00 | 
| hlo_clip                  |       0 |       0 |         0.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 0
              Info: total 6 bmuxes found, 6 are converted to onehot form, and 0 are kept as binary form
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'proj_sorter'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'proj_sorter'.
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_mux_largest_signature_47_17' in design 'CDN_DP_region_0_0'.
	The following set of instances are flattened ( mux_largest_signature_47_17 mux_largest_signature_47_16 mux_largest_signature_47_29 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_mux_smallest_position_47_20' in design 'CDN_DP_region_0_0'.
	The following set of instances are flattened ( mux_smallest_position_47_20 mux_smallest_position_47_19 mux_smallest_position_47_29 ).

Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:1 Speculation: 0
    MaxCSA: weighted_instance_count is 264 
MaxCSA: Successfully built Maximal CSA Expression Expr0
      Timing gt_unsigned_2_rtlopto_model_26...
        Done timing gt_unsigned_2_rtlopto_model_26.
      Timing lt_unsigned_rtlopto_model_27...
        Done timing lt_unsigned_rtlopto_model_27.
      Timing gt_unsigned_2_rtlopto_model_33...
        Done timing gt_unsigned_2_rtlopto_model_33.
      Timing lt_unsigned_rtlopto_model_34...
        Done timing lt_unsigned_rtlopto_model_34.
      Timing gt_unsigned_2_rtlopto_model_40...
        Done timing gt_unsigned_2_rtlopto_model_40.
      Timing lt_unsigned_rtlopto_model_41...
        Done timing lt_unsigned_rtlopto_model_41.
      Timing gt_unsigned_2_rtlopto_model_47...
        Done timing gt_unsigned_2_rtlopto_model_47.
      Timing lt_unsigned_rtlopto_model_48...
        Done timing lt_unsigned_rtlopto_model_48.
      Timing gt_unsigned_2_rtlopto_model_54...
        Done timing gt_unsigned_2_rtlopto_model_54.
      Timing lt_unsigned_rtlopto_model_55...
        Done timing lt_unsigned_rtlopto_model_55.
      Timing gt_unsigned_2_rtlopto_model_61...
        Done timing gt_unsigned_2_rtlopto_model_61.
      Timing lt_unsigned_rtlopto_model_62...
        Done timing lt_unsigned_rtlopto_model_62.
CDN_DP_region_0_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_0_c0 in proj_sorter: area: 13967474346 ,dp = 4 mux = 2 sg = slow         worst_clk_period: -1.0000 
    wns: 552  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  837  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_0_c1 in proj_sorter: area: 11700788526 ,dp = 4 mux = 2 sg = fast         worst_clk_period: -1.0000 
    wns: 194  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  194  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c2 in proj_sorter: area: 11700788526 ,dp = 4 mux = 2 sg = very_slow    worst_clk_period: -1.0000 
    wns: 194  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  194  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c3 in proj_sorter: area: 11700788526 ,dp = 4 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 194  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  194  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c4 in proj_sorter: area: 11700788526 ,dp = 4 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 194  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  194  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c5 in proj_sorter: area: 11700788526 ,dp = 4 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 194  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  194  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c6 in proj_sorter: area: 11700788526 ,dp = 4 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 194  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  194  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c7 in proj_sorter: area: 27739544742 ,dp = 4 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 2942  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  82865  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_0_0_c6 in proj_sorter: area: 11700788526 ,dp = 4 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 194  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  194  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 11700788526.  Fastest config wns;  194
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area      13967474346        11700788526        11700788526        11700788526        11700788526        11700788526        11700788526        27739544742  
##>            WNS           -55.20             -19.40             -19.40             -19.40             -19.40             -19.40             -19.40            -294.20  
##>            TNS              837                194                194                194                194                194                194              82865  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  2  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START            13967474346 (      )    107374127.20 (        )             0 (        )              
##> datapath_rewrite_one_def       START            13967474346 ( +0.00)    107374127.20 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            13967474346 ( +0.00)    107374127.20 (   +0.00)             0 (       0)              
##>                                  END            13858048134 ( -0.78)    107374127.20 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            13858048134 ( +0.00)    107374127.20 (   +0.00)             0 (       0)              
##>                                  END            13858048134 ( +0.00)    107374127.20 (   +0.00)             0 (       0)           0  
##>                                  END            13858048134 ( -0.78)    107374127.20 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            13858048134 ( +0.00)    107374127.20 (   +0.00)             0 (       0)              
##>                                  END            13858048134 ( +0.00)    107374127.20 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            13858048134 ( +0.00)    214748364.70 (+107374237.50)             0 (       0)              
##>                                  END            13858048134 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            13858048134 ( -0.78)    214748364.70 (+107374237.50)             0 (       0)           0  
##>canonicalize_by_names           START            13858048134 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            13858048134 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            13858048134 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            13858048134 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START            13858048134 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            13858048134 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            13858048134 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            13858048134 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START            13858048134 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            13858048134 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            13858048134 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            13858048134 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            13858048134 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            13858048134 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            13858048134 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            13858048134 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            13858048134 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            13858048134 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            13858048134 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            13858048134 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            13858048134 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            13858048134 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            13858048134 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            13858048134 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            13858048134 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            13858048134 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            13858048134 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            13858048134 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START            13858048134 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            11700788526 (-15.57)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START            11700788526 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            11700788526 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START            11700788526 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            11700788526 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START            11700788526 ( +0.00)      -19.40 (-214748384.10)           194 (     194)              
##>                                  END            11700788526 ( +0.00)      -19.40 (   +0.00)           194 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_0_0_c6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
              Prepare netlist for verification ...
              Prepare netlist for verification Done.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'proj_sorter'.
      Removing temporary intermediate hierarchies under proj_sorter
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: proj_sorter, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: proj_sorter, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         0.00 | 
| hlo_mux_reorder     |       0 |       0 |         1.00 | 
----------------------------------------------------------
              Optimizing muxes in design 'proj_sorter'.
              Post blast muxes in design 'proj_sorter'.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: proj_sorter, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.065s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |        65.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                                                    Message Text                                                     |
--------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-372 |Info    |    5 |Bitwidth mismatch in assignment.                                                                                     |
|          |        |      |Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit  |
|          |        |      | assignments present in RTL as-well-as for implicit assignments inferred by the tool. For example, in case of enum   |
|          |        |      | declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning  |
|          |        |      | for any bitwidth mismatch that appears in this implicit assignment.                                                 |
| CDFG-373 |Info    |    3 |Sign mismatch in assignment.                                                                                         |
| CDFG-818 |Warning |    1 |Using default parameter value for module elaboration.                                                                |
| DPOPT-1  |Info    |    1 |Optimizing datapath logic.                                                                                           |
| DPOPT-2  |Info    |    1 |Done optimizing datapath logic.                                                                                      |
| DPOPT-3  |Info    |    1 |Implementing datapath configurations.                                                                                |
| DPOPT-4  |Info    |    1 |Done implementing datapath configurations.                                                                           |
| DPOPT-6  |Info    |    1 |Pre-processed datapath logic.                                                                                        |
| DPOPT-10 |Info    |    2 |Optimized a mux chain.                                                                                               |
| ELAB-1   |Info    |    1 |Elaborating Design.                                                                                                  |
| ELAB-3   |Info    |    1 |Done Elaborating Design.                                                                                             |
| GLO-12   |Info    |    6 |Replacing a flip-flop with a logic constant 0.                                                                       |
|          |        |      |To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or                       |
|          |        |      | 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential   |
|          |        |      | with command 'report sequential -deleted' (on Reason 'constant0').                                                  |
| GLO-32   |Info    |    1 |Deleting sequential instances not driving any primary outputs.                                                       |
|          |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so an instance does    |
|          |        |      | not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute |
|          |        |      | to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.  |
| LBR-161  |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                           |
| LBR-412  |Info    |    3 |Created nominal operating condition.                                                                                 |
|          |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source     |
|          |        |      | (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).         |
| PHYS-93  |Warning |    1 |The design is not fully mapped.                                                                                      |
|          |        |      |The original design intent derived from the RTL may no longer be available upon restoration.                         |
| PHYS-106 |Warning |    2 |Site already defined before, duplicated site will be ignored.                                                        |
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.                                                                         |
| SYNTH-1  |Info    |    1 |Synthesizing.                                                                                                        |
| TIM-1000 |Info    |    1 |Multimode clock gating check is disabled.                                                                            |
--------------------------------------------------------------------------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
      Mapping 'proj_sorter'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 2 cpu machine.
        : The requested number of cpus are not available on machine.
Multi-threaded constant propagation [1|0] ...
Inserting clock-gating logic .....
        
        New clock gate fanout statistics
        =================================================
        Fanout Size           Num CGs     Total FFs 
        -------------------------------------------------
        16 to 63                  5       194
        =================================================

Info    : Could not find any user created clock-gating module. [POPT-12]
        : Looking for Integrated clock-gating cell in library.
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        194		100%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         0		  0%
Total flip-flops                        194		100%
Total CG Modules                        5
Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
        : This feature can be disabled by setting the attribute lp_clock_gating_auto_cost_grouping false.
    Automatically cost grouped 10 clock gate paths.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) proj_sorter...
          Done structuring (delay-based) proj_sorter
Multi-threaded Virtual Mapping    (2 threads per ST process, 2 of 2 CPUs usable)
          Structuring (delay-based) lt_unsigned_rtlopto_model_62...
          Done structuring (delay-based) lt_unsigned_rtlopto_model_62
        Mapping component lt_unsigned_rtlopto_model_62...
          Structuring (delay-based) gt_unsigned_2_rtlopto_model_61...
          Done structuring (delay-based) gt_unsigned_2_rtlopto_model_61
        Mapping component gt_unsigned_2_rtlopto_model_61...
          Structuring (delay-based) logic partition in proj_sorter...
          Done structuring (delay-based) logic partition in proj_sorter
        Mapping logic partition in proj_sorter...
          Structuring (delay-based) cb_seq...
          Done structuring (delay-based) cb_seq
        Mapping component cb_seq...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------------------------
|   Id    |  Sev   |Count |                                         Message Text                                           |
----------------------------------------------------------------------------------------------------------------------------
| POPT-12 |Info    |    1 |Could not find any user created clock-gating module.                                            |
|         |        |      |Looking for Integrated clock-gating cell in library.                                            |
| POPT-96 |Info    |    1 |One or more cost groups were automatically created for clock gate enable paths.                 |
|         |        |      |This feature can be disabled by setting the attribute lp_clock_gating_auto_cost_grouping false. |
| ST-136  |Warning |    1 |Not obtained requested number of super thread servers.                                          |
|         |        |      |The requested number of cpus are not available on machine.                                      |
----------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'reg2out' target slack:    32 ps
Target path end-point (Port: proj_sorter/out_smallest_idx[3][0])

             Pin                        Type         Fanout Load Arrival   
                                                            (fF)   (ps)    
---------------------------------------------------------------------------
(clock clk)                    <<<  launch                             0 R 
cb_seqi
  indices_reg[3][0]/clk                                                    
  indices_reg[3][0]/q          (u)  unmapped_d_flop       1  4.9           
cb_seqi/out_smallest_idx[3][0] 
out_smallest_idx[3][0]         <<<  interconnect                           
                                    out port                               
(proj_sorter.sdc_line_17_70_1)      ext delay                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                         capture                         1650 R 
                                    uncertainty                            
---------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : cb_seqi/indices_reg[3][0]/clk
End-point    : out_smallest_idx[3][0]

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 655ps.
 
Cost Group 'reg2reg' target slack:    43 ps
Target path end-point (Pin: largest_signature_reg[31]/d)

             Pin                          Type          Fanout Load Arrival   
                                                               (fF)   (ps)    
------------------------------------------------------------------------------
(clock clk)                     <<<  launch                               0 R 
cb_seqi
  largest_signature_reg[1]/clk                                                
  largest_signature_reg[1]/q    (u)  unmapped_d_flop         8 30.4           
cb_seqi/gt_47_29_I1_B[1] 
gt_47_29_I3/B[1] 
  g700/in_1                                                                   
  g700/z                        (u)  unmapped_complex2       1  3.8           
  g654/in_1                                                                   
  g654/z                        (u)  unmapped_nand2          1  3.7           
  g100/in_1                                                                   
  g100/z                        (u)  unmapped_nand2          1  3.8           
  g615/in_1                                                                   
  g615/z                        (u)  unmapped_complex2       1  3.7           
  g603/in_1                                                                   
  g603/z                        (u)  unmapped_complex2       1  3.8           
  g579/in_0                                                                   
  g579/z                        (u)  unmapped_complex2       1  3.7           
  g590/in_1                                                                   
  g590/z                        (u)  unmapped_complex2       1  3.8           
  g589/in_1                                                                   
  g589/z                        (u)  unmapped_complex2       1  3.7           
  g587/in_1                                                                   
  g587/z                        (u)  unmapped_complex2       1  3.8           
  g582/in_0                                                                   
  g582/z                        (u)  unmapped_complex2       1  3.7           
  g701/in_1                                                                   
  g701/z                        (u)  unmapped_complex2      35 22.2           
gt_47_29_I3/Z 
cb_oseqi/gt_47_29_I3_Z 
  g467/in_0                                                                   
  g467/z                        (u)  unmapped_or2            3 11.1           
  g669/in_0                                                                   
  g669/z                        (u)  unmapped_complex2      32 22.2           
  g516/in_0                                                                   
  g516/z                        (u)  unmapped_complex2       1  3.7           
  g517/in_3                                                                   
  g517/z                        (u)  unmapped_nand4          1  3.8           
cb_oseqi/cb_seqi_F_mux_largest_signature_47_17_g1_z 
cb_seqi/F_mux_largest_signature_47_17_g1_z 
  largest_signature_reg[31]/d   <<<  unmapped_d_flop                          
  largest_signature_reg[31]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                          capture                           1650 R 
                                     uncertainty                              
------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : cb_seqi/largest_signature_reg[1]/clk
End-point    : cb_seqi/largest_signature_reg[31]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 119ps.
 
Cost Group 'in2reg' target slack:    31 ps
Target path end-point (Pin: indices_reg[3][7]/d)

             Pin                        Type         Fanout Load Arrival   
                                                            (fF)   (ps)    
---------------------------------------------------------------------------
(clock clk)                    <<<  launch                             0 R 
(proj_sorter.sdc_line_15_33_1)      ext delay                              
in_index[7]                    (u)  in port               4 15.2           
cb_seqi/in_index[7] 
  indices_reg[3][7]/d          <<<  unmapped_d_flop                        
  indices_reg[3][7]/clk             setup                                  
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                         capture                         1650 R 
                                    uncertainty                            
---------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : in_index[7]
End-point    : cb_seqi/indices_reg[3][7]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 1001ps.
 
Cost Group 'cg_enable_group_clk' target slack:    27 ps
Target path end-point (Pin: RC_CG_HIER_INST3/RC_CGIC_INST/E (PREICG_X0P5B_A9TR/E))

             Pin                             Type          Fanout Load Arrival   
                                                                  (fF)   (ps)    
---------------------------------------------------------------------------------
(clock clk)                      <<<    launch                               0 R 
(proj_sorter.sdc_line_15_31_1)          ext delay                                
in_signature[1]                  (u)    in port                 6 22.8           
lt_40_24/A[1] 
  g700/in_0                                                                      
  g700/z                         (u)    unmapped_complex2       1  3.8           
  g654/in_1                                                                      
  g654/z                         (u)    unmapped_nand2          1  3.7           
  g100/in_1                                                                      
  g100/z                         (u)    unmapped_nand2          1  3.8           
  g615/in_1                                                                      
  g615/z                         (u)    unmapped_complex2       1  3.7           
  g603/in_1                                                                      
  g603/z                         (u)    unmapped_complex2       1  3.8           
  g579/in_0                                                                      
  g579/z                         (u)    unmapped_complex2       1  3.7           
  g590/in_1                                                                      
  g590/z                         (u)    unmapped_complex2       1  3.8           
  g589/in_1                                                                      
  g589/z                         (u)    unmapped_complex2       1  3.7           
  g587/in_1                                                                      
  g587/z                         (u)    unmapped_complex2       1  3.8           
  g582/in_0                                                                      
  g582/z                         (u)    unmapped_complex2       1  3.7           
  g701/in_1                                                                      
  g701/z                         (u)    unmapped_complex2       5 18.2           
lt_40_24/Z 
cb_oseqi/lt_40_24_Z 
  g682/in_0                                                                      
  g682/z                         (u)    unmapped_complex3       1  3.4           
cb_oseqi/RC_CG_HIER_INST3_enable 
RC_CG_HIER_INST3/enable 
  RC_CGIC_INST/E               <<< (P)  PREICG_X0P5B_A9TR                        
  RC_CGIC_INST/CK                       setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                             capture                           1650 R 
                                        uncertainty                              
---------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Start-point  : in_signature[1]
End-point    : RC_CG_HIER_INST3/RC_CGIC_INST/E

(P) : Instance is preserved
(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 202ps.
 

Test connection status for design: proj_sorter
==============================================
Connected 0 out of 0 clock-gating instances.

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   194        100.0
Excluded from State Retention     194        100.0
    - Will not convert            194        100.0
      - Preserved                   0          0.0
      - Power intent excluded     194        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 11, CPU_Time 9.687581000000002
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:00:59) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:23:32 (Aug08) |  787.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:01:10) |  00:00:09(00:00:11) | 100.0(100.0) |   11:23:43 (Aug08) |   1.11 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:00:59) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:23:32 (Aug08) |  787.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:01:10) |  00:00:09(00:00:11) | 100.0(100.0) |   11:23:43 (Aug08) |   1.11 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:01:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:23:43 (Aug08) |   1.11 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -      1233      6557       787
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       974      5845      1108
##>G:Misc                              11
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       11
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'proj_sorter' to generic gates.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
******************************************************
******************************************************
**   ENICSINFO: Starting stage technology_mapping   **
******************************************************
******************************************************
ENICSINFO: Current time is: 08/08/2024 11:23
ENICSINFO: ----------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 100.2 ps std_slew: 29.9 ps std_load: 3.8 fF
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Mapping. [SYNTH-4]
        : Mapping 'proj_sorter' using 'low' effort.
Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:00:59) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:23:32 (Aug08) |  787.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:01:10) |  00:00:09(00:00:11) |  54.8( 57.9) |   11:23:43 (Aug08) |   1.11 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:01:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:23:43 (Aug08) |   1.11 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:08(00:01:18) |  00:00:08(00:00:08) |  45.2( 42.1) |   11:23:51 (Aug08) |   1.10 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:00:59) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:23:32 (Aug08) |  787.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:01:10) |  00:00:09(00:00:11) |  54.8( 57.9) |   11:23:43 (Aug08) |   1.11 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:01:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:23:43 (Aug08) |   1.11 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:08(00:01:18) |  00:00:08(00:00:08) |  45.2( 42.1) |   11:23:51 (Aug08) |   1.10 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:08(00:01:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:23:51 (Aug08) |   1.10 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
      Mapping 'proj_sorter'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 2 cpu machine.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) proj_sorter...
          Done structuring (delay-based) proj_sorter
Multi-threaded Virtual Mapping    (2 threads per ST process, 2 of 2 CPUs usable)
          Structuring (delay-based) lt_unsigned_rtlopto_model_62...
          Done structuring (delay-based) lt_unsigned_rtlopto_model_62
        Mapping component lt_unsigned_rtlopto_model_62...
          Structuring (delay-based) gt_unsigned_2_rtlopto_model_61...
          Done structuring (delay-based) gt_unsigned_2_rtlopto_model_61
        Mapping component gt_unsigned_2_rtlopto_model_61...
          Structuring (delay-based) logic partition in proj_sorter...
          Done structuring (delay-based) logic partition in proj_sorter
        Mapping logic partition in proj_sorter...
          Structuring (delay-based) cb_seq...
          Done structuring (delay-based) cb_seq
        Mapping component cb_seq...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                       Message Text                        |
----------------------------------------------------------------------------------------
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.               |
| ST-136   |Warning |    1 |Not obtained requested number of super thread servers.     |
|          |        |      |The requested number of cpus are not available on machine. |
| SYNTH-2  |Info    |    1 |Done synthesizing.                                         |
| SYNTH-4  |Info    |    1 |Mapping.                                                   |
----------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'reg2out' target slack:    32 ps
Target path end-point (Port: proj_sorter/out_smallest_idx[3][0])

             Pin                        Type         Fanout Load Arrival   
                                                            (fF)   (ps)    
---------------------------------------------------------------------------
(clock clk)                    <<<  launch                             0 R 
cb_seqi
  indices_reg[3][0]/clk                                                    
  indices_reg[3][0]/q          (u)  unmapped_d_flop       1  4.9           
cb_seqi/out_smallest_idx[3][0] 
out_smallest_idx[3][0]         <<<  interconnect                           
                                    out port                               
(proj_sorter.sdc_line_17_70_1)      ext delay                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                         capture                         1650 R 
                                    uncertainty                            
---------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : cb_seqi/indices_reg[3][0]/clk
End-point    : out_smallest_idx[3][0]

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 655ps.
 
Cost Group 'in2reg' target slack:    31 ps
Target path end-point (Pin: indices_reg[3][7]/d)

             Pin                        Type         Fanout Load Arrival   
                                                            (fF)   (ps)    
---------------------------------------------------------------------------
(clock clk)                    <<<  launch                             0 R 
(proj_sorter.sdc_line_15_33_1)      ext delay                              
in_index[7]                    (u)  in port               4 15.2           
cb_seqi/in_index[7] 
  indices_reg[3][7]/d          <<<  unmapped_d_flop                        
  indices_reg[3][7]/clk             setup                                  
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                         capture                         1650 R 
                                    uncertainty                            
---------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : in_index[7]
End-point    : cb_seqi/indices_reg[3][7]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 1001ps.
 
Cost Group 'reg2reg' target slack:    43 ps
Target path end-point (Pin: largest_signature_reg[31]/d)

             Pin                          Type          Fanout Load Arrival   
                                                               (fF)   (ps)    
------------------------------------------------------------------------------
(clock clk)                     <<<  launch                               0 R 
cb_seqi
  largest_signature_reg[1]/clk                                                
  largest_signature_reg[1]/q    (u)  unmapped_d_flop         8 30.4           
cb_seqi/gt_47_29_I1_B[1] 
gt_47_29_I3/B[1] 
  g700/in_1                                                                   
  g700/z                        (u)  unmapped_complex2       1  3.8           
  g654/in_1                                                                   
  g654/z                        (u)  unmapped_nand2          1  3.7           
  g100/in_1                                                                   
  g100/z                        (u)  unmapped_nand2          1  3.8           
  g615/in_0                                                                   
  g615/z                        (u)  unmapped_complex2       1  3.7           
  g603/in_0                                                                   
  g603/z                        (u)  unmapped_complex2       1  3.8           
  g579/in_0                                                                   
  g579/z                        (u)  unmapped_complex2       1  3.7           
  g590/in_0                                                                   
  g590/z                        (u)  unmapped_complex2       1  3.8           
  g589/in_0                                                                   
  g589/z                        (u)  unmapped_complex2       1  3.7           
  g587/in_0                                                                   
  g587/z                        (u)  unmapped_complex2       1  3.8           
  g582/in_0                                                                   
  g582/z                        (u)  unmapped_complex2       1  3.7           
  g704/in_0                                                                   
  g704/z                        (u)  unmapped_complex2      35 22.2           
gt_47_29_I3/Z 
cb_seqi/gt_47_29_I3_Z 
  g467/in_0                                                                   
  g467/z                        (u)  unmapped_or2            3 11.1           
  g688/in_0                                                                   
  g688/z                        (u)  unmapped_complex2      32 22.2           
  g722/in_1                                                                   
  g722/z                        (u)  unmapped_complex2       1  3.7           
  g862/in_1                                                                   
  g862/z                        (u)  unmapped_nand4          1  3.8           
  largest_signature_reg[31]/d   <<<  unmapped_d_flop                          
  largest_signature_reg[31]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                          capture                           1650 R 
                                     uncertainty                              
------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : cb_seqi/largest_signature_reg[1]/clk
End-point    : cb_seqi/largest_signature_reg[31]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 136ps.
 
Cost Group 'cg_enable_group_clk' target slack:    27 ps
Target path end-point (Pin: RC_CG_HIER_INST3/RC_CGIC_INST/E (PREICG_X0P5B_A9TR/E))

             Pin                             Type          Fanout Load Arrival   
                                                                  (fF)   (ps)    
---------------------------------------------------------------------------------
(clock clk)                      <<<    launch                               0 R 
(proj_sorter.sdc_line_15_31_1)          ext delay                                
in_signature[1]                  (u)    in port                 6 22.8           
lt_40_24/A[1] 
  g700/in_0                                                                      
  g700/z                         (u)    unmapped_complex2       1  3.8           
  g654/in_1                                                                      
  g654/z                         (u)    unmapped_nand2          1  3.7           
  g100/in_1                                                                      
  g100/z                         (u)    unmapped_nand2          1  3.8           
  g615/in_0                                                                      
  g615/z                         (u)    unmapped_complex2       1  3.7           
  g603/in_0                                                                      
  g603/z                         (u)    unmapped_complex2       1  3.8           
  g579/in_0                                                                      
  g579/z                         (u)    unmapped_complex2       1  3.7           
  g590/in_0                                                                      
  g590/z                         (u)    unmapped_complex2       1  3.8           
  g589/in_0                                                                      
  g589/z                         (u)    unmapped_complex2       1  3.7           
  g587/in_0                                                                      
  g587/z                         (u)    unmapped_complex2       1  3.8           
  g582/in_0                                                                      
  g582/z                         (u)    unmapped_complex2       1  3.7           
  g704/in_0                                                                      
  g704/z                         (u)    unmapped_complex2       5 18.2           
lt_40_24/Z 
cb_oseqi/lt_40_24_Z 
  g698/in_0                                                                      
  g698/z                         (u)    unmapped_complex3       1  3.4           
cb_oseqi/RC_CG_HIER_INST3_enable 
RC_CG_HIER_INST3/enable 
  RC_CGIC_INST/E               <<< (P)  PREICG_X0P5B_A9TR                        
  RC_CGIC_INST/CK                       setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                             capture                           1650 R 
                                        uncertainty                              
---------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Start-point  : in_signature[1]
End-point    : RC_CG_HIER_INST3/RC_CGIC_INST/E

(P) : Instance is preserved
(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 202ps.
 
Multi-threaded Technology Mapping (2 threads per ST process, 2 of 2 CPUs usable)
          Restructuring (delay-based) cb_seq...
          Done restructuring (delay-based) cb_seq
        Optimizing component cb_seq...
          Restructuring (delay-based) logic partition in proj_sorter...
          Done restructuring (delay-based) logic partition in proj_sorter
        Optimizing logic partition in proj_sorter...
          Restructuring (delay-based) lt_unsigned_rtlopto_model_62...
          Done restructuring (delay-based) lt_unsigned_rtlopto_model_62
        Optimizing component lt_unsigned_rtlopto_model_62...
          Restructuring (delay-based) gt_unsigned_2_rtlopto_model_61...
          Done restructuring (delay-based) gt_unsigned_2_rtlopto_model_61
        Optimizing component gt_unsigned_2_rtlopto_model_61...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
             Pin                        Type         Fanout Load Slew Delay Arrival   
                                                            (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------
(clock clk)                         launch                                        0 R 
(proj_sorter.sdc_line_15_17_1)      ext delay                          +412     412 R 
in_signature[15]                    in port               6 22.4   93   +44     456 R 
cb_seqi/in_signature[15] 
  signatures_reg[0][15]/D      <<<  DFFSQN_X2M_A9TL                      +0     456   
  signatures_reg[0][15]/CK          setup                           0   +86     543 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                         capture                                    1650 R 
                                    uncertainty                        -125    1525 R 
--------------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Timing slack :     982ps 
Start-point  : in_signature[15]
End-point    : cb_seqi/signatures_reg[0][15]/D

          Pin                      Type         Fanout Load Slew Delay Arrival   
                                                       (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------
(clock clk)                    launch                                        0 R 
cb_seqi
  indices_reg[0][7]/CK                                         0    +0       0 R 
  indices_reg[0][7]/Q          DFFRPQ_X2M_A9TL       1  4.9   60  +283     283 R 
cb_seqi/out_smallest_idx[0][7] 
out_smallest_idx[0][7]    <<<  interconnect                   60    +0     283 R 
                               out port                             +0     283 R 
(proj_sorter.sdc_line_17)      ext delay                          +412     695 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                    capture                                    1650 R 
                               uncertainty                        -125    1525 R 
---------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Timing slack :     830ps 
Start-point  : cb_seqi/indices_reg[0][7]/CK
End-point    : out_smallest_idx[0][7]

            Pin                        Type         Fanout  Load Slew Delay Arrival   
                                                            (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------
(clock clk)                        launch                                         0 R 
cb_seqi
  largest_signature_reg[1]/CK                                       0    +0       0 R 
  largest_signature_reg[1]/Q       DFFSQ_X4M_A9TL        8  31.8  126  +300     300 R 
cb_seqi/gt_47_29_I1_B[1] 
gt_47_29_I3/B[1] 
  g839/A                                                                 +0     300   
  g839/Y                           INV_X2M_A9TL          1   6.9   57   +63     363 F 
  g777/B                                                                 +0     363   
  g777/Y                           NAND2_X4M_A9TL        1   7.4   65   +66     429 R 
  g759/A                                                                 +0     429   
  g759/Y                           NAND2_X4A_A9TL        1   7.4   54   +55     484 F 
  g749/B0N                                                               +0     484   
  g749/Y                           AO21B_X4M_A9TL        1   9.8   69   +53     536 R 
  g724/B                                                                 +0     536   
  g724/Y                           NAND2_X6M_A9TL        1   9.9   42   +54     590 F 
  g715/A1                                                                +0     590   
  g715/Y                           AOI21_X6M_A9TL        1  10.4   93   +91     682 R 
  g711/A1                                                                +0     682   
  g711/Y                           OAI21_X6M_A9TL        1   9.9   59   +75     757 F 
  g709/A1                                                                +0     757   
  g709/Y                           AOI21_X6M_A9TL        1  11.6   99  +101     858 R 
  g708/B                                                                 +0     858   
  g708/Y                           NOR2_X8A_A9TL         1  22.4   63   +71     929 F 
gt_47_29_I3/Z 
g685/A                                                                   +0     929   
g685/Y                             INV_X16M_A9TL         6  49.3   55   +57     986 R 
cb_seqi/gt_47_29_I3_Z_BAR 
  g1376/B                                                                +0     986   
  g1376/Y                          NAND2_X8A_A9TL        1  22.4   74   +67    1053 F 
  g1295/A                                                                +0    1053   
  g1295/Y                          INV_X16M_A9TL        32 157.5  142  +111    1165 R 
  g1177/A1                                                               +0    1165   
  g1177/Y                          AOI22_X3M_A9TL        1   4.6   97   +97    1262 F 
  g1117/B0                                                               +0    1262   
  g1117/Y                          OAI211_X2M_A9TL       1   3.8  139  +101    1362 R 
  largest_signature_reg[1]/D  <<<  DFFSQ_X4M_A9TL                        +0    1362   
  largest_signature_reg[1]/CK      setup                            0   +94    1456 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                        capture                                     1650 R 
                                   uncertainty                         -125    1525 R 
--------------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Timing slack :      68ps 
Start-point  : cb_seqi/largest_signature_reg[1]/CK
End-point    : cb_seqi/largest_signature_reg[1]/D

            Pin                             Type          Fanout Load Slew Delay Arrival   
                                                                 (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------------
(clock clk)                            launch                                          0 R 
(proj_sorter.sdc_line_15_8_1)          ext delay                            +412     412 R 
in_signature[24]                       in port                 6 17.9   80   +36     448 R 
lt_40_24/A[24] 
  g795/A                                                                      +0     448   
  g795/Y                               NAND2XB_X1M_A9TL        1  3.7   81   +75     524 F 
  g747/A1                                                                     +0     524   
  g747/Y                               OAI21_X1M_A9TL          1  3.8  163  +143     666 R 
  g721/B1                                                                     +0     666   
  g721/Y                               AO1B2_X2M_A9TL          1  5.1   71  +162     829 R 
  g711/A1                                                                     +0     829   
  g711/Y                               AOI21_X2M_A9TL          1  5.2   90   +81     909 F 
  g710/B0                                                                     +0     909   
  g710/Y                               OAI21_X3M_A9TL          1  9.0  133   +96    1005 R 
  g708/B0                                                                     +0    1005   
  g708/Y                               AOI2XB1_X6M_A9TL        5 12.8   92   +74    1079 F 
lt_40_24/Z 
cb_oseqi/lt_40_24_Z 
  g716/A                                                                      +0    1079   
  g716/Y                               NAND2_X1M_A9TL          1  3.5   99   +94    1172 R 
  g713/B                                                                      +0    1172   
  g713/Y                               NOR2_X1B_A9TL           1  3.4  113  +108    1280 F 
cb_oseqi/RC_CG_HIER_INST0_enable 
RC_CG_HIER_INST0/enable 
  RC_CGIC_INST/E              <<< (P)  PREICG_X0P5B_A9TR                      +0    1280   
  RC_CGIC_INST/CK                      setup                             0  +237    1517 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                            capture                                      1650 R 
                                       uncertainty                          -125    1525 R 
-------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :       8ps 
Start-point  : in_signature[24]
End-point    : RC_CG_HIER_INST0/RC_CGIC_INST/E

(P) : Instance is preserved

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                 5819        0 

             Cost Group            Target    Slack    Diff.  Constr.
--------------------------------------------------------------------
    cg_enable_group_clk                27        8              1650 
                reg2reg                43       68              1650 
                reg2out                32      830              1650 
                 in2reg                31      982              1650 

 
Global incremental target info
==============================
Cost Group 'reg2out' target slack:    22 ps
Target path end-point (Port: proj_sorter/out_smallest_idx[3][0])

             Pin                        Type         Fanout Load Arrival   
                                                            (fF)   (ps)    
---------------------------------------------------------------------------
(clock clk)                    <<<  launch                             0 R 
cb_seqi
  indices_reg[3][0]/CK                                                     
  indices_reg[3][0]/Q               DFFRPQ_X2M_A9TL       1  4.9           
cb_seqi/out_smallest_idx[3][0] 
out_smallest_idx[3][0]         <<<  interconnect                           
                                    out port                               
(proj_sorter.sdc_line_17_70_1)      ext delay                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                         capture                         1650 R 
                                    uncertainty                            
---------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : cb_seqi/indices_reg[3][0]/CK
End-point    : out_smallest_idx[3][0]

The global mapper estimates a slack for this path of 582ps.
 
Cost Group 'in2reg' target slack:    20 ps
Target path end-point (Pin: signatures_reg[1][15]/D (DFFSQN_X2M_A9TL/D))

             Pin                        Type         Fanout Load Arrival   
                                                            (fF)   (ps)    
---------------------------------------------------------------------------
(clock clk)                    <<<  launch                             0 R 
(proj_sorter.sdc_line_15_17_1)      ext delay                              
in_signature[15]                    in port               6 22.4           
cb_seqi/in_signature[15] 
  signatures_reg[1][15]/D      <<<  DFFSQN_X2M_A9TL                        
  signatures_reg[1][15]/CK          setup                                  
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                         capture                         1650 R 
                                    uncertainty                            
---------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : in_signature[15]
End-point    : cb_seqi/signatures_reg[1][15]/D

The global mapper estimates a slack for this path of 984ps.
 
Cost Group 'reg2reg' target slack:    29 ps
Target path end-point (Pin: largest_signature_reg[31]/D (DFFSQ_X4M_A9TL/D))

             Pin                        Type         Fanout  Load Arrival   
                                                             (fF)   (ps)    
----------------------------------------------------------------------------
(clock clk)                    <<<  launch                              0 R 
cb_seqi
  largest_signature_reg[1]/CK                                               
  largest_signature_reg[1]/Q        DFFSQ_X4M_A9TL        8  31.8           
cb_seqi/gt_47_29_I1_B[1] 
gt_47_29_I3/B[1] 
  g839/A                                                                    
  g839/Y                            INV_X2M_A9TL          1   6.9           
  g777/B                                                                    
  g777/Y                            NAND2_X4M_A9TL        1   7.4           
  g759/A                                                                    
  g759/Y                            NAND2_X4A_A9TL        1   7.4           
  g749/B0N                                                                  
  g749/Y                            AO21B_X4M_A9TL        1   9.8           
  g724/B                                                                    
  g724/Y                            NAND2_X6M_A9TL        1   9.9           
  g715/A1                                                                   
  g715/Y                            AOI21_X6M_A9TL        1  10.4           
  g711/A1                                                                   
  g711/Y                            OAI21_X6M_A9TL        1   9.9           
  g709/A1                                                                   
  g709/Y                            AOI21_X6M_A9TL        1  11.6           
  g708/B                                                                    
  g708/Y                            NOR2_X8A_A9TL         1  22.4           
gt_47_29_I3/Z 
g685/A                                                                      
g685/Y                              INV_X16M_A9TL         6  49.3           
cb_seqi/gt_47_29_I3_Z_BAR 
  g1376/B                                                                   
  g1376/Y                           NAND2_X8A_A9TL        1  22.4           
  g1295/A                                                                   
  g1295/Y                           INV_X16M_A9TL        32 157.5           
  g1179/A1                                                                  
  g1179/Y                           AOI22_X3M_A9TL        1   4.6           
  g1114/B0                                                                  
  g1114/Y                           OAI211_X2M_A9TL       1   3.8           
  largest_signature_reg[31]/D  <<<  DFFSQ_X4M_A9TL                          
  largest_signature_reg[31]/CK      setup                                   
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                         capture                          1650 R 
                                    uncertainty                             
----------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : cb_seqi/largest_signature_reg[1]/CK
End-point    : cb_seqi/largest_signature_reg[31]/D

The global mapper estimates a slack for this path of 49ps.
 
Cost Group 'cg_enable_group_clk' target slack:     8 ps
Target path end-point (Pin: RC_CG_HIER_INST3/RC_CGIC_INST/E (PREICG_X0P5B_A9TR/E))

            Pin                             Type          Fanout Load Arrival   
                                                                 (fF)   (ps)    
--------------------------------------------------------------------------------
(clock clk)                     <<<    launch                               0 R 
(proj_sorter.sdc_line_15_8_1)          ext delay                                
in_signature[24]                       in port                 6 17.9           
lt_40_24/A[24] 
  g795/A                                                                        
  g795/Y                               NAND2XB_X1M_A9TL        1  3.7           
  g747/A1                                                                       
  g747/Y                               OAI21_X1M_A9TL          1  3.8           
  g721/B1                                                                       
  g721/Y                               AO1B2_X2M_A9TL          1  5.1           
  g711/A1                                                                       
  g711/Y                               AOI21_X2M_A9TL          1  5.2           
  g710/B0                                                                       
  g710/Y                               OAI21_X3M_A9TL          1  9.0           
  g708/B0                                                                       
  g708/Y                               AOI2XB1_X6M_A9TL        5 12.8           
lt_40_24/Z 
cb_oseqi/lt_40_24_Z 
  g717/A                                                                        
  g717/Y                               NAND2_X1M_A9TL          1  3.5           
  g712/B                                                                        
  g712/Y                               NOR2_X1B_A9TL           1  3.4           
cb_oseqi/RC_CG_HIER_INST3_enable 
RC_CG_HIER_INST3/enable 
  RC_CGIC_INST/E              <<< (P)  PREICG_X0P5B_A9TR                        
  RC_CGIC_INST/CK                      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                            capture                           1650 R 
                                       uncertainty                              
--------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Start-point  : in_signature[24]
End-point    : RC_CG_HIER_INST3/RC_CGIC_INST/E

(P) : Instance is preserved

The global mapper estimates a slack for this path of 8ps.
 
 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
            Pin                        Type        Fanout Load Slew Delay Arrival   
                                                          (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------
(clock clk)                        launch                                       0 R 
(proj_sorter.sdc_line_15_3_1)      ext delay                         +412     412 R 
in_signature[29]                   in port              6 20.9   88   +42     454 R 
cb_seqi/in_signature[29] 
  signatures_reg[2][29]/D     <<<  DFFSQ_X2M_A9TL                      +0     454   
  signatures_reg[2][29]/CK         setup                          0   +96     550 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                        capture                                   1650 R 
                                   uncertainty                       -125    1525 R 
------------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Timing slack :     975ps 
Start-point  : in_signature[29]
End-point    : cb_seqi/signatures_reg[2][29]/D

          Pin                      Type         Fanout Load Slew Delay Arrival   
                                                       (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------
(clock clk)                    launch                                        0 R 
cb_seqi
  indices_reg[0][7]/CK                                         0    +0       0 R 
  indices_reg[0][7]/Q          DFFRPQ_X1M_A9TL       1  4.9   92  +314     314 R 
cb_seqi/out_smallest_idx[0][7] 
out_smallest_idx[0][7]    <<<  interconnect                   92    +0     314 R 
                               out port                             +0     314 R 
(proj_sorter.sdc_line_17)      ext delay                          +412     727 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                    capture                                    1650 R 
                               uncertainty                        -125    1525 R 
---------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Timing slack :     798ps 
Start-point  : cb_seqi/indices_reg[0][7]/CK
End-point    : out_smallest_idx[0][7]

             Pin                             Type          Fanout Load Slew Delay Arrival   
                                                                  (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------------
(clock clk)                             launch                                          0 R 
(proj_sorter.sdc_line_15_12_1)          ext delay                            +412     412 R 
in_signature[20]                        in port                 6 15.6   74   +31     444 R 
lt_40_24/A[20] 
  g775/A                                                                       +0     444   
  g775/Y                                NAND2XB_X1M_A9TL        1  5.1  101   +86     529 F 
  g733/A1                                                                      +0     529   
  g733/Y                                OAI22_X2M_A9TL          1  3.8  138  +132     661 R 
  g723/B1                                                                      +0     661   
  g723/Y                                AO1B2_X2M_A9TL          1  5.6   74  +158     819 R 
  g712/B0                                                                      +0     819   
  g712/Y                                AOI21_X3M_A9TL          1  5.8   68   +60     879 F 
  g2/A0                                                                        +0     879   
  g2/Y                                  OAI2XB1_X3M_A9TL        1  9.0  133  +113     992 R 
  g708/B0                                                                      +0     992   
  g708/Y                                AOI2XB1_X6M_A9TL        5 12.8   92   +74    1066 F 
lt_40_24/Z 
cb_oseqi/lt_40_24_Z 
  g716/A                                                                       +0    1066   
  g716/Y                                NAND2_X1M_A9TL          1  4.3  115  +102    1168 R 
  g713/A                                                                       +0    1168   
  g713/Y                                NOR2_X2B_A9TL           1  3.4   78   +81    1249 F 
cb_oseqi/RC_CG_HIER_INST0_enable 
RC_CG_HIER_INST0/enable 
  RC_CGIC_INST/E               <<< (P)  PREICG_X0P5B_A9TR                      +0    1249   
  RC_CGIC_INST/CK                       setup                             0  +224    1472 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                             capture                                      1650 R 
                                        uncertainty                          -125    1525 R 
--------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :      52ps 
Start-point  : in_signature[20]
End-point    : RC_CG_HIER_INST0/RC_CGIC_INST/E

(P) : Instance is preserved

            Pin                         Type         Fanout Load Slew Delay Arrival   
                                                            (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------
(clock clk)                        launch                                         0 R 
cb_seqi
  largest_signature_reg[8]/CK                                       0    +0       0 R 
  largest_signature_reg[8]/Q       DFFSQ_X3M_A9TL         5 21.4  123  +304     304 R 
cb_seqi/gt_47_29_I1_B[8] 
gt_47_29_I3/B[8] 
  g837/A                                                                 +0     304   
  g837/Y                           INV_X3M_A9TL           2  7.4   49   +54     358 F 
  g774/A                                                                 +0     358   
  g774/Y                           NOR2_X2A_A9TL          1  5.1  101   +82     439 R 
  g728/A1                                                                +0     439   
  g728/Y                           AOI21_X2M_A9TL         1  6.3   89   +94     534 F 
  g718/A1                                                                +0     534   
  g718/Y                           OAI21_X3M_A9TL         1  7.6  121  +124     658 R 
  g714/A1                                                                +0     658   
  g714/Y                           AOI21_X4M_A9TL         1  9.9   78   +94     752 F 
  g709/A1                                                                +0     752   
  g709/Y                           AOI21_X6M_A9TL         1 11.9  101  +109     861 R 
  g708/A                                                                 +0     861   
  g708/Y                           NOR2_X8A_A9TL          1  8.7   44   +49     910 F 
gt_47_29_I3/Z 
g685/A                                                                   +0     910   
g685/Y                             INV_X5M_A9TL           7 38.6  114   +85     995 R 
cb_seqi/gt_47_29_I3_Z_BAR 
  g1210_0/B                                                              +0     995   
  g1210_0/Y                        AND3_X4M_A9TL         16 39.4  153  +192    1187 R 
  g1147/A                                                                +0    1187   
  g1147/Y                          NAND2XB_X1M_A9TL       1  4.5  109  +102    1289 F 
  g1117/C0                                                               +0    1289   
  g1117/Y                          OAI211_X2M_A9TL        1  3.8  142   +96    1384 R 
  largest_signature_reg[1]/D  <<<  DFFSQ_X4M_A9TL                        +0    1384   
  largest_signature_reg[1]/CK      setup                            0   +95    1480 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                        capture                                     1650 R 
                                   uncertainty                         -125    1525 R 
--------------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Timing slack :      46ps 
Start-point  : cb_seqi/largest_signature_reg[8]/CK
End-point    : cb_seqi/largest_signature_reg[1]/D

 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------
|  Id  |Sev  |Count |                 Message Text                  |
---------------------------------------------------------------------
| PA-7 |Info |    8 |Resetting power analysis results.              |
|      |     |      |All computed switching activities are removed. |
---------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr                5291        0 

             Cost Group            Target    Slack    Diff.  Constr.
--------------------------------------------------------------------
    cg_enable_group_clk                 8       52              1650 
                reg2reg                29       46              1650 
                reg2out                22      798              1650 
                 in2reg                20      975              1650 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.

Test connection status for design: proj_sorter
==============================================
Connected 0 out of 0 clock-gating instances.

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   194        100.0
Excluded from State Retention     194        100.0
    - Will not convert            194        100.0
      - Preserved                   0          0.0
      - Power intent excluded     194        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 13, CPU_Time 12.300944999999999
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:00:59) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:23:32 (Aug08) |  787.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:01:10) |  00:00:09(00:00:11) |  32.3( 34.4) |   11:23:43 (Aug08) |   1.11 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:01:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:23:43 (Aug08) |   1.11 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:08(00:01:18) |  00:00:08(00:00:08) |  26.7( 25.0) |   11:23:51 (Aug08) |   1.10 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:08(00:01:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:23:51 (Aug08) |   1.10 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:20(00:01:31) |  00:00:12(00:00:13) |  41.0( 40.6) |   11:24:04 (Aug08) |   1.11 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/proj_sorter/fv_map.fv.json' for netlist 'fv/proj_sorter/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/proj_sorter/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 2, CPU_Time 1.9998910000000052
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:00:59) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:23:32 (Aug08) |  787.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:01:10) |  00:00:09(00:00:11) |  30.3( 32.4) |   11:23:43 (Aug08) |   1.11 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:01:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:23:43 (Aug08) |   1.11 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:08(00:01:18) |  00:00:08(00:00:08) |  25.0( 23.5) |   11:23:51 (Aug08) |   1.10 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:08(00:01:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:23:51 (Aug08) |   1.10 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:20(00:01:31) |  00:00:12(00:00:13) |  38.5( 38.2) |   11:24:04 (Aug08) |   1.11 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:22(00:01:33) |  00:00:01(00:00:02) |   6.3(  5.9) |   11:24:06 (Aug08) |   1.11 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.00291400000000408
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:00:59) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:23:32 (Aug08) |  787.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:01:10) |  00:00:09(00:00:11) |  30.3( 32.4) |   11:23:43 (Aug08) |   1.11 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:01:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:23:43 (Aug08) |   1.11 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:08(00:01:18) |  00:00:08(00:00:08) |  25.0( 23.5) |   11:23:51 (Aug08) |   1.10 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:08(00:01:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:23:51 (Aug08) |   1.10 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:20(00:01:31) |  00:00:12(00:00:13) |  38.5( 38.2) |   11:24:04 (Aug08) |   1.11 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:22(00:01:33) |  00:00:01(00:00:02) |   6.3(  5.9) |   11:24:06 (Aug08) |   1.11 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:22(00:01:33) |  00:00:00(00:00:00) |  -0.0(  0.0) |   11:24:06 (Aug08) |   1.11 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:proj_sorter ... 

Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
    Automatically cost grouped 10 clock gate paths.

Test connection status for design: proj_sorter
==============================================
Connected 0 out of 0 clock-gating instances.
  Decloning clock-gating logic from design:proj_sorter
Clock-gating declone status
===========================
Total number of clock-gating instances before: 5
Total number of clock-gating instances after : 5
Time taken by ConstProp Step: 00:00:00
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 1.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:00:59) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:23:32 (Aug08) |  787.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:01:10) |  00:00:09(00:00:11) |  29.4( 31.4) |   11:23:43 (Aug08) |   1.11 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:01:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:23:43 (Aug08) |   1.11 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:08(00:01:18) |  00:00:08(00:00:08) |  24.3( 22.9) |   11:23:51 (Aug08) |   1.10 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:08(00:01:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:23:51 (Aug08) |   1.10 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:20(00:01:31) |  00:00:12(00:00:13) |  37.3( 37.1) |   11:24:04 (Aug08) |   1.11 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:22(00:01:33) |  00:00:01(00:00:02) |   6.1(  5.7) |   11:24:06 (Aug08) |   1.11 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:22(00:01:33) |  00:00:00(00:00:00) |  -0.0(  0.0) |   11:24:06 (Aug08) |   1.11 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:23(00:01:34) |  00:00:01(00:00:01) |   3.0(  2.9) |   11:24:07 (Aug08) |   1.11 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                  5291        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                 5291        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_tns                   5291        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 7, CPU_Time 5.992637000000002
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:00:59) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:23:32 (Aug08) |  787.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:01:10) |  00:00:09(00:00:11) |  24.9( 26.2) |   11:23:43 (Aug08) |   1.11 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:01:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:23:43 (Aug08) |   1.11 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:08(00:01:18) |  00:00:08(00:00:08) |  20.5( 19.0) |   11:23:51 (Aug08) |   1.10 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:08(00:01:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:23:51 (Aug08) |   1.10 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:20(00:01:31) |  00:00:12(00:00:13) |  31.6( 31.0) |   11:24:04 (Aug08) |   1.11 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:22(00:01:33) |  00:00:01(00:00:02) |   5.1(  4.8) |   11:24:06 (Aug08) |   1.11 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:22(00:01:33) |  00:00:00(00:00:00) |  -0.0(  0.0) |   11:24:06 (Aug08) |   1.11 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:23(00:01:34) |  00:00:01(00:00:01) |   2.6(  2.4) |   11:24:07 (Aug08) |   1.11 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:29(00:01:41) |  00:00:05(00:00:07) |  15.4( 16.7) |   11:24:14 (Aug08) |   1.11 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:00:59) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:23:32 (Aug08) |  787.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:01:10) |  00:00:09(00:00:11) |  24.9( 26.2) |   11:23:43 (Aug08) |   1.11 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:01:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:23:43 (Aug08) |   1.11 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:08(00:01:18) |  00:00:08(00:00:08) |  20.5( 19.0) |   11:23:51 (Aug08) |   1.10 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:08(00:01:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:23:51 (Aug08) |   1.10 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:20(00:01:31) |  00:00:12(00:00:13) |  31.6( 31.0) |   11:24:04 (Aug08) |   1.11 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:22(00:01:33) |  00:00:01(00:00:02) |   5.1(  4.8) |   11:24:06 (Aug08) |   1.11 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:22(00:01:33) |  00:00:00(00:00:00) |  -0.0(  0.0) |   11:24:06 (Aug08) |   1.11 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:23(00:01:34) |  00:00:01(00:00:01) |   2.6(  2.4) |   11:24:07 (Aug08) |   1.11 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:29(00:01:41) |  00:00:05(00:00:07) |  15.4( 16.7) |   11:24:14 (Aug08) |   1.11 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:29(00:01:41) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:24:14 (Aug08) |   1.11 GB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       974      5845      1104
##>M:Pre Cleanup                        0         -         -       974      5845      1104
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      2         -         -       844      4037      1110
##>M:Const Prop                         0        45         0       844      4037      1110
##>M:Cleanup                            7        45         0       844      4037      1112
##>M:MBCI                               0         -         -       844      4037      1112
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                              14
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       23
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'proj_sorter'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
************************************************
************************************************
**   ENICSINFO: Starting stage post_syn_opt   **
************************************************
************************************************
ENICSINFO: Current time is: 08/08/2024 11:24
ENICSINFO: ----------------------------------
Error   : The selected flow setting has been removed. [SYNTH-29] [syn_opt]
        : The 'syn_opt -physical' flow is obsolete.
        : Contact Cadence support to understand current flows.
#@ End verbose source ../scripts/genus_sorter.tcl
1
@genus:root: 2> exit

Lic Summary:
[13:52:29.124680] Cdslmd servers: ip-10-0-87-58
[13:52:29.124696] Feature usage summary:
[13:52:29.124697] Genus_Synthesis

Normal exit.