/* Generated by Yosys 0.38 (git sha1 2b36bfab5, gcc 11.2.1 -fPIC -Os) */

module design67_15_45_top(clk, rst, in, out);
  input clk;
  input [31:0] in;
  output [31:0] out;
  input rst;
  wire \$auto_1002469 ;
  wire \$auto_1002470 ;
  wire \$auto_1002471 ;
  wire \$auto_1002472 ;
  wire \$auto_1002473 ;
  wire \$auto_1002474 ;
  wire \$auto_1002475 ;
  wire \$auto_1002476 ;
  wire \$auto_1002477 ;
  wire \$auto_1002478 ;
  wire \$auto_1002479 ;
  wire \$auto_1002480 ;
  wire \$auto_1002481 ;
  wire \$auto_1002482 ;
  wire \$auto_1002483 ;
  wire \$auto_1002484 ;
  wire \$auto_1002485 ;
  wire \$auto_1002486 ;
  wire \$auto_1002487 ;
  wire \$auto_1002488 ;
  wire \$auto_1002489 ;
  wire \$auto_1002490 ;
  wire \$auto_1002491 ;
  wire \$auto_1002492 ;
  wire \$auto_1002493 ;
  wire \$auto_1002494 ;
  wire \$auto_1002495 ;
  wire \$auto_1002496 ;
  wire \$auto_1002497 ;
  wire \$auto_1002498 ;
  wire \$auto_1002499 ;
  wire \$auto_1002500 ;
  wire \$auto_1002501 ;
  wire \$auto_1002502 ;
  wire \$auto_1002503 ;
  wire \$auto_1002504 ;
  wire \$auto_1002505 ;
  wire \$auto_1002506 ;
  wire \$auto_1002507 ;
  wire \$auto_1002508 ;
  wire \$auto_1002509 ;
  wire \$auto_1002510 ;
  wire \$auto_1002511 ;
  wire \$auto_1002512 ;
  wire \$auto_1002513 ;
  wire \$auto_1002514 ;
  wire \$auto_1002515 ;
  wire \$auto_1002516 ;
  wire \$auto_1002517 ;
  wire \$auto_1002518 ;
  wire \$auto_1002519 ;
  wire \$auto_1002520 ;
  wire \$auto_1002521 ;
  wire \$auto_1002522 ;
  wire \$auto_1002523 ;
  wire \$auto_1002524 ;
  wire \$auto_1002525 ;
  wire \$auto_1002526 ;
  wire \$auto_1002527 ;
  wire \$auto_1002528 ;
  wire \$auto_1002529 ;
  wire \$auto_1002530 ;
  wire \$auto_1002531 ;
  wire \$auto_1002532 ;
  wire \$auto_1002533 ;
  wire \$auto_1002534 ;
  wire \$auto_1002535 ;
  wire \$auto_1002536 ;
  wire \$auto_1002537 ;
  wire \$auto_1002538 ;
  wire \$auto_1002539 ;
  wire \$auto_1002540 ;
  wire \$auto_1002541 ;
  wire \$auto_1002542 ;
  wire \$auto_1002543 ;
  wire \$auto_1002544 ;
  wire \$auto_1002545 ;
  wire \$auto_1002546 ;
  wire \$auto_1002547 ;
  wire \$auto_1002548 ;
  wire \$auto_1002549 ;
  wire \$auto_1002550 ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:6.8-6.11" *)
  wire \$auto_1002568.clk ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire [31:0] \$auto_1002568.in ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:8.21-8.24" *)
  wire [31:0] \$auto_1002568.out ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:6.12-6.15" *)
  wire \$auto_1002568.rst ;
  wire \$clk_buf_$ibuf_clk ;
  wire \$flatten$auto_1002568.$auto_1002469 ;
  wire \$flatten$auto_1002568.$auto_1002470 ;
  wire \$flatten$auto_1002568.$auto_1002471 ;
  wire \$flatten$auto_1002568.$auto_1002472 ;
  wire \$flatten$auto_1002568.$auto_1002473 ;
  wire \$flatten$auto_1002568.$auto_1002474 ;
  wire \$flatten$auto_1002568.$auto_1002475 ;
  wire \$flatten$auto_1002568.$auto_1002476 ;
  wire \$flatten$auto_1002568.$auto_1002477 ;
  wire \$flatten$auto_1002568.$auto_1002478 ;
  wire \$flatten$auto_1002568.$auto_1002479 ;
  wire \$flatten$auto_1002568.$auto_1002480 ;
  wire \$flatten$auto_1002568.$auto_1002481 ;
  wire \$flatten$auto_1002568.$auto_1002482 ;
  wire \$flatten$auto_1002568.$auto_1002483 ;
  wire \$flatten$auto_1002568.$auto_1002484 ;
  wire \$flatten$auto_1002568.$auto_1002485 ;
  wire \$flatten$auto_1002568.$auto_1002486 ;
  wire \$flatten$auto_1002568.$auto_1002487 ;
  wire \$flatten$auto_1002568.$auto_1002488 ;
  wire \$flatten$auto_1002568.$auto_1002489 ;
  wire \$flatten$auto_1002568.$auto_1002490 ;
  wire \$flatten$auto_1002568.$auto_1002491 ;
  wire \$flatten$auto_1002568.$auto_1002492 ;
  wire \$flatten$auto_1002568.$auto_1002493 ;
  wire \$flatten$auto_1002568.$auto_1002494 ;
  wire \$flatten$auto_1002568.$auto_1002495 ;
  wire \$flatten$auto_1002568.$auto_1002496 ;
  wire \$flatten$auto_1002568.$auto_1002497 ;
  wire \$flatten$auto_1002568.$auto_1002498 ;
  wire \$flatten$auto_1002568.$auto_1002499 ;
  wire \$flatten$auto_1002568.$auto_1002500 ;
  wire \$flatten$auto_1002568.$auto_1002501 ;
  wire \$flatten$auto_1002568.$auto_1002502 ;
  wire \$flatten$auto_1002568.$auto_1002503 ;
  wire \$flatten$auto_1002568.$auto_1002504 ;
  wire \$flatten$auto_1002568.$auto_1002505 ;
  wire \$flatten$auto_1002568.$auto_1002506 ;
  wire \$flatten$auto_1002568.$auto_1002507 ;
  wire \$flatten$auto_1002568.$auto_1002508 ;
  wire \$flatten$auto_1002568.$auto_1002509 ;
  wire \$flatten$auto_1002568.$auto_1002510 ;
  wire \$flatten$auto_1002568.$auto_1002511 ;
  wire \$flatten$auto_1002568.$auto_1002512 ;
  wire \$flatten$auto_1002568.$auto_1002513 ;
  wire \$flatten$auto_1002568.$auto_1002514 ;
  wire \$flatten$auto_1002568.$auto_1002515 ;
  wire \$flatten$auto_1002568.$auto_1002516 ;
  wire \$flatten$auto_1002568.$auto_1002517 ;
  wire \$flatten$auto_1002568.$auto_1002518 ;
  wire \$flatten$auto_1002568.$auto_1002519 ;
  wire \$flatten$auto_1002568.$auto_1002520 ;
  wire \$flatten$auto_1002568.$auto_1002521 ;
  wire \$flatten$auto_1002568.$auto_1002522 ;
  wire \$flatten$auto_1002568.$auto_1002523 ;
  wire \$flatten$auto_1002568.$auto_1002524 ;
  wire \$flatten$auto_1002568.$auto_1002525 ;
  wire \$flatten$auto_1002568.$auto_1002526 ;
  wire \$flatten$auto_1002568.$auto_1002527 ;
  wire \$flatten$auto_1002568.$auto_1002528 ;
  wire \$flatten$auto_1002568.$auto_1002529 ;
  wire \$flatten$auto_1002568.$auto_1002530 ;
  wire \$flatten$auto_1002568.$auto_1002531 ;
  wire \$flatten$auto_1002568.$auto_1002532 ;
  wire \$flatten$auto_1002568.$auto_1002533 ;
  wire \$flatten$auto_1002568.$auto_1002534 ;
  wire \$flatten$auto_1002568.$auto_1002535 ;
  wire \$flatten$auto_1002568.$auto_1002536 ;
  wire \$flatten$auto_1002568.$auto_1002537 ;
  wire \$flatten$auto_1002568.$auto_1002538 ;
  wire \$flatten$auto_1002568.$auto_1002539 ;
  wire \$flatten$auto_1002568.$auto_1002540 ;
  wire \$flatten$auto_1002568.$auto_1002541 ;
  wire \$flatten$auto_1002568.$auto_1002542 ;
  wire \$flatten$auto_1002568.$auto_1002543 ;
  wire \$flatten$auto_1002568.$auto_1002544 ;
  wire \$flatten$auto_1002568.$auto_1002545 ;
  wire \$flatten$auto_1002568.$auto_1002546 ;
  wire \$flatten$auto_1002568.$auto_1002547 ;
  wire \$flatten$auto_1002568.$auto_1002548 ;
  wire \$flatten$auto_1002568.$auto_1002549 ;
  wire \$flatten$auto_1002568.$auto_1002550 ;
  wire \$flatten$auto_1002568.$clk_buf_$ibuf_clk ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:6.8-6.11" *)
  wire \$flatten$auto_1002568.$ibuf_clk ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$flatten$auto_1002568.$ibuf_in[0] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$flatten$auto_1002568.$ibuf_in[10] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$flatten$auto_1002568.$ibuf_in[11] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$flatten$auto_1002568.$ibuf_in[12] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$flatten$auto_1002568.$ibuf_in[13] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$flatten$auto_1002568.$ibuf_in[14] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$flatten$auto_1002568.$ibuf_in[15] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$flatten$auto_1002568.$ibuf_in[16] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$flatten$auto_1002568.$ibuf_in[17] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$flatten$auto_1002568.$ibuf_in[18] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$flatten$auto_1002568.$ibuf_in[19] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$flatten$auto_1002568.$ibuf_in[1] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$flatten$auto_1002568.$ibuf_in[20] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$flatten$auto_1002568.$ibuf_in[21] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$flatten$auto_1002568.$ibuf_in[22] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$flatten$auto_1002568.$ibuf_in[23] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$flatten$auto_1002568.$ibuf_in[24] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$flatten$auto_1002568.$ibuf_in[25] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$flatten$auto_1002568.$ibuf_in[26] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$flatten$auto_1002568.$ibuf_in[27] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$flatten$auto_1002568.$ibuf_in[28] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$flatten$auto_1002568.$ibuf_in[29] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$flatten$auto_1002568.$ibuf_in[2] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$flatten$auto_1002568.$ibuf_in[30] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$flatten$auto_1002568.$ibuf_in[31] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$flatten$auto_1002568.$ibuf_in[3] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$flatten$auto_1002568.$ibuf_in[4] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$flatten$auto_1002568.$ibuf_in[5] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$flatten$auto_1002568.$ibuf_in[6] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$flatten$auto_1002568.$ibuf_in[7] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$flatten$auto_1002568.$ibuf_in[8] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$flatten$auto_1002568.$ibuf_in[9] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:6.12-6.15" *)
  wire \$flatten$auto_1002568.$ibuf_rst ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:8.21-8.24" *)
  wire \$flatten$auto_1002568.$obuf_out[16] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:8.21-8.24" *)
  wire \$flatten$auto_1002568.$obuf_out[17] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:8.21-8.24" *)
  wire \$flatten$auto_1002568.$obuf_out[18] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:8.21-8.24" *)
  wire \$flatten$auto_1002568.$obuf_out[19] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:8.21-8.24" *)
  wire \$flatten$auto_1002568.$obuf_out[1] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:8.21-8.24" *)
  wire \$flatten$auto_1002568.$obuf_out[20] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:8.21-8.24" *)
  wire \$flatten$auto_1002568.$obuf_out[21] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:8.21-8.24" *)
  wire \$flatten$auto_1002568.$obuf_out[22] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:8.21-8.24" *)
  wire \$flatten$auto_1002568.$obuf_out[23] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:8.21-8.24" *)
  wire \$flatten$auto_1002568.$obuf_out[2] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:8.21-8.24" *)
  wire \$flatten$auto_1002568.$obuf_out[3] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:8.21-8.24" *)
  wire \$flatten$auto_1002568.$obuf_out[4] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:8.21-8.24" *)
  wire \$flatten$auto_1002568.$obuf_out[5] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:8.21-8.24" *)
  wire \$flatten$auto_1002568.$obuf_out[6] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:8.21-8.24" *)
  wire \$flatten$auto_1002568.$obuf_out[7] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:6.8-6.11" *)
  wire \$ibuf_clk ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$ibuf_in[0] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$ibuf_in[10] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$ibuf_in[11] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$ibuf_in[12] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$ibuf_in[13] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$ibuf_in[14] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$ibuf_in[15] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$ibuf_in[16] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$ibuf_in[17] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$ibuf_in[18] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$ibuf_in[19] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$ibuf_in[1] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$ibuf_in[20] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$ibuf_in[21] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$ibuf_in[22] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$ibuf_in[23] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$ibuf_in[24] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$ibuf_in[25] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$ibuf_in[26] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$ibuf_in[27] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$ibuf_in[28] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$ibuf_in[29] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$ibuf_in[2] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$ibuf_in[30] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$ibuf_in[31] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$ibuf_in[3] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$ibuf_in[4] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$ibuf_in[5] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$ibuf_in[6] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$ibuf_in[7] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$ibuf_in[8] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire \$ibuf_in[9] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:6.12-6.15" *)
  wire \$ibuf_rst ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:8.21-8.24" *)
  wire \$obuf_out[16] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:8.21-8.24" *)
  wire \$obuf_out[17] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:8.21-8.24" *)
  wire \$obuf_out[18] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:8.21-8.24" *)
  wire \$obuf_out[19] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:8.21-8.24" *)
  wire \$obuf_out[1] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:8.21-8.24" *)
  wire \$obuf_out[20] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:8.21-8.24" *)
  wire \$obuf_out[21] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:8.21-8.24" *)
  wire \$obuf_out[22] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:8.21-8.24" *)
  wire \$obuf_out[23] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:8.21-8.24" *)
  wire \$obuf_out[2] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:8.21-8.24" *)
  wire \$obuf_out[3] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:8.21-8.24" *)
  wire \$obuf_out[4] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:8.21-8.24" *)
  wire \$obuf_out[5] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:8.21-8.24" *)
  wire \$obuf_out[6] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:8.21-8.24" *)
  wire \$obuf_out[7] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:6.8-6.11" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:6.8-6.11" *)
  wire clk;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:7.20-7.22" *)
  wire [31:0] in;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:8.21-8.24" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:8.21-8.24" *)
  wire [31:0] out;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:6.12-6.15" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-08-27-22-44-49_T11882R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v:6.12-6.15" *)
  wire rst;
  fabric_design67_15_45_top \$auto_1002567  (
    .\$auto_1002469 (\$auto_1002469 ),
    .\$auto_1002470 (\$auto_1002470 ),
    .\$auto_1002471 (\$auto_1002471 ),
    .\$auto_1002472 (\$auto_1002472 ),
    .\$auto_1002473 (\$auto_1002473 ),
    .\$auto_1002474 (\$auto_1002474 ),
    .\$auto_1002475 (\$auto_1002475 ),
    .\$auto_1002476 (\$auto_1002476 ),
    .\$auto_1002477 (\$auto_1002477 ),
    .\$auto_1002478 (\$auto_1002478 ),
    .\$auto_1002479 (\$auto_1002479 ),
    .\$auto_1002480 (\$auto_1002480 ),
    .\$auto_1002481 (\$auto_1002481 ),
    .\$auto_1002482 (\$auto_1002482 ),
    .\$auto_1002483 (\$auto_1002483 ),
    .\$auto_1002484 (\$auto_1002484 ),
    .\$auto_1002485 (\$auto_1002485 ),
    .\$auto_1002486 (\$auto_1002486 ),
    .\$auto_1002487 (\$auto_1002487 ),
    .\$auto_1002488 (\$auto_1002488 ),
    .\$auto_1002489 (\$auto_1002489 ),
    .\$auto_1002490 (\$auto_1002490 ),
    .\$auto_1002491 (\$auto_1002491 ),
    .\$auto_1002492 (\$auto_1002492 ),
    .\$auto_1002493 (\$auto_1002493 ),
    .\$auto_1002494 (\$auto_1002494 ),
    .\$auto_1002495 (\$auto_1002495 ),
    .\$auto_1002496 (\$auto_1002496 ),
    .\$auto_1002497 (\$auto_1002497 ),
    .\$auto_1002498 (\$auto_1002498 ),
    .\$auto_1002499 (\$auto_1002499 ),
    .\$auto_1002500 (\$auto_1002500 ),
    .\$auto_1002501 (\$auto_1002501 ),
    .\$auto_1002502 (\$auto_1002502 ),
    .\$auto_1002503 (\$auto_1002503 ),
    .\$auto_1002504 (\$auto_1002504 ),
    .\$auto_1002505 (\$auto_1002505 ),
    .\$auto_1002506 (\$auto_1002506 ),
    .\$auto_1002507 (\$auto_1002507 ),
    .\$auto_1002508 (\$auto_1002508 ),
    .\$auto_1002509 (\$auto_1002509 ),
    .\$auto_1002510 (\$auto_1002510 ),
    .\$auto_1002511 (\$auto_1002511 ),
    .\$auto_1002512 (\$auto_1002512 ),
    .\$auto_1002513 (\$auto_1002513 ),
    .\$auto_1002514 (\$auto_1002514 ),
    .\$auto_1002515 (\$auto_1002515 ),
    .\$auto_1002516 (\$auto_1002516 ),
    .\$auto_1002517 (\$auto_1002517 ),
    .\$auto_1002518 (\$auto_1002518 ),
    .\$auto_1002519 (\$auto_1002519 ),
    .\$auto_1002520 (\$auto_1002520 ),
    .\$auto_1002521 (\$auto_1002521 ),
    .\$auto_1002522 (\$auto_1002522 ),
    .\$auto_1002523 (\$auto_1002523 ),
    .\$auto_1002524 (\$auto_1002524 ),
    .\$auto_1002525 (\$auto_1002525 ),
    .\$auto_1002526 (\$auto_1002526 ),
    .\$auto_1002527 (\$auto_1002527 ),
    .\$auto_1002528 (\$auto_1002528 ),
    .\$auto_1002529 (\$auto_1002529 ),
    .\$auto_1002530 (\$auto_1002530 ),
    .\$auto_1002531 (\$auto_1002531 ),
    .\$auto_1002532 (\$auto_1002532 ),
    .\$auto_1002533 (\$auto_1002533 ),
    .\$auto_1002534 (\$auto_1002534 ),
    .\$auto_1002535 (\$auto_1002535 ),
    .\$auto_1002536 (\$auto_1002536 ),
    .\$auto_1002537 (\$auto_1002537 ),
    .\$auto_1002538 (\$auto_1002538 ),
    .\$auto_1002539 (\$auto_1002539 ),
    .\$auto_1002540 (\$auto_1002540 ),
    .\$auto_1002541 (\$auto_1002541 ),
    .\$auto_1002542 (\$auto_1002542 ),
    .\$auto_1002543 (\$auto_1002543 ),
    .\$auto_1002544 (\$auto_1002544 ),
    .\$auto_1002545 (\$auto_1002545 ),
    .\$auto_1002546 (\$auto_1002546 ),
    .\$auto_1002547 (\$auto_1002547 ),
    .\$auto_1002548 (\$auto_1002548 ),
    .\$auto_1002549 (\$auto_1002549 ),
    .\$auto_1002550 (\$auto_1002550 ),
    .\$clk_buf_$ibuf_clk (\$clk_buf_$ibuf_clk ),
    .\$ibuf_in[0] (\$ibuf_in[0] ),
    .\$ibuf_in[10] (\$ibuf_in[10] ),
    .\$ibuf_in[11] (\$ibuf_in[11] ),
    .\$ibuf_in[12] (\$ibuf_in[12] ),
    .\$ibuf_in[13] (\$ibuf_in[13] ),
    .\$ibuf_in[14] (\$ibuf_in[14] ),
    .\$ibuf_in[15] (\$ibuf_in[15] ),
    .\$ibuf_in[16] (\$ibuf_in[16] ),
    .\$ibuf_in[17] (\$ibuf_in[17] ),
    .\$ibuf_in[18] (\$ibuf_in[18] ),
    .\$ibuf_in[19] (\$ibuf_in[19] ),
    .\$ibuf_in[1] (\$ibuf_in[1] ),
    .\$ibuf_in[20] (\$ibuf_in[20] ),
    .\$ibuf_in[21] (\$ibuf_in[21] ),
    .\$ibuf_in[22] (\$ibuf_in[22] ),
    .\$ibuf_in[23] (\$ibuf_in[23] ),
    .\$ibuf_in[24] (\$ibuf_in[24] ),
    .\$ibuf_in[25] (\$ibuf_in[25] ),
    .\$ibuf_in[26] (\$ibuf_in[26] ),
    .\$ibuf_in[27] (\$ibuf_in[27] ),
    .\$ibuf_in[28] (\$ibuf_in[28] ),
    .\$ibuf_in[29] (\$ibuf_in[29] ),
    .\$ibuf_in[2] (\$ibuf_in[2] ),
    .\$ibuf_in[30] (\$ibuf_in[30] ),
    .\$ibuf_in[31] (\$ibuf_in[31] ),
    .\$ibuf_in[3] (\$ibuf_in[3] ),
    .\$ibuf_in[4] (\$ibuf_in[4] ),
    .\$ibuf_in[5] (\$ibuf_in[5] ),
    .\$ibuf_in[6] (\$ibuf_in[6] ),
    .\$ibuf_in[7] (\$ibuf_in[7] ),
    .\$ibuf_in[8] (\$ibuf_in[8] ),
    .\$ibuf_in[9] (\$ibuf_in[9] ),
    .\$ibuf_rst (\$ibuf_rst ),
    .\$obuf_out[16] (\$obuf_out[16] ),
    .\$obuf_out[17] (\$obuf_out[17] ),
    .\$obuf_out[18] (\$obuf_out[18] ),
    .\$obuf_out[19] (\$obuf_out[19] ),
    .\$obuf_out[1] (\$obuf_out[1] ),
    .\$obuf_out[20] (\$obuf_out[20] ),
    .\$obuf_out[21] (\$obuf_out[21] ),
    .\$obuf_out[22] (\$obuf_out[22] ),
    .\$obuf_out[23] (\$obuf_out[23] ),
    .\$obuf_out[2] (\$obuf_out[2] ),
    .\$obuf_out[3] (\$obuf_out[3] ),
    .\$obuf_out[4] (\$obuf_out[4] ),
    .\$obuf_out[5] (\$obuf_out[5] ),
    .\$obuf_out[6] (\$obuf_out[6] ),
    .\$obuf_out[7] (\$obuf_out[7] )
  );
  (* keep = 32'sd1 *)
  CLK_BUF \$flatten$auto_1002568.$clkbuf$design67_15_45_top.$ibuf_clk  (
    .I(\$flatten$auto_1002568.$ibuf_clk ),
    .O(\$flatten$auto_1002568.$clk_buf_$ibuf_clk )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_1002568.$ibuf$design67_15_45_top.$ibuf_clk  (
    .EN(\$flatten$auto_1002568.$auto_1002469 ),
    .I(\$auto_1002568.clk ),
    .O(\$flatten$auto_1002568.$ibuf_clk )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_1002568.$ibuf$design67_15_45_top.$ibuf_in  (
    .EN(\$flatten$auto_1002568.$auto_1002470 ),
    .I(\$auto_1002568.in [0]),
    .O(\$flatten$auto_1002568.$ibuf_in[0] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_1002568.$ibuf$design67_15_45_top.$ibuf_in_1  (
    .EN(\$flatten$auto_1002568.$auto_1002471 ),
    .I(\$auto_1002568.in [1]),
    .O(\$flatten$auto_1002568.$ibuf_in[1] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_1002568.$ibuf$design67_15_45_top.$ibuf_in_10  (
    .EN(\$flatten$auto_1002568.$auto_1002472 ),
    .I(\$auto_1002568.in [10]),
    .O(\$flatten$auto_1002568.$ibuf_in[10] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_1002568.$ibuf$design67_15_45_top.$ibuf_in_11  (
    .EN(\$flatten$auto_1002568.$auto_1002473 ),
    .I(\$auto_1002568.in [11]),
    .O(\$flatten$auto_1002568.$ibuf_in[11] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_1002568.$ibuf$design67_15_45_top.$ibuf_in_12  (
    .EN(\$flatten$auto_1002568.$auto_1002474 ),
    .I(\$auto_1002568.in [12]),
    .O(\$flatten$auto_1002568.$ibuf_in[12] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_1002568.$ibuf$design67_15_45_top.$ibuf_in_13  (
    .EN(\$flatten$auto_1002568.$auto_1002475 ),
    .I(\$auto_1002568.in [13]),
    .O(\$flatten$auto_1002568.$ibuf_in[13] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_1002568.$ibuf$design67_15_45_top.$ibuf_in_14  (
    .EN(\$flatten$auto_1002568.$auto_1002476 ),
    .I(\$auto_1002568.in [14]),
    .O(\$flatten$auto_1002568.$ibuf_in[14] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_1002568.$ibuf$design67_15_45_top.$ibuf_in_15  (
    .EN(\$flatten$auto_1002568.$auto_1002477 ),
    .I(\$auto_1002568.in [15]),
    .O(\$flatten$auto_1002568.$ibuf_in[15] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_1002568.$ibuf$design67_15_45_top.$ibuf_in_16  (
    .EN(\$flatten$auto_1002568.$auto_1002478 ),
    .I(\$auto_1002568.in [16]),
    .O(\$flatten$auto_1002568.$ibuf_in[16] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_1002568.$ibuf$design67_15_45_top.$ibuf_in_17  (
    .EN(\$flatten$auto_1002568.$auto_1002479 ),
    .I(\$auto_1002568.in [17]),
    .O(\$flatten$auto_1002568.$ibuf_in[17] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_1002568.$ibuf$design67_15_45_top.$ibuf_in_18  (
    .EN(\$flatten$auto_1002568.$auto_1002480 ),
    .I(\$auto_1002568.in [18]),
    .O(\$flatten$auto_1002568.$ibuf_in[18] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_1002568.$ibuf$design67_15_45_top.$ibuf_in_19  (
    .EN(\$flatten$auto_1002568.$auto_1002481 ),
    .I(\$auto_1002568.in [19]),
    .O(\$flatten$auto_1002568.$ibuf_in[19] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_1002568.$ibuf$design67_15_45_top.$ibuf_in_2  (
    .EN(\$flatten$auto_1002568.$auto_1002482 ),
    .I(\$auto_1002568.in [2]),
    .O(\$flatten$auto_1002568.$ibuf_in[2] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_1002568.$ibuf$design67_15_45_top.$ibuf_in_20  (
    .EN(\$flatten$auto_1002568.$auto_1002483 ),
    .I(\$auto_1002568.in [20]),
    .O(\$flatten$auto_1002568.$ibuf_in[20] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_1002568.$ibuf$design67_15_45_top.$ibuf_in_21  (
    .EN(\$flatten$auto_1002568.$auto_1002484 ),
    .I(\$auto_1002568.in [21]),
    .O(\$flatten$auto_1002568.$ibuf_in[21] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_1002568.$ibuf$design67_15_45_top.$ibuf_in_22  (
    .EN(\$flatten$auto_1002568.$auto_1002485 ),
    .I(\$auto_1002568.in [22]),
    .O(\$flatten$auto_1002568.$ibuf_in[22] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_1002568.$ibuf$design67_15_45_top.$ibuf_in_23  (
    .EN(\$flatten$auto_1002568.$auto_1002486 ),
    .I(\$auto_1002568.in [23]),
    .O(\$flatten$auto_1002568.$ibuf_in[23] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_1002568.$ibuf$design67_15_45_top.$ibuf_in_24  (
    .EN(\$flatten$auto_1002568.$auto_1002487 ),
    .I(\$auto_1002568.in [24]),
    .O(\$flatten$auto_1002568.$ibuf_in[24] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_1002568.$ibuf$design67_15_45_top.$ibuf_in_25  (
    .EN(\$flatten$auto_1002568.$auto_1002488 ),
    .I(\$auto_1002568.in [25]),
    .O(\$flatten$auto_1002568.$ibuf_in[25] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_1002568.$ibuf$design67_15_45_top.$ibuf_in_26  (
    .EN(\$flatten$auto_1002568.$auto_1002489 ),
    .I(\$auto_1002568.in [26]),
    .O(\$flatten$auto_1002568.$ibuf_in[26] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_1002568.$ibuf$design67_15_45_top.$ibuf_in_27  (
    .EN(\$flatten$auto_1002568.$auto_1002490 ),
    .I(\$auto_1002568.in [27]),
    .O(\$flatten$auto_1002568.$ibuf_in[27] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_1002568.$ibuf$design67_15_45_top.$ibuf_in_28  (
    .EN(\$flatten$auto_1002568.$auto_1002491 ),
    .I(\$auto_1002568.in [28]),
    .O(\$flatten$auto_1002568.$ibuf_in[28] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_1002568.$ibuf$design67_15_45_top.$ibuf_in_29  (
    .EN(\$flatten$auto_1002568.$auto_1002492 ),
    .I(\$auto_1002568.in [29]),
    .O(\$flatten$auto_1002568.$ibuf_in[29] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_1002568.$ibuf$design67_15_45_top.$ibuf_in_3  (
    .EN(\$flatten$auto_1002568.$auto_1002493 ),
    .I(\$auto_1002568.in [3]),
    .O(\$flatten$auto_1002568.$ibuf_in[3] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_1002568.$ibuf$design67_15_45_top.$ibuf_in_30  (
    .EN(\$flatten$auto_1002568.$auto_1002494 ),
    .I(\$auto_1002568.in [30]),
    .O(\$flatten$auto_1002568.$ibuf_in[30] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_1002568.$ibuf$design67_15_45_top.$ibuf_in_31  (
    .EN(\$flatten$auto_1002568.$auto_1002495 ),
    .I(\$auto_1002568.in [31]),
    .O(\$flatten$auto_1002568.$ibuf_in[31] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_1002568.$ibuf$design67_15_45_top.$ibuf_in_4  (
    .EN(\$flatten$auto_1002568.$auto_1002496 ),
    .I(\$auto_1002568.in [4]),
    .O(\$flatten$auto_1002568.$ibuf_in[4] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_1002568.$ibuf$design67_15_45_top.$ibuf_in_5  (
    .EN(\$flatten$auto_1002568.$auto_1002497 ),
    .I(\$auto_1002568.in [5]),
    .O(\$flatten$auto_1002568.$ibuf_in[5] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_1002568.$ibuf$design67_15_45_top.$ibuf_in_6  (
    .EN(\$flatten$auto_1002568.$auto_1002498 ),
    .I(\$auto_1002568.in [6]),
    .O(\$flatten$auto_1002568.$ibuf_in[6] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_1002568.$ibuf$design67_15_45_top.$ibuf_in_7  (
    .EN(\$flatten$auto_1002568.$auto_1002499 ),
    .I(\$auto_1002568.in [7]),
    .O(\$flatten$auto_1002568.$ibuf_in[7] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_1002568.$ibuf$design67_15_45_top.$ibuf_in_8  (
    .EN(\$flatten$auto_1002568.$auto_1002500 ),
    .I(\$auto_1002568.in [8]),
    .O(\$flatten$auto_1002568.$ibuf_in[8] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_1002568.$ibuf$design67_15_45_top.$ibuf_in_9  (
    .EN(\$flatten$auto_1002568.$auto_1002501 ),
    .I(\$auto_1002568.in [9]),
    .O(\$flatten$auto_1002568.$ibuf_in[9] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_1002568.$ibuf$design67_15_45_top.$ibuf_rst  (
    .EN(\$flatten$auto_1002568.$auto_1002502 ),
    .I(\$auto_1002568.rst ),
    .O(\$flatten$auto_1002568.$ibuf_rst )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_1002568.$obuf$design67_15_45_top.$obuf_out  (
    .I(\$flatten$auto_1002568.$obuf_out[2] ),
    .O(\$auto_1002568.out [0]),
    .T(\$flatten$auto_1002568.$auto_1002503 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_1002568.$obuf$design67_15_45_top.$obuf_out_1  (
    .I(\$flatten$auto_1002568.$obuf_out[1] ),
    .O(\$auto_1002568.out [1]),
    .T(\$flatten$auto_1002568.$auto_1002504 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_1002568.$obuf$design67_15_45_top.$obuf_out_10  (
    .I(\$flatten$auto_1002568.$auto_1002505 ),
    .O(\$auto_1002568.out [10]),
    .T(\$flatten$auto_1002568.$auto_1002506 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_1002568.$obuf$design67_15_45_top.$obuf_out_11  (
    .I(\$flatten$auto_1002568.$auto_1002507 ),
    .O(\$auto_1002568.out [11]),
    .T(\$flatten$auto_1002568.$auto_1002508 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_1002568.$obuf$design67_15_45_top.$obuf_out_12  (
    .I(\$flatten$auto_1002568.$auto_1002509 ),
    .O(\$auto_1002568.out [12]),
    .T(\$flatten$auto_1002568.$auto_1002510 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_1002568.$obuf$design67_15_45_top.$obuf_out_13  (
    .I(\$flatten$auto_1002568.$auto_1002511 ),
    .O(\$auto_1002568.out [13]),
    .T(\$flatten$auto_1002568.$auto_1002512 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_1002568.$obuf$design67_15_45_top.$obuf_out_14  (
    .I(\$flatten$auto_1002568.$auto_1002513 ),
    .O(\$auto_1002568.out [14]),
    .T(\$flatten$auto_1002568.$auto_1002514 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_1002568.$obuf$design67_15_45_top.$obuf_out_15  (
    .I(\$flatten$auto_1002568.$auto_1002515 ),
    .O(\$auto_1002568.out [15]),
    .T(\$flatten$auto_1002568.$auto_1002516 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_1002568.$obuf$design67_15_45_top.$obuf_out_16  (
    .I(\$flatten$auto_1002568.$obuf_out[16] ),
    .O(\$auto_1002568.out [16]),
    .T(\$flatten$auto_1002568.$auto_1002517 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_1002568.$obuf$design67_15_45_top.$obuf_out_17  (
    .I(\$flatten$auto_1002568.$obuf_out[17] ),
    .O(\$auto_1002568.out [17]),
    .T(\$flatten$auto_1002568.$auto_1002518 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_1002568.$obuf$design67_15_45_top.$obuf_out_18  (
    .I(\$flatten$auto_1002568.$obuf_out[18] ),
    .O(\$auto_1002568.out [18]),
    .T(\$flatten$auto_1002568.$auto_1002519 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_1002568.$obuf$design67_15_45_top.$obuf_out_19  (
    .I(\$flatten$auto_1002568.$obuf_out[19] ),
    .O(\$auto_1002568.out [19]),
    .T(\$flatten$auto_1002568.$auto_1002520 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_1002568.$obuf$design67_15_45_top.$obuf_out_2  (
    .I(\$flatten$auto_1002568.$obuf_out[2] ),
    .O(\$auto_1002568.out [2]),
    .T(\$flatten$auto_1002568.$auto_1002521 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_1002568.$obuf$design67_15_45_top.$obuf_out_20  (
    .I(\$flatten$auto_1002568.$obuf_out[20] ),
    .O(\$auto_1002568.out [20]),
    .T(\$flatten$auto_1002568.$auto_1002522 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_1002568.$obuf$design67_15_45_top.$obuf_out_21  (
    .I(\$flatten$auto_1002568.$obuf_out[21] ),
    .O(\$auto_1002568.out [21]),
    .T(\$flatten$auto_1002568.$auto_1002523 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_1002568.$obuf$design67_15_45_top.$obuf_out_22  (
    .I(\$flatten$auto_1002568.$obuf_out[22] ),
    .O(\$auto_1002568.out [22]),
    .T(\$flatten$auto_1002568.$auto_1002524 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_1002568.$obuf$design67_15_45_top.$obuf_out_23  (
    .I(\$flatten$auto_1002568.$obuf_out[23] ),
    .O(\$auto_1002568.out [23]),
    .T(\$flatten$auto_1002568.$auto_1002525 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_1002568.$obuf$design67_15_45_top.$obuf_out_24  (
    .I(\$flatten$auto_1002568.$auto_1002526 ),
    .O(\$auto_1002568.out [24]),
    .T(\$flatten$auto_1002568.$auto_1002527 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_1002568.$obuf$design67_15_45_top.$obuf_out_25  (
    .I(\$flatten$auto_1002568.$auto_1002528 ),
    .O(\$auto_1002568.out [25]),
    .T(\$flatten$auto_1002568.$auto_1002529 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_1002568.$obuf$design67_15_45_top.$obuf_out_26  (
    .I(\$flatten$auto_1002568.$auto_1002530 ),
    .O(\$auto_1002568.out [26]),
    .T(\$flatten$auto_1002568.$auto_1002531 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_1002568.$obuf$design67_15_45_top.$obuf_out_27  (
    .I(\$flatten$auto_1002568.$auto_1002532 ),
    .O(\$auto_1002568.out [27]),
    .T(\$flatten$auto_1002568.$auto_1002533 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_1002568.$obuf$design67_15_45_top.$obuf_out_28  (
    .I(\$flatten$auto_1002568.$auto_1002534 ),
    .O(\$auto_1002568.out [28]),
    .T(\$flatten$auto_1002568.$auto_1002535 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_1002568.$obuf$design67_15_45_top.$obuf_out_29  (
    .I(\$flatten$auto_1002568.$auto_1002536 ),
    .O(\$auto_1002568.out [29]),
    .T(\$flatten$auto_1002568.$auto_1002537 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_1002568.$obuf$design67_15_45_top.$obuf_out_3  (
    .I(\$flatten$auto_1002568.$obuf_out[3] ),
    .O(\$auto_1002568.out [3]),
    .T(\$flatten$auto_1002568.$auto_1002538 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_1002568.$obuf$design67_15_45_top.$obuf_out_30  (
    .I(\$flatten$auto_1002568.$auto_1002539 ),
    .O(\$auto_1002568.out [30]),
    .T(\$flatten$auto_1002568.$auto_1002540 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_1002568.$obuf$design67_15_45_top.$obuf_out_31  (
    .I(\$flatten$auto_1002568.$auto_1002541 ),
    .O(\$auto_1002568.out [31]),
    .T(\$flatten$auto_1002568.$auto_1002542 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_1002568.$obuf$design67_15_45_top.$obuf_out_4  (
    .I(\$flatten$auto_1002568.$obuf_out[4] ),
    .O(\$auto_1002568.out [4]),
    .T(\$flatten$auto_1002568.$auto_1002543 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_1002568.$obuf$design67_15_45_top.$obuf_out_5  (
    .I(\$flatten$auto_1002568.$obuf_out[5] ),
    .O(\$auto_1002568.out [5]),
    .T(\$flatten$auto_1002568.$auto_1002544 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_1002568.$obuf$design67_15_45_top.$obuf_out_6  (
    .I(\$flatten$auto_1002568.$obuf_out[6] ),
    .O(\$auto_1002568.out [6]),
    .T(\$flatten$auto_1002568.$auto_1002545 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_1002568.$obuf$design67_15_45_top.$obuf_out_7  (
    .I(\$flatten$auto_1002568.$obuf_out[7] ),
    .O(\$auto_1002568.out [7]),
    .T(\$flatten$auto_1002568.$auto_1002546 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_1002568.$obuf$design67_15_45_top.$obuf_out_8  (
    .I(\$flatten$auto_1002568.$auto_1002547 ),
    .O(\$auto_1002568.out [8]),
    .T(\$flatten$auto_1002568.$auto_1002548 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_1002568.$obuf$design67_15_45_top.$obuf_out_9  (
    .I(\$flatten$auto_1002568.$auto_1002549 ),
    .O(\$auto_1002568.out [9]),
    .T(\$flatten$auto_1002568.$auto_1002550 )
  );
  assign \$flatten$auto_1002568.$auto_1002550  = \$auto_1002550 ;
  assign \$flatten$auto_1002568.$auto_1002549  = \$auto_1002549 ;
  assign \$flatten$auto_1002568.$auto_1002548  = \$auto_1002548 ;
  assign \$flatten$auto_1002568.$auto_1002547  = \$auto_1002547 ;
  assign \$flatten$auto_1002568.$auto_1002546  = \$auto_1002546 ;
  assign \$flatten$auto_1002568.$auto_1002545  = \$auto_1002545 ;
  assign \$flatten$auto_1002568.$auto_1002544  = \$auto_1002544 ;
  assign \$flatten$auto_1002568.$auto_1002543  = \$auto_1002543 ;
  assign \$flatten$auto_1002568.$auto_1002542  = \$auto_1002542 ;
  assign \$flatten$auto_1002568.$auto_1002541  = \$auto_1002541 ;
  assign \$flatten$auto_1002568.$auto_1002540  = \$auto_1002540 ;
  assign \$flatten$auto_1002568.$auto_1002539  = \$auto_1002539 ;
  assign \$flatten$auto_1002568.$auto_1002538  = \$auto_1002538 ;
  assign \$flatten$auto_1002568.$auto_1002537  = \$auto_1002537 ;
  assign \$flatten$auto_1002568.$auto_1002536  = \$auto_1002536 ;
  assign \$flatten$auto_1002568.$auto_1002535  = \$auto_1002535 ;
  assign \$flatten$auto_1002568.$auto_1002534  = \$auto_1002534 ;
  assign \$flatten$auto_1002568.$auto_1002533  = \$auto_1002533 ;
  assign \$flatten$auto_1002568.$auto_1002532  = \$auto_1002532 ;
  assign \$flatten$auto_1002568.$auto_1002531  = \$auto_1002531 ;
  assign \$flatten$auto_1002568.$auto_1002530  = \$auto_1002530 ;
  assign \$flatten$auto_1002568.$auto_1002529  = \$auto_1002529 ;
  assign \$flatten$auto_1002568.$auto_1002528  = \$auto_1002528 ;
  assign \$flatten$auto_1002568.$auto_1002527  = \$auto_1002527 ;
  assign \$flatten$auto_1002568.$auto_1002526  = \$auto_1002526 ;
  assign \$flatten$auto_1002568.$auto_1002525  = \$auto_1002525 ;
  assign \$flatten$auto_1002568.$auto_1002524  = \$auto_1002524 ;
  assign \$flatten$auto_1002568.$auto_1002523  = \$auto_1002523 ;
  assign \$flatten$auto_1002568.$auto_1002522  = \$auto_1002522 ;
  assign \$flatten$auto_1002568.$auto_1002521  = \$auto_1002521 ;
  assign \$flatten$auto_1002568.$auto_1002520  = \$auto_1002520 ;
  assign \$flatten$auto_1002568.$auto_1002519  = \$auto_1002519 ;
  assign \$flatten$auto_1002568.$auto_1002518  = \$auto_1002518 ;
  assign \$flatten$auto_1002568.$auto_1002517  = \$auto_1002517 ;
  assign \$flatten$auto_1002568.$auto_1002516  = \$auto_1002516 ;
  assign \$flatten$auto_1002568.$auto_1002515  = \$auto_1002515 ;
  assign \$flatten$auto_1002568.$auto_1002514  = \$auto_1002514 ;
  assign \$flatten$auto_1002568.$auto_1002513  = \$auto_1002513 ;
  assign \$flatten$auto_1002568.$auto_1002512  = \$auto_1002512 ;
  assign \$flatten$auto_1002568.$auto_1002511  = \$auto_1002511 ;
  assign \$flatten$auto_1002568.$auto_1002510  = \$auto_1002510 ;
  assign \$flatten$auto_1002568.$auto_1002509  = \$auto_1002509 ;
  assign \$flatten$auto_1002568.$auto_1002508  = \$auto_1002508 ;
  assign \$flatten$auto_1002568.$auto_1002507  = \$auto_1002507 ;
  assign \$flatten$auto_1002568.$auto_1002506  = \$auto_1002506 ;
  assign \$flatten$auto_1002568.$auto_1002505  = \$auto_1002505 ;
  assign \$flatten$auto_1002568.$auto_1002504  = \$auto_1002504 ;
  assign \$flatten$auto_1002568.$auto_1002503  = \$auto_1002503 ;
  assign \$flatten$auto_1002568.$auto_1002502  = \$auto_1002502 ;
  assign \$flatten$auto_1002568.$auto_1002501  = \$auto_1002501 ;
  assign \$flatten$auto_1002568.$auto_1002500  = \$auto_1002500 ;
  assign \$flatten$auto_1002568.$auto_1002499  = \$auto_1002499 ;
  assign \$flatten$auto_1002568.$auto_1002498  = \$auto_1002498 ;
  assign \$flatten$auto_1002568.$auto_1002497  = \$auto_1002497 ;
  assign \$flatten$auto_1002568.$auto_1002496  = \$auto_1002496 ;
  assign \$flatten$auto_1002568.$auto_1002495  = \$auto_1002495 ;
  assign \$flatten$auto_1002568.$auto_1002494  = \$auto_1002494 ;
  assign \$flatten$auto_1002568.$auto_1002493  = \$auto_1002493 ;
  assign \$flatten$auto_1002568.$auto_1002492  = \$auto_1002492 ;
  assign \$flatten$auto_1002568.$auto_1002491  = \$auto_1002491 ;
  assign \$flatten$auto_1002568.$auto_1002490  = \$auto_1002490 ;
  assign \$flatten$auto_1002568.$auto_1002489  = \$auto_1002489 ;
  assign \$flatten$auto_1002568.$auto_1002488  = \$auto_1002488 ;
  assign \$flatten$auto_1002568.$auto_1002487  = \$auto_1002487 ;
  assign \$flatten$auto_1002568.$auto_1002486  = \$auto_1002486 ;
  assign \$flatten$auto_1002568.$auto_1002485  = \$auto_1002485 ;
  assign \$flatten$auto_1002568.$auto_1002484  = \$auto_1002484 ;
  assign \$flatten$auto_1002568.$auto_1002483  = \$auto_1002483 ;
  assign \$flatten$auto_1002568.$auto_1002482  = \$auto_1002482 ;
  assign \$flatten$auto_1002568.$auto_1002481  = \$auto_1002481 ;
  assign \$flatten$auto_1002568.$auto_1002480  = \$auto_1002480 ;
  assign \$flatten$auto_1002568.$auto_1002479  = \$auto_1002479 ;
  assign \$flatten$auto_1002568.$auto_1002478  = \$auto_1002478 ;
  assign \$flatten$auto_1002568.$auto_1002477  = \$auto_1002477 ;
  assign \$flatten$auto_1002568.$auto_1002476  = \$auto_1002476 ;
  assign \$flatten$auto_1002568.$auto_1002475  = \$auto_1002475 ;
  assign \$flatten$auto_1002568.$auto_1002474  = \$auto_1002474 ;
  assign \$flatten$auto_1002568.$auto_1002473  = \$auto_1002473 ;
  assign \$flatten$auto_1002568.$auto_1002472  = \$auto_1002472 ;
  assign \$flatten$auto_1002568.$auto_1002471  = \$auto_1002471 ;
  assign \$flatten$auto_1002568.$auto_1002470  = \$auto_1002470 ;
  assign \$flatten$auto_1002568.$auto_1002469  = \$auto_1002469 ;
  assign \$clk_buf_$ibuf_clk  = \$flatten$auto_1002568.$clk_buf_$ibuf_clk ;
  assign \$ibuf_in[0]  = \$flatten$auto_1002568.$ibuf_in[0] ;
  assign \$ibuf_in[10]  = \$flatten$auto_1002568.$ibuf_in[10] ;
  assign \$ibuf_in[11]  = \$flatten$auto_1002568.$ibuf_in[11] ;
  assign \$ibuf_in[12]  = \$flatten$auto_1002568.$ibuf_in[12] ;
  assign \$ibuf_in[13]  = \$flatten$auto_1002568.$ibuf_in[13] ;
  assign \$ibuf_in[14]  = \$flatten$auto_1002568.$ibuf_in[14] ;
  assign \$ibuf_in[15]  = \$flatten$auto_1002568.$ibuf_in[15] ;
  assign \$ibuf_in[16]  = \$flatten$auto_1002568.$ibuf_in[16] ;
  assign \$ibuf_in[17]  = \$flatten$auto_1002568.$ibuf_in[17] ;
  assign \$ibuf_in[18]  = \$flatten$auto_1002568.$ibuf_in[18] ;
  assign \$ibuf_in[19]  = \$flatten$auto_1002568.$ibuf_in[19] ;
  assign \$ibuf_in[1]  = \$flatten$auto_1002568.$ibuf_in[1] ;
  assign \$ibuf_in[20]  = \$flatten$auto_1002568.$ibuf_in[20] ;
  assign \$ibuf_in[21]  = \$flatten$auto_1002568.$ibuf_in[21] ;
  assign \$ibuf_in[22]  = \$flatten$auto_1002568.$ibuf_in[22] ;
  assign \$ibuf_in[23]  = \$flatten$auto_1002568.$ibuf_in[23] ;
  assign \$ibuf_in[24]  = \$flatten$auto_1002568.$ibuf_in[24] ;
  assign \$ibuf_in[25]  = \$flatten$auto_1002568.$ibuf_in[25] ;
  assign \$ibuf_in[26]  = \$flatten$auto_1002568.$ibuf_in[26] ;
  assign \$ibuf_in[27]  = \$flatten$auto_1002568.$ibuf_in[27] ;
  assign \$ibuf_in[28]  = \$flatten$auto_1002568.$ibuf_in[28] ;
  assign \$ibuf_in[29]  = \$flatten$auto_1002568.$ibuf_in[29] ;
  assign \$ibuf_in[2]  = \$flatten$auto_1002568.$ibuf_in[2] ;
  assign \$ibuf_in[30]  = \$flatten$auto_1002568.$ibuf_in[30] ;
  assign \$ibuf_in[31]  = \$flatten$auto_1002568.$ibuf_in[31] ;
  assign \$ibuf_in[3]  = \$flatten$auto_1002568.$ibuf_in[3] ;
  assign \$ibuf_in[4]  = \$flatten$auto_1002568.$ibuf_in[4] ;
  assign \$ibuf_in[5]  = \$flatten$auto_1002568.$ibuf_in[5] ;
  assign \$ibuf_in[6]  = \$flatten$auto_1002568.$ibuf_in[6] ;
  assign \$ibuf_in[7]  = \$flatten$auto_1002568.$ibuf_in[7] ;
  assign \$ibuf_in[8]  = \$flatten$auto_1002568.$ibuf_in[8] ;
  assign \$ibuf_in[9]  = \$flatten$auto_1002568.$ibuf_in[9] ;
  assign \$ibuf_rst  = \$flatten$auto_1002568.$ibuf_rst ;
  assign \$flatten$auto_1002568.$obuf_out[16]  = \$obuf_out[16] ;
  assign \$flatten$auto_1002568.$obuf_out[17]  = \$obuf_out[17] ;
  assign \$flatten$auto_1002568.$obuf_out[18]  = \$obuf_out[18] ;
  assign \$flatten$auto_1002568.$obuf_out[19]  = \$obuf_out[19] ;
  assign \$flatten$auto_1002568.$obuf_out[1]  = \$obuf_out[1] ;
  assign \$flatten$auto_1002568.$obuf_out[20]  = \$obuf_out[20] ;
  assign \$flatten$auto_1002568.$obuf_out[21]  = \$obuf_out[21] ;
  assign \$flatten$auto_1002568.$obuf_out[22]  = \$obuf_out[22] ;
  assign \$flatten$auto_1002568.$obuf_out[23]  = \$obuf_out[23] ;
  assign \$flatten$auto_1002568.$obuf_out[2]  = \$obuf_out[2] ;
  assign \$flatten$auto_1002568.$obuf_out[3]  = \$obuf_out[3] ;
  assign \$flatten$auto_1002568.$obuf_out[4]  = \$obuf_out[4] ;
  assign \$flatten$auto_1002568.$obuf_out[5]  = \$obuf_out[5] ;
  assign \$flatten$auto_1002568.$obuf_out[6]  = \$obuf_out[6] ;
  assign \$flatten$auto_1002568.$obuf_out[7]  = \$obuf_out[7] ;
  assign \$auto_1002568.clk  = clk;
  assign \$auto_1002568.in  = in;
  assign out = \$auto_1002568.out ;
  assign \$auto_1002568.rst  = rst;
endmodule
