digraph G {	
rankdir=LR;	
ranksep=.25;
	0 [label=< MODULE<br/>or1200_mult_mac>];
	1 [label=< VAR_DECLARE_LIST>];
	0 -> 1;
	2 [label=< input clk>];
	1 -> 2;
	3 [label=< input rst>];
	1 -> 3;
	4 [label=< input ex_freeze>];
	1 -> 4;
	5 [label=< input id_macrc_op>];
	1 -> 5;
	6 [label=< input macrc_op>];
	1 -> 6;
	7 [label=< input a>];
	1 -> 7;
	8 [label=<RANGE_REF>];
	7 -> 8;
	9 [label=< MIN>];
	8 -> 9;
	10 [label=< 00000020<br/>00000000000000000000000000100000>];
	9 -> 10;
	11 [label=< 00000001<br/>00000000000000000000000000000001>];
	9 -> 11;
	12 [label=< 00000000<br/>00000000000000000000000000000000>];
	8 -> 12;
	13 [label=< input b>];
	1 -> 13;
	14 [label=<RANGE_REF>];
	13 -> 14;
	15 [label=< MIN>];
	14 -> 15;
	16 [label=< 00000020<br/>00000000000000000000000000100000>];
	15 -> 16;
	17 [label=< 00000001<br/>00000000000000000000000000000001>];
	15 -> 17;
	18 [label=< 00000000<br/>00000000000000000000000000000000>];
	14 -> 18;
	19 [label=< input mac_op>];
	1 -> 19;
	20 [label=<RANGE_REF>];
	19 -> 20;
	21 [label=< MIN>];
	20 -> 21;
	22 [label=< 00000002<br/>00000000000000000000000000000010>];
	21 -> 22;
	23 [label=< 00000001<br/>00000000000000000000000000000001>];
	21 -> 23;
	24 [label=< 00000000<br/>00000000000000000000000000000000>];
	20 -> 24;
	25 [label=< input alu_op>];
	1 -> 25;
	26 [label=<RANGE_REF>];
	25 -> 26;
	27 [label=< MIN>];
	26 -> 27;
	28 [label=< 00000004<br/>00000000000000000000000000000100>];
	27 -> 28;
	29 [label=< 00000001<br/>00000000000000000000000000000001>];
	27 -> 29;
	30 [label=< 00000000<br/>00000000000000000000000000000000>];
	26 -> 30;
	31 [label=< output result>];
	1 -> 31;
	32 [label=<RANGE_REF>];
	31 -> 32;
	33 [label=< MIN>];
	32 -> 33;
	34 [label=< 00000020<br/>00000000000000000000000000100000>];
	33 -> 34;
	35 [label=< 00000001<br/>00000000000000000000000000000001>];
	33 -> 35;
	36 [label=< 00000000<br/>00000000000000000000000000000000>];
	32 -> 36;
	37 [label=< output mac_stall_r>];
	1 -> 37;
	38 [label=< input spr_cs>];
	1 -> 38;
	39 [label=< input spr_write>];
	1 -> 39;
	40 [label=< input spr_addr>];
	1 -> 40;
	41 [label=<RANGE_REF>];
	40 -> 41;
	42 [label=< 0000001f<br/>00000000000000000000000000011111>];
	41 -> 42;
	43 [label=< 00000000<br/>00000000000000000000000000000000>];
	41 -> 43;
	44 [label=< input spr_dat_i>];
	1 -> 44;
	45 [label=<RANGE_REF>];
	44 -> 45;
	46 [label=< 0000001f<br/>00000000000000000000000000011111>];
	45 -> 46;
	47 [label=< 00000000<br/>00000000000000000000000000000000>];
	45 -> 47;
	48 [label=< output spr_dat_o>];
	1 -> 48;
	49 [label=<RANGE_REF>];
	48 -> 49;
	50 [label=< 0000001f<br/>00000000000000000000000000011111>];
	49 -> 50;
	51 [label=< 00000000<br/>00000000000000000000000000000000>];
	49 -> 51;
	52 [label=< MODULE_ITEMS>];
	0 -> 52;
	53 [label=< VAR_DECLARE_LIST>];
	52 -> 53;
	54 [label=< input clk>];
	53 -> 54;
	55 [label=< VAR_DECLARE_LIST>];
	52 -> 55;
	56 [label=< input rst>];
	55 -> 56;
	57 [label=< VAR_DECLARE_LIST>];
	52 -> 57;
	58 [label=< input ex_freeze>];
	57 -> 58;
	59 [label=< VAR_DECLARE_LIST>];
	52 -> 59;
	60 [label=< input id_macrc_op>];
	59 -> 60;
	61 [label=< VAR_DECLARE_LIST>];
	52 -> 61;
	62 [label=< input macrc_op>];
	61 -> 62;
	63 [label=< VAR_DECLARE_LIST>];
	52 -> 63;
	64 [label=< input a>];
	63 -> 64;
	65 [label=<RANGE_REF>];
	64 -> 65;
	66 [label=< MIN>];
	65 -> 66;
	67 [label=< 00000020<br/>00000000000000000000000000100000>];
	66 -> 67;
	68 [label=< 00000001<br/>00000000000000000000000000000001>];
	66 -> 68;
	69 [label=< 00000000<br/>00000000000000000000000000000000>];
	65 -> 69;
	70 [label=< VAR_DECLARE_LIST>];
	52 -> 70;
	71 [label=< input b>];
	70 -> 71;
	72 [label=<RANGE_REF>];
	71 -> 72;
	73 [label=< MIN>];
	72 -> 73;
	74 [label=< 00000020<br/>00000000000000000000000000100000>];
	73 -> 74;
	75 [label=< 00000001<br/>00000000000000000000000000000001>];
	73 -> 75;
	76 [label=< 00000000<br/>00000000000000000000000000000000>];
	72 -> 76;
	77 [label=< VAR_DECLARE_LIST>];
	52 -> 77;
	78 [label=< input mac_op>];
	77 -> 78;
	79 [label=<RANGE_REF>];
	78 -> 79;
	80 [label=< MIN>];
	79 -> 80;
	81 [label=< 00000002<br/>00000000000000000000000000000010>];
	80 -> 81;
	82 [label=< 00000001<br/>00000000000000000000000000000001>];
	80 -> 82;
	83 [label=< 00000000<br/>00000000000000000000000000000000>];
	79 -> 83;
	84 [label=< VAR_DECLARE_LIST>];
	52 -> 84;
	85 [label=< input alu_op>];
	84 -> 85;
	86 [label=<RANGE_REF>];
	85 -> 86;
	87 [label=< MIN>];
	86 -> 87;
	88 [label=< 00000004<br/>00000000000000000000000000000100>];
	87 -> 88;
	89 [label=< 00000001<br/>00000000000000000000000000000001>];
	87 -> 89;
	90 [label=< 00000000<br/>00000000000000000000000000000000>];
	86 -> 90;
	91 [label=< VAR_DECLARE_LIST>];
	52 -> 91;
	92 [label=< output result>];
	91 -> 92;
	93 [label=<RANGE_REF>];
	92 -> 93;
	94 [label=< MIN>];
	93 -> 94;
	95 [label=< 00000020<br/>00000000000000000000000000100000>];
	94 -> 95;
	96 [label=< 00000001<br/>00000000000000000000000000000001>];
	94 -> 96;
	97 [label=< 00000000<br/>00000000000000000000000000000000>];
	93 -> 97;
	98 [label=< VAR_DECLARE_LIST>];
	52 -> 98;
	99 [label=< output mac_stall_r>];
	98 -> 99;
	100 [label=< VAR_DECLARE_LIST>];
	52 -> 100;
	101 [label=< input spr_cs>];
	100 -> 101;
	102 [label=< VAR_DECLARE_LIST>];
	52 -> 102;
	103 [label=< input spr_write>];
	102 -> 103;
	104 [label=< VAR_DECLARE_LIST>];
	52 -> 104;
	105 [label=< input spr_addr>];
	104 -> 105;
	106 [label=<RANGE_REF>];
	105 -> 106;
	107 [label=< 0000001f<br/>00000000000000000000000000011111>];
	106 -> 107;
	108 [label=< 00000000<br/>00000000000000000000000000000000>];
	106 -> 108;
	109 [label=< VAR_DECLARE_LIST>];
	52 -> 109;
	110 [label=< input spr_dat_i>];
	109 -> 110;
	111 [label=<RANGE_REF>];
	110 -> 111;
	112 [label=< 0000001f<br/>00000000000000000000000000011111>];
	111 -> 112;
	113 [label=< 00000000<br/>00000000000000000000000000000000>];
	111 -> 113;
	114 [label=< VAR_DECLARE_LIST>];
	52 -> 114;
	115 [label=< output spr_dat_o>];
	114 -> 115;
	116 [label=<RANGE_REF>];
	115 -> 116;
	117 [label=< 0000001f<br/>00000000000000000000000000011111>];
	116 -> 117;
	118 [label=< 00000000<br/>00000000000000000000000000000000>];
	116 -> 118;
	119 [label=< VAR_DECLARE_LIST>];
	52 -> 119;
	120 [label=< reg result>];
	119 -> 120;
	121 [label=<RANGE_REF>];
	120 -> 121;
	122 [label=< MIN>];
	121 -> 122;
	123 [label=< 00000020<br/>00000000000000000000000000100000>];
	122 -> 123;
	124 [label=< 00000001<br/>00000000000000000000000000000001>];
	122 -> 124;
	125 [label=< 00000000<br/>00000000000000000000000000000000>];
	121 -> 125;
	126 [label=< VAR_DECLARE_LIST>];
	52 -> 126;
	127 [label=< reg mul_prod_r>];
	126 -> 127;
	128 [label=<RANGE_REF>];
	127 -> 128;
	129 [label=< MIN>];
	128 -> 129;
	130 [label=< MUL>];
	129 -> 130;
	131 [label=< 00000002<br/>00000000000000000000000000000010>];
	130 -> 131;
	132 [label=< 00000020<br/>00000000000000000000000000100000>];
	130 -> 132;
	133 [label=< 00000001<br/>00000000000000000000000000000001>];
	129 -> 133;
	134 [label=< 00000000<br/>00000000000000000000000000000000>];
	128 -> 134;
	135 [label=< VAR_DECLARE_LIST>];
	52 -> 135;
	136 [label=< wire mul_prod>];
	135 -> 136;
	137 [label=<RANGE_REF>];
	136 -> 137;
	138 [label=< MIN>];
	137 -> 138;
	139 [label=< MUL>];
	138 -> 139;
	140 [label=< 00000002<br/>00000000000000000000000000000010>];
	139 -> 140;
	141 [label=< 00000020<br/>00000000000000000000000000100000>];
	139 -> 141;
	142 [label=< 00000001<br/>00000000000000000000000000000001>];
	138 -> 142;
	143 [label=< 00000000<br/>00000000000000000000000000000000>];
	137 -> 143;
	144 [label=< VAR_DECLARE_LIST>];
	52 -> 144;
	145 [label=< wire mac_op>];
	144 -> 145;
	146 [label=<RANGE_REF>];
	145 -> 146;
	147 [label=< MIN>];
	146 -> 147;
	148 [label=< 00000002<br/>00000000000000000000000000000010>];
	147 -> 148;
	149 [label=< 00000001<br/>00000000000000000000000000000001>];
	147 -> 149;
	150 [label=< 00000000<br/>00000000000000000000000000000000>];
	146 -> 150;
	151 [label=< VAR_DECLARE_LIST>];
	52 -> 151;
	152 [label=< reg mac_op_r1>];
	151 -> 152;
	153 [label=<RANGE_REF>];
	152 -> 153;
	154 [label=< MIN>];
	153 -> 154;
	155 [label=< 00000002<br/>00000000000000000000000000000010>];
	154 -> 155;
	156 [label=< 00000001<br/>00000000000000000000000000000001>];
	154 -> 156;
	157 [label=< 00000000<br/>00000000000000000000000000000000>];
	153 -> 157;
	158 [label=< VAR_DECLARE_LIST>];
	52 -> 158;
	159 [label=< reg mac_op_r2>];
	158 -> 159;
	160 [label=<RANGE_REF>];
	159 -> 160;
	161 [label=< MIN>];
	160 -> 161;
	162 [label=< 00000002<br/>00000000000000000000000000000010>];
	161 -> 162;
	163 [label=< 00000001<br/>00000000000000000000000000000001>];
	161 -> 163;
	164 [label=< 00000000<br/>00000000000000000000000000000000>];
	160 -> 164;
	165 [label=< VAR_DECLARE_LIST>];
	52 -> 165;
	166 [label=< reg mac_op_r3>];
	165 -> 166;
	167 [label=<RANGE_REF>];
	166 -> 167;
	168 [label=< MIN>];
	167 -> 168;
	169 [label=< 00000002<br/>00000000000000000000000000000010>];
	168 -> 169;
	170 [label=< 00000001<br/>00000000000000000000000000000001>];
	168 -> 170;
	171 [label=< 00000000<br/>00000000000000000000000000000000>];
	167 -> 171;
	172 [label=< VAR_DECLARE_LIST>];
	52 -> 172;
	173 [label=< reg mac_stall_r>];
	172 -> 173;
	174 [label=< VAR_DECLARE_LIST>];
	52 -> 174;
	175 [label=< reg mac_r>];
	174 -> 175;
	176 [label=<RANGE_REF>];
	175 -> 176;
	177 [label=< MIN>];
	176 -> 177;
	178 [label=< MUL>];
	177 -> 178;
	179 [label=< 00000002<br/>00000000000000000000000000000010>];
	178 -> 179;
	180 [label=< 00000020<br/>00000000000000000000000000100000>];
	178 -> 180;
	181 [label=< 00000001<br/>00000000000000000000000000000001>];
	177 -> 181;
	182 [label=< 00000000<br/>00000000000000000000000000000000>];
	176 -> 182;
	183 [label=< VAR_DECLARE_LIST>];
	52 -> 183;
	184 [label=< wire x>];
	183 -> 184;
	185 [label=<RANGE_REF>];
	184 -> 185;
	186 [label=< MIN>];
	185 -> 186;
	187 [label=< 00000020<br/>00000000000000000000000000100000>];
	186 -> 187;
	188 [label=< 00000001<br/>00000000000000000000000000000001>];
	186 -> 188;
	189 [label=< 00000000<br/>00000000000000000000000000000000>];
	185 -> 189;
	190 [label=< VAR_DECLARE_LIST>];
	52 -> 190;
	191 [label=< wire y>];
	190 -> 191;
	192 [label=<RANGE_REF>];
	191 -> 192;
	193 [label=< MIN>];
	192 -> 193;
	194 [label=< 00000020<br/>00000000000000000000000000100000>];
	193 -> 194;
	195 [label=< 00000001<br/>00000000000000000000000000000001>];
	193 -> 195;
	196 [label=< 00000000<br/>00000000000000000000000000000000>];
	192 -> 196;
	197 [label=< VAR_DECLARE_LIST>];
	52 -> 197;
	198 [label=< wire spr_maclo_we>];
	197 -> 198;
	199 [label=< VAR_DECLARE_LIST>];
	52 -> 199;
	200 [label=< wire spr_machi_we>];
	199 -> 200;
	201 [label=< VAR_DECLARE_LIST>];
	52 -> 201;
	202 [label=< wire alu_op_div_divu>];
	201 -> 202;
	203 [label=< VAR_DECLARE_LIST>];
	52 -> 203;
	204 [label=< wire alu_op_div>];
	203 -> 204;
	205 [label=< VAR_DECLARE_LIST>];
	52 -> 205;
	206 [label=< reg div_free>];
	205 -> 206;
	207 [label=< VAR_DECLARE_LIST>];
	52 -> 207;
	208 [label=< wire div_tmp>];
	207 -> 208;
	209 [label=<RANGE_REF>];
	208 -> 209;
	210 [label=< MIN>];
	209 -> 210;
	211 [label=< 00000020<br/>00000000000000000000000000100000>];
	210 -> 211;
	212 [label=< 00000001<br/>00000000000000000000000000000001>];
	210 -> 212;
	213 [label=< 00000000<br/>00000000000000000000000000000000>];
	209 -> 213;
	214 [label=< VAR_DECLARE_LIST>];
	52 -> 214;
	215 [label=< reg div_cntr>];
	214 -> 215;
	216 [label=<RANGE_REF>];
	215 -> 216;
	217 [label=< 00000005<br/>00000000000000000000000000000101>];
	216 -> 217;
	218 [label=< 00000000<br/>00000000000000000000000000000000>];
	216 -> 218;
	219 [label=< ASSIGN>];
	52 -> 219;
	220 [label=< BLOCKING_STATEMENT>];
	219 -> 220;
	221 [label=< spr_maclo_we>];
	220 -> 221;
	222 [label=< bAND>];
	220 -> 222;
	223 [label=< bAND>];
	222 -> 223;
	224 [label=< spr_cs>];
	223 -> 224;
	225 [label=< spr_write>];
	223 -> 225;
	226 [label=< ARRAY_REF<br/>spr_addr>];
	222 -> 226;
	227 [label=< 00000000<br/>00000000000000000000000000000000>];
	226 -> 227;
	228 [label=< ASSIGN>];
	52 -> 228;
	229 [label=< BLOCKING_STATEMENT>];
	228 -> 229;
	230 [label=< spr_machi_we>];
	229 -> 230;
	231 [label=< bAND>];
	229 -> 231;
	232 [label=< bAND>];
	231 -> 232;
	233 [label=< spr_cs>];
	232 -> 233;
	234 [label=< spr_write>];
	232 -> 234;
	235 [label=< lNOT>];
	231 -> 235;
	236 [label=< ARRAY_REF<br/>spr_addr>];
	235 -> 236;
	237 [label=< 00000000<br/>00000000000000000000000000000000>];
	236 -> 237;
	238 [label=< ASSIGN>];
	52 -> 238;
	239 [label=< BLOCKING_STATEMENT>];
	238 -> 239;
	240 [label=< spr_dat_o>];
	239 -> 240;
	241 [label=< TERNARY_OPERATION>];
	239 -> 241;
	242 [label=< ARRAY_REF<br/>spr_addr>];
	241 -> 242;
	243 [label=< 00000000<br/>00000000000000000000000000000000>];
	242 -> 243;
	244 [label=< RANGE_REF<br/>mac_r>];
	241 -> 244;
	245 [label=< 0000001f<br/>00000000000000000000000000011111>];
	244 -> 245;
	246 [label=< 00000000<br/>00000000000000000000000000000000>];
	244 -> 246;
	247 [label=< RANGE_REF<br/>mac_r>];
	241 -> 247;
	248 [label=< 0000003f<br/>00000000000000000000000000111111>];
	247 -> 248;
	249 [label=< 00000020<br/>00000000000000000000000000100000>];
	247 -> 249;
	250 [label=< ASSIGN>];
	52 -> 250;
	251 [label=< BLOCKING_STATEMENT>];
	250 -> 251;
	252 [label=< x>];
	251 -> 252;
	253 [label=< TERNARY_OPERATION>];
	251 -> 253;
	254 [label=< bAND>];
	253 -> 254;
	255 [label=< alu_op_div>];
	254 -> 255;
	256 [label=< ARRAY_REF<br/>a>];
	254 -> 256;
	257 [label=< 0000001f<br/>00000000000000000000000000011111>];
	256 -> 257;
	258 [label=< ADD>];
	253 -> 258;
	259 [label=< bNOT>];
	258 -> 259;
	260 [label=< a>];
	259 -> 260;
	261 [label=< 1<br/>1>];
	258 -> 261;
	262 [label=< TERNARY_OPERATION>];
	253 -> 262;
	263 [label=< bOR>];
	262 -> 263;
	264 [label=< bOR>];
	263 -> 264;
	265 [label=< alu_op_div_divu>];
	264 -> 265;
	266 [label=< lEQ>];
	264 -> 266;
	267 [label=< alu_op>];
	266 -> 267;
	268 [label=< 6<br/>0110>];
	266 -> 268;
	269 [label=< bOR>];
	263 -> 269;
	270 [label=< mac_op>];
	269 -> 270;
	271 [label=< a>];
	262 -> 271;
	272 [label=< 00000000<br/>00000000000000000000000000000000>];
	262 -> 272;
	273 [label=< ASSIGN>];
	52 -> 273;
	274 [label=< BLOCKING_STATEMENT>];
	273 -> 274;
	275 [label=< y>];
	274 -> 275;
	276 [label=< TERNARY_OPERATION>];
	274 -> 276;
	277 [label=< bAND>];
	276 -> 277;
	278 [label=< alu_op_div>];
	277 -> 278;
	279 [label=< ARRAY_REF<br/>b>];
	277 -> 279;
	280 [label=< 0000001f<br/>00000000000000000000000000011111>];
	279 -> 280;
	281 [label=< ADD>];
	276 -> 281;
	282 [label=< bNOT>];
	281 -> 282;
	283 [label=< b>];
	282 -> 283;
	284 [label=< 1<br/>1>];
	281 -> 284;
	285 [label=< TERNARY_OPERATION>];
	276 -> 285;
	286 [label=< bOR>];
	285 -> 286;
	287 [label=< bOR>];
	286 -> 287;
	288 [label=< alu_op_div_divu>];
	287 -> 288;
	289 [label=< lEQ>];
	287 -> 289;
	290 [label=< alu_op>];
	289 -> 290;
	291 [label=< 6<br/>0110>];
	289 -> 291;
	292 [label=< bOR>];
	286 -> 292;
	293 [label=< mac_op>];
	292 -> 293;
	294 [label=< b>];
	285 -> 294;
	295 [label=< 00000000<br/>00000000000000000000000000000000>];
	285 -> 295;
	296 [label=< ASSIGN>];
	52 -> 296;
	297 [label=< BLOCKING_STATEMENT>];
	296 -> 297;
	298 [label=< alu_op_div>];
	297 -> 298;
	299 [label=< lEQ>];
	297 -> 299;
	300 [label=< alu_op>];
	299 -> 300;
	301 [label=< 9<br/>1001>];
	299 -> 301;
	302 [label=< ASSIGN>];
	52 -> 302;
	303 [label=< BLOCKING_STATEMENT>];
	302 -> 303;
	304 [label=< alu_op_div_divu>];
	303 -> 304;
	305 [label=< bOR>];
	303 -> 305;
	306 [label=< alu_op_div>];
	305 -> 306;
	307 [label=< lEQ>];
	305 -> 307;
	308 [label=< alu_op>];
	307 -> 308;
	309 [label=< a<br/>1010>];
	307 -> 309;
	310 [label=< ASSIGN>];
	52 -> 310;
	311 [label=< BLOCKING_STATEMENT>];
	310 -> 311;
	312 [label=< div_tmp>];
	311 -> 312;
	313 [label=< MIN>];
	311 -> 313;
	314 [label=< RANGE_REF<br/>mul_prod_r>];
	313 -> 314;
	315 [label=< 0000003f<br/>00000000000000000000000000111111>];
	314 -> 315;
	316 [label=< 00000020<br/>00000000000000000000000000100000>];
	314 -> 316;
	317 [label=< y>];
	313 -> 317;
	318 [label=< ALWAYS>];
	52 -> 318;
	319 [label=< DELAY_CONTROL>];
	318 -> 319;
	320 [label=< alu_op>];
	319 -> 320;
	321 [label=< mul_prod_r>];
	319 -> 321;
	322 [label=< mac_r>];
	319 -> 322;
	323 [label=< a>];
	319 -> 323;
	324 [label=< b>];
	319 -> 324;
	325 [label=< CASE>];
	318 -> 325;
	326 [label=< alu_op>];
	325 -> 326;
	327 [label=< CASE_LIST>];
	325 -> 327;
	328 [label=< CASE_ITEM>];
	327 -> 328;
	329 [label=< 9<br/>1001>];
	328 -> 329;
	330 [label=< BLOCKING_STATEMENT>];
	328 -> 330;
	331 [label=< result>];
	330 -> 331;
	332 [label=< TERNARY_OPERATION>];
	330 -> 332;
	333 [label=< bXOR>];
	332 -> 333;
	334 [label=< ARRAY_REF<br/>a>];
	333 -> 334;
	335 [label=< 0000001f<br/>00000000000000000000000000011111>];
	334 -> 335;
	336 [label=< ARRAY_REF<br/>b>];
	333 -> 336;
	337 [label=< 0000001f<br/>00000000000000000000000000011111>];
	336 -> 337;
	338 [label=< ADD>];
	332 -> 338;
	339 [label=< bNOT>];
	338 -> 339;
	340 [label=< RANGE_REF<br/>mul_prod_r>];
	339 -> 340;
	341 [label=< 0000001f<br/>00000000000000000000000000011111>];
	340 -> 341;
	342 [label=< 00000000<br/>00000000000000000000000000000000>];
	340 -> 342;
	343 [label=< 1<br/>1>];
	338 -> 343;
	344 [label=< RANGE_REF<br/>mul_prod_r>];
	332 -> 344;
	345 [label=< 0000001f<br/>00000000000000000000000000011111>];
	344 -> 345;
	346 [label=< 00000000<br/>00000000000000000000000000000000>];
	344 -> 346;
	347 [label=< CASE_ITEM>];
	327 -> 347;
	348 [label=< a<br/>1010>];
	347 -> 348;
	349 [label=< BLOCK>];
	347 -> 349;
	350 [label=< BLOCKING_STATEMENT>];
	349 -> 350;
	351 [label=< result>];
	350 -> 351;
	352 [label=< RANGE_REF<br/>mul_prod_r>];
	350 -> 352;
	353 [label=< 0000001f<br/>00000000000000000000000000011111>];
	352 -> 353;
	354 [label=< 00000000<br/>00000000000000000000000000000000>];
	352 -> 354;
	355 [label=< CASE_ITEM>];
	327 -> 355;
	356 [label=< 6<br/>0110>];
	355 -> 356;
	357 [label=< BLOCK>];
	355 -> 357;
	358 [label=< BLOCKING_STATEMENT>];
	357 -> 358;
	359 [label=< result>];
	358 -> 359;
	360 [label=< RANGE_REF<br/>mul_prod_r>];
	358 -> 360;
	361 [label=< 0000001f<br/>00000000000000000000000000011111>];
	360 -> 361;
	362 [label=< 00000000<br/>00000000000000000000000000000000>];
	360 -> 362;
	363 [label=< CASE_DEFAULT>];
	327 -> 363;
	364 [label=< BLOCKING_STATEMENT>];
	363 -> 364;
	365 [label=< result>];
	364 -> 365;
	366 [label=< RANGE_REF<br/>mac_r>];
	364 -> 366;
	367 [label=< 0000001f<br/>00000000000000000000000000011111>];
	366 -> 367;
	368 [label=< 00000000<br/>00000000000000000000000000000000>];
	366 -> 368;
	369 [label=< ASSIGN>];
	52 -> 369;
	370 [label=< BLOCKING_STATEMENT>];
	369 -> 370;
	371 [label=< mul_prod>];
	370 -> 371;
	372 [label=< MUL>];
	370 -> 372;
	373 [label=< x>];
	372 -> 373;
	374 [label=< y>];
	372 -> 374;
	375 [label=< ALWAYS>];
	52 -> 375;
	376 [label=< DELAY_CONTROL>];
	375 -> 376;
	377 [label=< POSEDGE>];
	376 -> 377;
	378 [label=< clk>];
	377 -> 378;
	379 [label=< IF>];
	375 -> 379;
	380 [label=< rst>];
	379 -> 380;
	381 [label=< BLOCK>];
	379 -> 381;
	382 [label=< NON_BLOCKING_STATEMENT>];
	381 -> 382;
	383 [label=< mul_prod_r>];
	382 -> 383;
	384 [label=< 0000000000000000<br/>0000000000000000000000000000000000000000000000000000000000000000>];
	382 -> 384;
	385 [label=< NON_BLOCKING_STATEMENT>];
	381 -> 385;
	386 [label=< div_free>];
	385 -> 386;
	387 [label=< 1<br/>1>];
	385 -> 387;
	388 [label=< NON_BLOCKING_STATEMENT>];
	381 -> 388;
	389 [label=< div_cntr>];
	388 -> 389;
	390 [label=< 00<br/>000000>];
	388 -> 390;
	391 [label=< IF>];
	379 -> 391;
	392 [label=< bOR>];
	391 -> 392;
	393 [label=< div_cntr>];
	392 -> 393;
	394 [label=< BLOCK>];
	391 -> 394;
	395 [label=< IF>];
	394 -> 395;
	396 [label=< ARRAY_REF<br/>div_tmp>];
	395 -> 396;
	397 [label=< 0000001f<br/>00000000000000000000000000011111>];
	396 -> 397;
	398 [label=< NON_BLOCKING_STATEMENT>];
	395 -> 398;
	399 [label=< mul_prod_r>];
	398 -> 399;
	400 [label=< CONCATENATE>];
	398 -> 400;
	401 [label=< RANGE_REF<br/>mul_prod_r>];
	400 -> 401;
	402 [label=< 0000003e<br/>00000000000000000000000000111110>];
	401 -> 402;
	403 [label=< 00000000<br/>00000000000000000000000000000000>];
	401 -> 403;
	404 [label=< 0<br/>0>];
	400 -> 404;
	405 [label=< NON_BLOCKING_STATEMENT>];
	395 -> 405;
	406 [label=< mul_prod_r>];
	405 -> 406;
	407 [label=< CONCATENATE>];
	405 -> 407;
	408 [label=< RANGE_REF<br/>div_tmp>];
	407 -> 408;
	409 [label=< 0000001e<br/>00000000000000000000000000011110>];
	408 -> 409;
	410 [label=< 00000000<br/>00000000000000000000000000000000>];
	408 -> 410;
	411 [label=< RANGE_REF<br/>mul_prod_r>];
	407 -> 411;
	412 [label=< 0000001f<br/>00000000000000000000000000011111>];
	411 -> 412;
	413 [label=< 00000000<br/>00000000000000000000000000000000>];
	411 -> 413;
	414 [label=< 1<br/>1>];
	407 -> 414;
	415 [label=< NON_BLOCKING_STATEMENT>];
	394 -> 415;
	416 [label=< div_cntr>];
	415 -> 416;
	417 [label=< MIN>];
	415 -> 417;
	418 [label=< div_cntr>];
	417 -> 418;
	419 [label=< 1<br/>1>];
	417 -> 419;
	420 [label=< IF>];
	391 -> 420;
	421 [label=< lAND>];
	420 -> 421;
	422 [label=< alu_op_div_divu>];
	421 -> 422;
	423 [label=< div_free>];
	421 -> 423;
	424 [label=< BLOCK>];
	420 -> 424;
	425 [label=< NON_BLOCKING_STATEMENT>];
	424 -> 425;
	426 [label=< mul_prod_r>];
	425 -> 426;
	427 [label=< CONCATENATE>];
	425 -> 427;
	428 [label=< 00000000<br/>0000000000000000000000000000000>];
	427 -> 428;
	429 [label=< RANGE_REF<br/>x>];
	427 -> 429;
	430 [label=< 0000001f<br/>00000000000000000000000000011111>];
	429 -> 430;
	431 [label=< 00000000<br/>00000000000000000000000000000000>];
	429 -> 431;
	432 [label=< 0<br/>0>];
	427 -> 432;
	433 [label=< NON_BLOCKING_STATEMENT>];
	424 -> 433;
	434 [label=< div_cntr>];
	433 -> 434;
	435 [label=< 20<br/>100000>];
	433 -> 435;
	436 [label=< NON_BLOCKING_STATEMENT>];
	424 -> 436;
	437 [label=< div_free>];
	436 -> 437;
	438 [label=< 0<br/>0>];
	436 -> 438;
	439 [label=< IF>];
	420 -> 439;
	440 [label=< bOR>];
	439 -> 440;
	441 [label=< div_free>];
	440 -> 441;
	442 [label=< lNOT>];
	440 -> 442;
	443 [label=< ex_freeze>];
	442 -> 443;
	444 [label=< BLOCK>];
	439 -> 444;
	445 [label=< NON_BLOCKING_STATEMENT>];
	444 -> 445;
	446 [label=< mul_prod_r>];
	445 -> 446;
	447 [label=< RANGE_REF<br/>mul_prod>];
	445 -> 447;
	448 [label=< 0000003f<br/>00000000000000000000000000111111>];
	447 -> 448;
	449 [label=< 00000000<br/>00000000000000000000000000000000>];
	447 -> 449;
	450 [label=< NON_BLOCKING_STATEMENT>];
	444 -> 450;
	451 [label=< div_free>];
	450 -> 451;
	452 [label=< 1<br/>1>];
	450 -> 452;
	453 [label=< ALWAYS>];
	52 -> 453;
	454 [label=< DELAY_CONTROL>];
	453 -> 454;
	455 [label=< POSEDGE>];
	454 -> 455;
	456 [label=< clk>];
	455 -> 456;
	457 [label=< IF>];
	453 -> 457;
	458 [label=< rst>];
	457 -> 458;
	459 [label=< NON_BLOCKING_STATEMENT>];
	457 -> 459;
	460 [label=< mac_op_r1>];
	459 -> 460;
	461 [label=< 0<br/>00>];
	459 -> 461;
	462 [label=< NON_BLOCKING_STATEMENT>];
	457 -> 462;
	463 [label=< mac_op_r1>];
	462 -> 463;
	464 [label=< mac_op>];
	462 -> 464;
	465 [label=< ALWAYS>];
	52 -> 465;
	466 [label=< DELAY_CONTROL>];
	465 -> 466;
	467 [label=< POSEDGE>];
	466 -> 467;
	468 [label=< clk>];
	467 -> 468;
	469 [label=< IF>];
	465 -> 469;
	470 [label=< rst>];
	469 -> 470;
	471 [label=< NON_BLOCKING_STATEMENT>];
	469 -> 471;
	472 [label=< mac_op_r2>];
	471 -> 472;
	473 [label=< 0<br/>00>];
	471 -> 473;
	474 [label=< NON_BLOCKING_STATEMENT>];
	469 -> 474;
	475 [label=< mac_op_r2>];
	474 -> 475;
	476 [label=< mac_op_r1>];
	474 -> 476;
	477 [label=< ALWAYS>];
	52 -> 477;
	478 [label=< DELAY_CONTROL>];
	477 -> 478;
	479 [label=< POSEDGE>];
	478 -> 479;
	480 [label=< clk>];
	479 -> 480;
	481 [label=< IF>];
	477 -> 481;
	482 [label=< rst>];
	481 -> 482;
	483 [label=< NON_BLOCKING_STATEMENT>];
	481 -> 483;
	484 [label=< mac_op_r3>];
	483 -> 484;
	485 [label=< 0<br/>00>];
	483 -> 485;
	486 [label=< NON_BLOCKING_STATEMENT>];
	481 -> 486;
	487 [label=< mac_op_r3>];
	486 -> 487;
	488 [label=< mac_op_r2>];
	486 -> 488;
	489 [label=< ALWAYS>];
	52 -> 489;
	490 [label=< DELAY_CONTROL>];
	489 -> 490;
	491 [label=< POSEDGE>];
	490 -> 491;
	492 [label=< clk>];
	491 -> 492;
	493 [label=< IF>];
	489 -> 493;
	494 [label=< rst>];
	493 -> 494;
	495 [label=< NON_BLOCKING_STATEMENT>];
	493 -> 495;
	496 [label=< mac_r>];
	495 -> 496;
	497 [label=< 0000000000000000<br/>0000000000000000000000000000000000000000000000000000000000000000>];
	495 -> 497;
	498 [label=< IF>];
	493 -> 498;
	499 [label=< spr_maclo_we>];
	498 -> 499;
	500 [label=< NON_BLOCKING_STATEMENT>];
	498 -> 500;
	501 [label=< RANGE_REF<br/>mac_r>];
	500 -> 501;
	502 [label=< 0000001f<br/>00000000000000000000000000011111>];
	501 -> 502;
	503 [label=< 00000000<br/>00000000000000000000000000000000>];
	501 -> 503;
	504 [label=< spr_dat_i>];
	500 -> 504;
	505 [label=< IF>];
	498 -> 505;
	506 [label=< spr_machi_we>];
	505 -> 506;
	507 [label=< NON_BLOCKING_STATEMENT>];
	505 -> 507;
	508 [label=< RANGE_REF<br/>mac_r>];
	507 -> 508;
	509 [label=< 0000003f<br/>00000000000000000000000000111111>];
	508 -> 509;
	510 [label=< 00000020<br/>00000000000000000000000000100000>];
	508 -> 510;
	511 [label=< spr_dat_i>];
	507 -> 511;
	512 [label=< IF>];
	505 -> 512;
	513 [label=< lEQ>];
	512 -> 513;
	514 [label=< mac_op_r3>];
	513 -> 514;
	515 [label=< 1<br/>01>];
	513 -> 515;
	516 [label=< NON_BLOCKING_STATEMENT>];
	512 -> 516;
	517 [label=< mac_r>];
	516 -> 517;
	518 [label=< ADD>];
	516 -> 518;
	519 [label=< mac_r>];
	518 -> 519;
	520 [label=< mul_prod_r>];
	518 -> 520;
	521 [label=< IF>];
	512 -> 521;
	522 [label=< lEQ>];
	521 -> 522;
	523 [label=< mac_op_r3>];
	522 -> 523;
	524 [label=< 2<br/>10>];
	522 -> 524;
	525 [label=< NON_BLOCKING_STATEMENT>];
	521 -> 525;
	526 [label=< mac_r>];
	525 -> 526;
	527 [label=< MIN>];
	525 -> 527;
	528 [label=< mac_r>];
	527 -> 528;
	529 [label=< mul_prod_r>];
	527 -> 529;
	530 [label=< IF>];
	521 -> 530;
	531 [label=< bAND>];
	530 -> 531;
	532 [label=< macrc_op>];
	531 -> 532;
	533 [label=< lNOT>];
	531 -> 533;
	534 [label=< ex_freeze>];
	533 -> 534;
	535 [label=< NON_BLOCKING_STATEMENT>];
	530 -> 535;
	536 [label=< mac_r>];
	535 -> 536;
	537 [label=< 0000000000000000<br/>0000000000000000000000000000000000000000000000000000000000000000>];
	535 -> 537;
	538 [label=< VAR_DECLARE_LIST>];
	52 -> 538;
	539 [label=< wire unused>];
	538 -> 539;
	540 [label=< ASSIGN>];
	52 -> 540;
	541 [label=< BLOCKING_STATEMENT>];
	540 -> 541;
	542 [label=< unused>];
	541 -> 542;
	543 [label=< bOR>];
	541 -> 543;
	544 [label=< spr_addr>];
	543 -> 544;
	545 [label=< ALWAYS>];
	52 -> 545;
	546 [label=< DELAY_CONTROL>];
	545 -> 546;
	547 [label=< POSEDGE>];
	546 -> 547;
	548 [label=< clk>];
	547 -> 548;
	549 [label=< IF>];
	545 -> 549;
	550 [label=< rst>];
	549 -> 550;
	551 [label=< NON_BLOCKING_STATEMENT>];
	549 -> 551;
	552 [label=< mac_stall_r>];
	551 -> 552;
	553 [label=< 0<br/>0>];
	551 -> 553;
	554 [label=< NON_BLOCKING_STATEMENT>];
	549 -> 554;
	555 [label=< mac_stall_r>];
	554 -> 555;
	556 [label=< bOR>];
	554 -> 556;
	557 [label=< bAND>];
	556 -> 557;
	558 [label=< bOR>];
	557 -> 558;
	559 [label=< bOR>];
	558 -> 559;
	560 [label=< bOR>];
	559 -> 560;
	561 [label=< mac_op>];
	560 -> 561;
	562 [label=< bOR>];
	559 -> 562;
	563 [label=< mac_op_r1>];
	562 -> 563;
	564 [label=< bOR>];
	558 -> 564;
	565 [label=< mac_op_r2>];
	564 -> 565;
	566 [label=< id_macrc_op>];
	557 -> 566;
	567 [label=< bOR>];
	556 -> 567;
	568 [label=< div_cntr>];
	567 -> 568;
}
