
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.36+3 (git sha1 a53032104, aarch64-apple-darwin20.2-clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Running command `read_verilog -sv d17_cporco_clockbox/src/toplevel_chip.v d17_cporco_clockbox/src/chip.sv; synth -flatten -top toplevel_chip; setundef -undriven -zero; setundef -zero; async2sync; synth -top toplevel_chip; rename toplevel_chip d17_cporco_clockbox; write_verilog -attr2comment d17_cporco_clockbox/flattened.v; check; stat;' --

1. Executing Verilog-2005 frontend: d17_cporco_clockbox/src/toplevel_chip.v
Parsing SystemVerilog input from `d17_cporco_clockbox/src/toplevel_chip.v' to AST representation.
Generating RTLIL representation for module `\toplevel_chip'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: d17_cporco_clockbox/src/chip.sv
Parsing SystemVerilog input from `d17_cporco_clockbox/src/chip.sv' to AST representation.
Generating RTLIL representation for module `\my_chip'.
Generating RTLIL representation for module `\LEDDriver'.
Generating RTLIL representation for module `\ConvertDigit'.
Generating RTLIL representation for module `\DetectButtonHold'.
Generating RTLIL representation for module `\Register'.
Successfully finished Verilog frontend.

3. Executing SYNTH pass.

3.1. Executing HIERARCHY pass (managing design hierarchy).

3.1.1. Analyzing design hierarchy..
Top module:  \toplevel_chip
Used module:     \my_chip
Used module:         \LEDDriver
Used module:             \ConvertDigit
Used module:             \Register
Used module:         \DetectButtonHold
Parameter \WIDTH = 25
Parameter \RESET_VAL = 25'0000000000000000000000000

3.1.2. Executing AST frontend in derive mode using pre-parsed AST for module `\Register'.
Parameter \WIDTH = 25
Parameter \RESET_VAL = 25'0000000000000000000000000
Generating RTLIL representation for module `$paramod$c3b7e116ae0231d426622feaafc265c2a72576d2\Register'.
Parameter 1 (\WIDTH) = 11
Parameter 2 (\RESET_VAL) = 11'00000000000

3.1.3. Executing AST frontend in derive mode using pre-parsed AST for module `\Register'.
Parameter 1 (\WIDTH) = 11
Parameter 2 (\RESET_VAL) = 11'00000000000
Generating RTLIL representation for module `$paramod$e1c792fcec37d411b051334201434895fb42aebe\Register'.

3.1.4. Analyzing design hierarchy..
Top module:  \toplevel_chip
Used module:     \my_chip
Used module:         \LEDDriver
Used module:             \ConvertDigit
Used module:             $paramod$e1c792fcec37d411b051334201434895fb42aebe\Register
Used module:         \DetectButtonHold
Used module:             $paramod$c3b7e116ae0231d426622feaafc265c2a72576d2\Register

3.1.5. Analyzing design hierarchy..
Top module:  \toplevel_chip
Used module:     \my_chip
Used module:         \LEDDriver
Used module:             \ConvertDigit
Used module:             $paramod$e1c792fcec37d411b051334201434895fb42aebe\Register
Used module:         \DetectButtonHold
Used module:             $paramod$c3b7e116ae0231d426622feaafc265c2a72576d2\Register
Removing unused module `\Register'.
Removed 1 unused modules.

3.2. Executing PROC pass (convert processes to netlists).

3.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$d17_cporco_clockbox/src/chip.sv:897$179 in module $paramod$c3b7e116ae0231d426622feaafc265c2a72576d2\Register.
Marked 1 switch rules as full_case in process $proc$d17_cporco_clockbox/src/chip.sv:897$180 in module $paramod$e1c792fcec37d411b051334201434895fb42aebe\Register.
Marked 5 switch rules as full_case in process $proc$d17_cporco_clockbox/src/chip.sv:0$175 in module DetectButtonHold.
Marked 1 switch rules as full_case in process $proc$d17_cporco_clockbox/src/chip.sv:834$174 in module DetectButtonHold.
Marked 1 switch rules as full_case in process $proc$d17_cporco_clockbox/src/chip.sv:825$172 in module DetectButtonHold.
Marked 1 switch rules as full_case in process $proc$d17_cporco_clockbox/src/chip.sv:0$168 in module ConvertDigit.
Marked 14 switch rules as full_case in process $proc$d17_cporco_clockbox/src/chip.sv:0$115 in module LEDDriver.
Marked 1 switch rules as full_case in process $proc$d17_cporco_clockbox/src/chip.sv:596$112 in module LEDDriver.
Marked 1 switch rules as full_case in process $proc$d17_cporco_clockbox/src/chip.sv:571$97 in module LEDDriver.
Marked 5 switch rules as full_case in process $proc$d17_cporco_clockbox/src/chip.sv:0$92 in module LEDDriver.
Marked 2 switch rules as full_case in process $proc$d17_cporco_clockbox/src/chip.sv:0$91 in module LEDDriver.
Marked 1 switch rules as full_case in process $proc$d17_cporco_clockbox/src/chip.sv:507$90 in module LEDDriver.
Marked 3 switch rules as full_case in process $proc$d17_cporco_clockbox/src/chip.sv:0$84 in module my_chip.
Marked 7 switch rules as full_case in process $proc$d17_cporco_clockbox/src/chip.sv:0$83 in module my_chip.
Marked 1 switch rules as full_case in process $proc$d17_cporco_clockbox/src/chip.sv:392$82 in module my_chip.
Marked 7 switch rules as full_case in process $proc$d17_cporco_clockbox/src/chip.sv:341$61 in module my_chip.
Marked 18 switch rules as full_case in process $proc$d17_cporco_clockbox/src/chip.sv:206$9 in module my_chip.
Removed 2 dead cases from process $proc$d17_cporco_clockbox/src/chip.sv:0$6 in module my_chip.
Marked 6 switch rules as full_case in process $proc$d17_cporco_clockbox/src/chip.sv:0$6 in module my_chip.
Marked 1 switch rules as full_case in process $proc$d17_cporco_clockbox/src/chip.sv:123$5 in module my_chip.
Marked 2 switch rules as full_case in process $proc$d17_cporco_clockbox/src/chip.sv:100$2 in module my_chip.
Marked 1 switch rules as full_case in process $proc$d17_cporco_clockbox/src/chip.sv:64$1 in module my_chip.
Removed a total of 2 dead cases.

3.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 20 redundant assignments.
Promoted 22 assignments to connections.

3.2.4. Executing PROC_INIT pass (extract init attributes).

3.2.5. Executing PROC_ARST pass (detect async resets in processes).

3.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 1 switch.
<suppressed ~90 debug messages>

3.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$c3b7e116ae0231d426622feaafc265c2a72576d2\Register.$proc$d17_cporco_clockbox/src/chip.sv:897$179'.
     1/1: $0\Q[24:0]
Creating decoders for process `$paramod$e1c792fcec37d411b051334201434895fb42aebe\Register.$proc$d17_cporco_clockbox/src/chip.sv:897$180'.
     1/1: $0\Q[10:0]
Creating decoders for process `\DetectButtonHold.$proc$d17_cporco_clockbox/src/chip.sv:0$175'.
     1/15: $5\button_next_state[1:0]
     2/15: $3\clear_buttonlatch[0:0]
     3/15: $3\button_pressed[0:0]
     4/15: $4\button_next_state[1:0]
     5/15: $2\button_held[0:0]
     6/15: $3\button_next_state[1:0]
     7/15: $2\clear_buttonlatch[0:0]
     8/15: $2\button_pressed[0:0]
     9/15: $2\button_next_state[1:0]
    10/15: $1\button_next_state[1:0]
    11/15: $1\clear_buttonlatch[0:0]
    12/15: $1\clear_buttoncount[0:0]
    13/15: $1\en_buttoncount[0:0]
    14/15: $1\button_held[0:0]
    15/15: $1\button_pressed[0:0]
Creating decoders for process `\DetectButtonHold.$proc$d17_cporco_clockbox/src/chip.sv:834$174'.
     1/1: $0\button_state[1:0]
Creating decoders for process `\DetectButtonHold.$proc$d17_cporco_clockbox/src/chip.sv:825$172'.
     1/1: $0\button_latched[0:0]
Creating decoders for process `\ConvertDigit.$proc$d17_cporco_clockbox/src/chip.sv:0$168'.
     1/1: { $1\col2[4:0] $1\col1[4:0] $1\col0[4:0] }
Creating decoders for process `\LEDDriver.$proc$d17_cporco_clockbox/src/chip.sv:0$115'.
     1/14: $14\row_L[4:0]
     2/14: $13\row_L[4:0]
     3/14: $12\row_L[4:0]
     4/14: $11\row_L[4:0]
     5/14: $10\row_L[4:0]
     6/14: $9\row_L[4:0]
     7/14: $8\row_L[4:0]
     8/14: $7\row_L[4:0]
     9/14: $6\row_L[4:0]
    10/14: $5\row_L[4:0]
    11/14: $4\row_L[4:0]
    12/14: $3\row_L[4:0]
    13/14: $2\row_L[4:0]
    14/14: $1\row_L[4:0]
Creating decoders for process `\LEDDriver.$proc$d17_cporco_clockbox/src/chip.sv:596$112'.
     1/1: $0\col_sel[3:0]
Creating decoders for process `\LEDDriver.$proc$d17_cporco_clockbox/src/chip.sv:571$97'.
     1/1: $0\out_clockcount[23:0]
Creating decoders for process `\LEDDriver.$proc$d17_cporco_clockbox/src/chip.sv:0$92'.
     1/5: $5\en_led[0:0]
     2/5: $4\en_led[0:0]
     3/5: $3\en_led[0:0]
     4/5: $2\en_led[0:0]
     5/5: $1\en_led[0:0]
Creating decoders for process `\LEDDriver.$proc$d17_cporco_clockbox/src/chip.sv:0$91'.
     1/2: $2\power_mode_next[2:0]
     2/2: $1\power_mode_next[2:0]
Creating decoders for process `\LEDDriver.$proc$d17_cporco_clockbox/src/chip.sv:507$90'.
     1/1: $0\power_mode[2:0]
Creating decoders for process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:0$84'.
     1/7: $3\show_leading_0[0:0]
     2/7: $2\show_leading_0[0:0]
     3/7: $1\show_leading_0[0:0]
     4/7: $1\cur_time3[3:0]
     5/7: $1\cur_time2[3:0]
     6/7: $1\cur_time1[3:0]
     7/7: $1\cur_time0[3:0]
Creating decoders for process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:0$83'.
     1/7: $7\next_state[2:0]
     2/7: $6\next_state[2:0]
     3/7: $5\next_state[2:0]
     4/7: $4\next_state[2:0]
     5/7: $3\next_state[2:0]
     6/7: $2\next_state[2:0]
     7/7: $1\next_state[2:0]
Creating decoders for process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:392$82'.
     1/1: $0\cur_state[2:0]
Creating decoders for process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:341$61'.
     1/6: $0\chrono_time3[3:0]
     2/6: $0\chrono_time2[3:0]
     3/6: $0\chrono_time1[3:0]
     4/6: $0\chrono_time0[3:0]
     5/6: $0\chrono_count[23:0]
     6/6: $0\run_chrono[0:0]
Creating decoders for process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:206$9'.
     1/7: $0\clock_count[29:0]
     2/7: $0\clock_time3[3:0]
     3/7: $0\clock_time2[3:0]
     4/7: $0\clock_time1[3:0]
     5/7: $0\clock_time0[3:0]
     6/7: $0\clock_digit_sel[1:0]
     7/7: $0\pm[0:0]
Creating decoders for process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:0$6'.
     1/10: $2\power_pressed[0:0]
     2/10: $3\power_state_next[0:0]
     3/10: $2\power_state_next[0:0]
     4/10: $1\power_state_next[0:0]
     5/10: $1\power_pressed[0:0]
     6/10: $2\start_pressed[0:0]
     7/10: $3\start_state_next[0:0]
     8/10: $2\start_state_next[0:0]
     9/10: $1\start_state_next[0:0]
    10/10: $1\start_pressed[0:0]
Creating decoders for process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:123$5'.
     1/2: $0\power_state[0:0]
     2/2: $0\start_state[0:0]
Creating decoders for process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:100$2'.
     1/5: $0\button_count[18:0]
     2/5: $0\power_buf[0:0]
     3/5: $0\mode_buf[0:0]
     4/5: $0\stop_buf[0:0]
     5/5: $0\start_buf[0:0]
Creating decoders for process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:64$1'.
     1/12: $0\mode_bounce[0:0]
     2/12: $0\power_bounce[0:0]
     3/12: $0\stop_bounce[0:0]
     4/12: $0\start_bounce[0:0]
     5/12: $0\mode_tmp1[0:0]
     6/12: $0\power_tmp1[0:0]
     7/12: $0\stop_tmp1[0:0]
     8/12: $0\start_tmp1[0:0]
     9/12: $0\mode_tmp0[0:0]
    10/12: $0\power_tmp0[0:0]
    11/12: $0\stop_tmp0[0:0]
    12/12: $0\start_tmp0[0:0]

3.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\DetectButtonHold.\button_pressed' from process `\DetectButtonHold.$proc$d17_cporco_clockbox/src/chip.sv:0$175'.
No latch inferred for signal `\DetectButtonHold.\button_held' from process `\DetectButtonHold.$proc$d17_cporco_clockbox/src/chip.sv:0$175'.
No latch inferred for signal `\DetectButtonHold.\button_next_state' from process `\DetectButtonHold.$proc$d17_cporco_clockbox/src/chip.sv:0$175'.
No latch inferred for signal `\DetectButtonHold.\clear_buttonlatch' from process `\DetectButtonHold.$proc$d17_cporco_clockbox/src/chip.sv:0$175'.
No latch inferred for signal `\DetectButtonHold.\en_buttoncount' from process `\DetectButtonHold.$proc$d17_cporco_clockbox/src/chip.sv:0$175'.
No latch inferred for signal `\DetectButtonHold.\clear_buttoncount' from process `\DetectButtonHold.$proc$d17_cporco_clockbox/src/chip.sv:0$175'.
No latch inferred for signal `\ConvertDigit.\col0' from process `\ConvertDigit.$proc$d17_cporco_clockbox/src/chip.sv:0$168'.
No latch inferred for signal `\ConvertDigit.\col1' from process `\ConvertDigit.$proc$d17_cporco_clockbox/src/chip.sv:0$168'.
No latch inferred for signal `\ConvertDigit.\col2' from process `\ConvertDigit.$proc$d17_cporco_clockbox/src/chip.sv:0$168'.
No latch inferred for signal `\LEDDriver.\row_L' from process `\LEDDriver.$proc$d17_cporco_clockbox/src/chip.sv:0$115'.
No latch inferred for signal `\LEDDriver.\en_led' from process `\LEDDriver.$proc$d17_cporco_clockbox/src/chip.sv:0$92'.
No latch inferred for signal `\LEDDriver.\power_mode_next' from process `\LEDDriver.$proc$d17_cporco_clockbox/src/chip.sv:0$91'.
No latch inferred for signal `\my_chip.\show_leading_0' from process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:0$84'.
No latch inferred for signal `\my_chip.\cur_time0' from process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:0$84'.
No latch inferred for signal `\my_chip.\cur_time1' from process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:0$84'.
No latch inferred for signal `\my_chip.\cur_time2' from process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:0$84'.
No latch inferred for signal `\my_chip.\cur_time3' from process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:0$84'.
No latch inferred for signal `\my_chip.\next_state' from process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:0$83'.
No latch inferred for signal `\my_chip.\start_state_next' from process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:0$6'.
No latch inferred for signal `\my_chip.\power_state_next' from process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:0$6'.
No latch inferred for signal `\my_chip.\start_pressed' from process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:0$6'.
No latch inferred for signal `\my_chip.\power_pressed' from process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:0$6'.

3.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$c3b7e116ae0231d426622feaafc265c2a72576d2\Register.\Q' using process `$paramod$c3b7e116ae0231d426622feaafc265c2a72576d2\Register.$proc$d17_cporco_clockbox/src/chip.sv:897$179'.
  created $dff cell `$procdff$1126' with positive edge clock.
Creating register for signal `$paramod$e1c792fcec37d411b051334201434895fb42aebe\Register.\Q' using process `$paramod$e1c792fcec37d411b051334201434895fb42aebe\Register.$proc$d17_cporco_clockbox/src/chip.sv:897$180'.
  created $dff cell `$procdff$1127' with positive edge clock.
Creating register for signal `\DetectButtonHold.\button_state' using process `\DetectButtonHold.$proc$d17_cporco_clockbox/src/chip.sv:834$174'.
  created $dff cell `$procdff$1128' with positive edge clock.
Creating register for signal `\DetectButtonHold.\button_latched' using process `\DetectButtonHold.$proc$d17_cporco_clockbox/src/chip.sv:825$172'.
  created $dff cell `$procdff$1129' with positive edge clock.
Creating register for signal `\LEDDriver.\col_sel' using process `\LEDDriver.$proc$d17_cporco_clockbox/src/chip.sv:596$112'.
  created $dff cell `$procdff$1130' with positive edge clock.
Creating register for signal `\LEDDriver.\out_clockcount' using process `\LEDDriver.$proc$d17_cporco_clockbox/src/chip.sv:571$97'.
  created $dff cell `$procdff$1131' with positive edge clock.
Creating register for signal `\LEDDriver.\power_mode' using process `\LEDDriver.$proc$d17_cporco_clockbox/src/chip.sv:507$90'.
  created $dff cell `$procdff$1132' with positive edge clock.
Creating register for signal `\my_chip.\cur_state' using process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:392$82'.
  created $dff cell `$procdff$1133' with positive edge clock.
Creating register for signal `\my_chip.\run_chrono' using process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:341$61'.
  created $dff cell `$procdff$1134' with positive edge clock.
Creating register for signal `\my_chip.\chrono_count' using process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:341$61'.
  created $dff cell `$procdff$1135' with positive edge clock.
Creating register for signal `\my_chip.\chrono_time0' using process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:341$61'.
  created $dff cell `$procdff$1136' with positive edge clock.
Creating register for signal `\my_chip.\chrono_time1' using process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:341$61'.
  created $dff cell `$procdff$1137' with positive edge clock.
Creating register for signal `\my_chip.\chrono_time2' using process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:341$61'.
  created $dff cell `$procdff$1138' with positive edge clock.
Creating register for signal `\my_chip.\chrono_time3' using process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:341$61'.
  created $dff cell `$procdff$1139' with positive edge clock.
Creating register for signal `\my_chip.\pm' using process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:206$9'.
  created $dff cell `$procdff$1140' with positive edge clock.
Creating register for signal `\my_chip.\clock_digit_sel' using process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:206$9'.
  created $dff cell `$procdff$1141' with positive edge clock.
Creating register for signal `\my_chip.\clock_count' using process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:206$9'.
  created $dff cell `$procdff$1142' with positive edge clock.
Creating register for signal `\my_chip.\clock_time0' using process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:206$9'.
  created $dff cell `$procdff$1143' with positive edge clock.
Creating register for signal `\my_chip.\clock_time1' using process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:206$9'.
  created $dff cell `$procdff$1144' with positive edge clock.
Creating register for signal `\my_chip.\clock_time2' using process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:206$9'.
  created $dff cell `$procdff$1145' with positive edge clock.
Creating register for signal `\my_chip.\clock_time3' using process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:206$9'.
  created $dff cell `$procdff$1146' with positive edge clock.
Creating register for signal `\my_chip.\start_state' using process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:123$5'.
  created $dff cell `$procdff$1147' with positive edge clock.
Creating register for signal `\my_chip.\power_state' using process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:123$5'.
  created $dff cell `$procdff$1148' with positive edge clock.
Creating register for signal `\my_chip.\button_count' using process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:100$2'.
  created $dff cell `$procdff$1149' with positive edge clock.
Creating register for signal `\my_chip.\start_buf' using process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:100$2'.
  created $dff cell `$procdff$1150' with positive edge clock.
Creating register for signal `\my_chip.\stop_buf' using process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:100$2'.
  created $dff cell `$procdff$1151' with positive edge clock.
Creating register for signal `\my_chip.\mode_buf' using process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:100$2'.
  created $dff cell `$procdff$1152' with positive edge clock.
Creating register for signal `\my_chip.\power_buf' using process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:100$2'.
  created $dff cell `$procdff$1153' with positive edge clock.
Creating register for signal `\my_chip.\start_tmp0' using process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:64$1'.
  created $dff cell `$procdff$1154' with positive edge clock.
Creating register for signal `\my_chip.\stop_tmp0' using process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:64$1'.
  created $dff cell `$procdff$1155' with positive edge clock.
Creating register for signal `\my_chip.\power_tmp0' using process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:64$1'.
  created $dff cell `$procdff$1156' with positive edge clock.
Creating register for signal `\my_chip.\mode_tmp0' using process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:64$1'.
  created $dff cell `$procdff$1157' with positive edge clock.
Creating register for signal `\my_chip.\start_tmp1' using process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:64$1'.
  created $dff cell `$procdff$1158' with positive edge clock.
Creating register for signal `\my_chip.\stop_tmp1' using process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:64$1'.
  created $dff cell `$procdff$1159' with positive edge clock.
Creating register for signal `\my_chip.\power_tmp1' using process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:64$1'.
  created $dff cell `$procdff$1160' with positive edge clock.
Creating register for signal `\my_chip.\mode_tmp1' using process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:64$1'.
  created $dff cell `$procdff$1161' with positive edge clock.
Creating register for signal `\my_chip.\start_bounce' using process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:64$1'.
  created $dff cell `$procdff$1162' with positive edge clock.
Creating register for signal `\my_chip.\stop_bounce' using process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:64$1'.
  created $dff cell `$procdff$1163' with positive edge clock.
Creating register for signal `\my_chip.\mode_bounce' using process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:64$1'.
  created $dff cell `$procdff$1164' with positive edge clock.
Creating register for signal `\my_chip.\power_bounce' using process `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:64$1'.
  created $dff cell `$procdff$1165' with positive edge clock.

3.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `$paramod$c3b7e116ae0231d426622feaafc265c2a72576d2\Register.$proc$d17_cporco_clockbox/src/chip.sv:897$179'.
Removing empty process `$paramod$c3b7e116ae0231d426622feaafc265c2a72576d2\Register.$proc$d17_cporco_clockbox/src/chip.sv:897$179'.
Found and cleaned up 2 empty switches in `$paramod$e1c792fcec37d411b051334201434895fb42aebe\Register.$proc$d17_cporco_clockbox/src/chip.sv:897$180'.
Removing empty process `$paramod$e1c792fcec37d411b051334201434895fb42aebe\Register.$proc$d17_cporco_clockbox/src/chip.sv:897$180'.
Found and cleaned up 5 empty switches in `\DetectButtonHold.$proc$d17_cporco_clockbox/src/chip.sv:0$175'.
Removing empty process `DetectButtonHold.$proc$d17_cporco_clockbox/src/chip.sv:0$175'.
Found and cleaned up 1 empty switch in `\DetectButtonHold.$proc$d17_cporco_clockbox/src/chip.sv:834$174'.
Removing empty process `DetectButtonHold.$proc$d17_cporco_clockbox/src/chip.sv:834$174'.
Found and cleaned up 2 empty switches in `\DetectButtonHold.$proc$d17_cporco_clockbox/src/chip.sv:825$172'.
Removing empty process `DetectButtonHold.$proc$d17_cporco_clockbox/src/chip.sv:825$172'.
Found and cleaned up 1 empty switch in `\ConvertDigit.$proc$d17_cporco_clockbox/src/chip.sv:0$168'.
Removing empty process `ConvertDigit.$proc$d17_cporco_clockbox/src/chip.sv:0$168'.
Found and cleaned up 14 empty switches in `\LEDDriver.$proc$d17_cporco_clockbox/src/chip.sv:0$115'.
Removing empty process `LEDDriver.$proc$d17_cporco_clockbox/src/chip.sv:0$115'.
Found and cleaned up 2 empty switches in `\LEDDriver.$proc$d17_cporco_clockbox/src/chip.sv:596$112'.
Removing empty process `LEDDriver.$proc$d17_cporco_clockbox/src/chip.sv:596$112'.
Found and cleaned up 1 empty switch in `\LEDDriver.$proc$d17_cporco_clockbox/src/chip.sv:571$97'.
Removing empty process `LEDDriver.$proc$d17_cporco_clockbox/src/chip.sv:571$97'.
Found and cleaned up 5 empty switches in `\LEDDriver.$proc$d17_cporco_clockbox/src/chip.sv:0$92'.
Removing empty process `LEDDriver.$proc$d17_cporco_clockbox/src/chip.sv:0$92'.
Found and cleaned up 2 empty switches in `\LEDDriver.$proc$d17_cporco_clockbox/src/chip.sv:0$91'.
Removing empty process `LEDDriver.$proc$d17_cporco_clockbox/src/chip.sv:0$91'.
Found and cleaned up 1 empty switch in `\LEDDriver.$proc$d17_cporco_clockbox/src/chip.sv:507$90'.
Removing empty process `LEDDriver.$proc$d17_cporco_clockbox/src/chip.sv:507$90'.
Found and cleaned up 3 empty switches in `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:0$84'.
Removing empty process `my_chip.$proc$d17_cporco_clockbox/src/chip.sv:0$84'.
Found and cleaned up 7 empty switches in `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:0$83'.
Removing empty process `my_chip.$proc$d17_cporco_clockbox/src/chip.sv:0$83'.
Found and cleaned up 1 empty switch in `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:392$82'.
Removing empty process `my_chip.$proc$d17_cporco_clockbox/src/chip.sv:392$82'.
Found and cleaned up 8 empty switches in `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:341$61'.
Removing empty process `my_chip.$proc$d17_cporco_clockbox/src/chip.sv:341$61'.
Found and cleaned up 24 empty switches in `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:206$9'.
Removing empty process `my_chip.$proc$d17_cporco_clockbox/src/chip.sv:206$9'.
Found and cleaned up 6 empty switches in `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:0$6'.
Removing empty process `my_chip.$proc$d17_cporco_clockbox/src/chip.sv:0$6'.
Found and cleaned up 1 empty switch in `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:123$5'.
Removing empty process `my_chip.$proc$d17_cporco_clockbox/src/chip.sv:123$5'.
Found and cleaned up 2 empty switches in `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:100$2'.
Removing empty process `my_chip.$proc$d17_cporco_clockbox/src/chip.sv:100$2'.
Found and cleaned up 1 empty switch in `\my_chip.$proc$d17_cporco_clockbox/src/chip.sv:64$1'.
Removing empty process `my_chip.$proc$d17_cporco_clockbox/src/chip.sv:64$1'.
Cleaned up 91 empty switches.

3.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$c3b7e116ae0231d426622feaafc265c2a72576d2\Register.
Optimizing module $paramod$e1c792fcec37d411b051334201434895fb42aebe\Register.
Optimizing module DetectButtonHold.
<suppressed ~8 debug messages>
Optimizing module ConvertDigit.
Optimizing module LEDDriver.
<suppressed ~16 debug messages>
Optimizing module my_chip.
<suppressed ~33 debug messages>
Optimizing module toplevel_chip.

3.3. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$c3b7e116ae0231d426622feaafc265c2a72576d2\Register.
Deleting now unused module $paramod$e1c792fcec37d411b051334201434895fb42aebe\Register.
Deleting now unused module DetectButtonHold.
Deleting now unused module ConvertDigit.
Deleting now unused module LEDDriver.
Deleting now unused module my_chip.
<suppressed ~10 debug messages>

3.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.
<suppressed ~1 debug messages>

3.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 17 unused cells and 463 unused wires.
<suppressed ~21 debug messages>

3.6. Executing CHECK pass (checking for obvious problems).
Checking module toplevel_chip...
Warning: Wire toplevel_chip.\io_out [11] is used but has no driver.
Warning: Wire toplevel_chip.\io_out [10] is used but has no driver.
Warning: Wire toplevel_chip.\io_out [9] is used but has no driver.
Found and reported 3 problems.

3.7. Executing OPT pass (performing simple optimizations).

3.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

3.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
<suppressed ~438 debug messages>
Removed a total of 146 cells.

3.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\mchip.$procmux$576.
    dead port 2/2 on $mux $flatten\mchip.$procmux$584.
    dead port 1/2 on $mux $flatten\mchip.$procmux$608.
    dead port 2/2 on $mux $flatten\mchip.$procmux$610.
    dead port 2/2 on $mux $flatten\mchip.$procmux$616.
    dead port 1/2 on $mux $flatten\mchip.$procmux$624.
    dead port 2/2 on $mux $flatten\mchip.$procmux$626.
    dead port 2/2 on $mux $flatten\mchip.$procmux$633.
    dead port 1/2 on $mux $flatten\mchip.$procmux$642.
    dead port 2/2 on $mux $flatten\mchip.$procmux$644.
    dead port 2/2 on $mux $flatten\mchip.$procmux$652.
    dead port 2/2 on $mux $flatten\mchip.\leddrive0.$procmux$308.
    dead port 2/2 on $mux $flatten\mchip.\leddrive0.$procmux$310.
    dead port 2/2 on $mux $flatten\mchip.\leddrive0.$procmux$318.
    dead port 2/2 on $mux $flatten\mchip.\leddrive0.$procmux$320.
    dead port 2/2 on $mux $flatten\mchip.\leddrive0.$procmux$329.
    dead port 2/2 on $mux $flatten\mchip.\leddrive0.$procmux$331.
    dead port 2/2 on $mux $flatten\mchip.\leddrive0.$procmux$341.
    dead port 2/2 on $mux $flatten\mchip.\leddrive0.$procmux$343.
    dead port 2/2 on $mux $flatten\mchip.\leddrive0.$procmux$354.
    dead port 2/2 on $mux $flatten\mchip.\leddrive0.$procmux$356.
    dead port 2/2 on $mux $flatten\mchip.\leddrive0.$procmux$368.
    dead port 2/2 on $mux $flatten\mchip.\leddrive0.$procmux$370.
    dead port 2/2 on $mux $flatten\mchip.\leddrive0.$procmux$384.
    dead port 2/2 on $mux $flatten\mchip.\leddrive0.$procmux$386.
    dead port 2/2 on $mux $flatten\mchip.\leddrive0.$procmux$401.
    dead port 2/2 on $mux $flatten\mchip.\leddrive0.$procmux$403.
    dead port 2/2 on $mux $flatten\mchip.\leddrive0.$procmux$419.
    dead port 2/2 on $mux $flatten\mchip.\leddrive0.$procmux$421.
    dead port 2/2 on $mux $flatten\mchip.\leddrive0.$procmux$438.
    dead port 2/2 on $mux $flatten\mchip.\leddrive0.$procmux$440.
    dead port 2/2 on $mux $flatten\mchip.\leddrive0.$procmux$458.
    dead port 2/2 on $mux $flatten\mchip.\leddrive0.$procmux$460.
    dead port 2/2 on $mux $flatten\mchip.\leddrive0.$procmux$479.
    dead port 2/2 on $mux $flatten\mchip.\leddrive0.$procmux$481.
    dead port 2/2 on $mux $flatten\mchip.\leddrive0.$procmux$499.
    dead port 2/2 on $mux $flatten\mchip.\leddrive0.$procmux$517.
    dead port 2/2 on $mux $flatten\mchip.\leddrive0.$procmux$525.
    dead port 2/2 on $mux $flatten\mchip.\leddrive0.$procmux$534.
    dead port 2/2 on $mux $flatten\mchip.\leddrive0.$procmux$544.
    dead port 2/2 on $mux $flatten\mchip.\leddrive0.$procmux$563.
    dead port 2/2 on $mux $flatten\mchip.\modehold0.$procmux$199.
    dead port 1/2 on $mux $flatten\mchip.\modehold0.$procmux$207.
    dead port 2/2 on $mux $flatten\mchip.\modehold0.$procmux$209.
    dead port 1/2 on $mux $flatten\mchip.\modehold0.$procmux$217.
    dead port 2/2 on $mux $flatten\mchip.\modehold0.$procmux$219.
    dead port 1/2 on $mux $flatten\mchip.\modehold0.$procmux$227.
    dead port 2/2 on $mux $flatten\mchip.\modehold0.$procmux$229.
    dead port 2/2 on $mux $flatten\mchip.\modehold0.$procmux$236.
    dead port 2/2 on $mux $flatten\mchip.\modehold0.$procmux$243.
    dead port 2/2 on $mux $flatten\mchip.$procmux$1013.
    dead port 2/2 on $mux $flatten\mchip.\modehold0.$procmux$250.
    dead port 2/2 on $mux $flatten\mchip.\modehold0.$procmux$257.
    dead port 2/2 on $mux $flatten\mchip.$procmux$1018.
    dead port 2/2 on $mux $flatten\mchip.\modehold0.$procmux$265.
    dead port 1/2 on $mux $flatten\mchip.$procmux$1024.
    dead port 2/2 on $mux $flatten\mchip.$procmux$1035.
    dead port 2/2 on $mux $flatten\mchip.$procmux$1040.
    dead port 2/2 on $mux $flatten\mchip.\stophold0.$procmux$199.
    dead port 1/2 on $mux $flatten\mchip.\stophold0.$procmux$207.
    dead port 2/2 on $mux $flatten\mchip.\stophold0.$procmux$209.
    dead port 1/2 on $mux $flatten\mchip.\stophold0.$procmux$217.
    dead port 2/2 on $mux $flatten\mchip.\stophold0.$procmux$219.
    dead port 1/2 on $mux $flatten\mchip.\stophold0.$procmux$227.
    dead port 2/2 on $mux $flatten\mchip.\stophold0.$procmux$229.
    dead port 1/2 on $mux $flatten\mchip.$procmux$1046.
    dead port 2/2 on $mux $flatten\mchip.\stophold0.$procmux$236.
    dead port 2/2 on $mux $flatten\mchip.\stophold0.$procmux$243.
    dead port 2/2 on $mux $flatten\mchip.\stophold0.$procmux$250.
    dead port 2/2 on $mux $flatten\mchip.\stophold0.$procmux$257.
    dead port 2/2 on $mux $flatten\mchip.\stophold0.$procmux$265.
Removed 71 multiplexer ports.
<suppressed ~62 debug messages>

3.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
    New ctrl vector for $pmux cell $flatten\mchip.\modehold0.$procmux$273: { $flatten\mchip.\modehold0.$procmux$210_CMP $auto$opt_reduce.cc:134:opt_pmux$1167 }
    New ctrl vector for $pmux cell $flatten\mchip.\stophold0.$procmux$273: { $flatten\mchip.\stophold0.$procmux$210_CMP $auto$opt_reduce.cc:134:opt_pmux$1169 }
  Optimizing cells in module \toplevel_chip.
Performed a total of 2 changes.

3.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
<suppressed ~129 debug messages>
Removed a total of 43 cells.

3.7.6. Executing OPT_DFF pass (perform DFF optimizations).

3.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 0 unused cells and 260 unused wires.
<suppressed ~1 debug messages>

3.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

3.7.9. Rerunning OPT passes. (Maybe there is more to do..)

3.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~78 debug messages>

3.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
    New ctrl vector for $pmux cell $flatten\mchip.$procmux$1026: $auto$opt_reduce.cc:134:opt_pmux$1171
    New ctrl vector for $pmux cell $flatten\mchip.$procmux$1048: $auto$opt_reduce.cc:134:opt_pmux$1173
    New ctrl vector for $pmux cell $flatten\mchip.$procmux$587: { $auto$opt_reduce.cc:134:opt_pmux$1175 $flatten\mchip.$eq$d17_cporco_clockbox/src/chip.sv:342$62_Y }
  Optimizing cells in module \toplevel_chip.
Performed a total of 3 changes.

3.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

3.7.13. Executing OPT_DFF pass (perform DFF optimizations).

3.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

3.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.
<suppressed ~4 debug messages>

3.7.16. Rerunning OPT passes. (Maybe there is more to do..)

3.7.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~78 debug messages>

3.7.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

3.7.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

3.7.20. Executing OPT_DFF pass (perform DFF optimizations).

3.7.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

3.7.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

3.7.23. Rerunning OPT passes. (Maybe there is more to do..)

3.7.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~78 debug messages>

3.7.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

3.7.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

3.7.27. Executing OPT_DFF pass (perform DFF optimizations).

3.7.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

3.7.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

3.7.30. Finished OPT passes. (There is nothing left to do.)

3.8. Executing FSM pass (extract and optimize FSM).

3.8.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking toplevel_chip.mchip.clock_time3 as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register toplevel_chip.mchip.cur_state.
Found FSM state register toplevel_chip.mchip.leddrive0.power_mode.
Found FSM state register toplevel_chip.mchip.modehold0.button_state.
Found FSM state register toplevel_chip.mchip.stophold0.button_state.

3.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\mchip.cur_state' from module `\toplevel_chip'.
  found $dff cell for state register: $flatten\mchip.$procdff$1133
  root of input selection tree: $flatten\mchip.$0\cur_state[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \io_in [13]
  found ctrl input: $flatten\mchip.$eq$d17_cporco_clockbox/src/chip.sv:342$62_Y
  found ctrl input: \mchip.leddrive0.blink
  found ctrl input: $flatten\mchip.$procmux$585_CMP
  found state code: 3'000
  found ctrl input: \mchip.mode_held
  found ctrl input: \mchip.mode_pressed
  found state code: 3'010
  found state code: 3'001
  found ctrl output: $flatten\mchip.$procmux$585_CMP
  found ctrl output: $flatten\mchip.$eq$d17_cporco_clockbox/src/chip.sv:342$62_Y
  found ctrl output: \mchip.leddrive0.blink
  ctrl inputs: { \mchip.mode_pressed \mchip.mode_held \io_in [13] }
  ctrl outputs: { $flatten\mchip.$eq$d17_cporco_clockbox/src/chip.sv:342$62_Y $flatten\mchip.$0\cur_state[2:0] $flatten\mchip.$procmux$585_CMP \mchip.leddrive0.blink }
  transition:      3'000 3'000 ->      3'000 6'000010
  transition:      3'000 3'100 ->      3'010 6'001010
  transition:      3'000 3'-10 ->      3'001 6'000110
  transition:      3'000 3'--1 ->      3'000 6'000010
  transition:      3'010 3'000 ->      3'010 6'101000
  transition:      3'010 3'100 ->      3'000 6'100000
  transition:      3'010 3'-10 ->      3'010 6'101000
  transition:      3'010 3'--1 ->      3'000 6'100000
  transition:      3'001 3'000 ->      3'001 6'000101
  transition:      3'001 3'100 ->      3'000 6'000001
  transition:      3'001 3'-10 ->      3'000 6'000001
  transition:      3'001 3'--1 ->      3'000 6'000001
Extracting FSM `\mchip.leddrive0.power_mode' from module `\toplevel_chip'.
  found $dff cell for state register: $flatten\mchip.\leddrive0.$procdff$1132
  root of input selection tree: $flatten\mchip.\leddrive0.$0\power_mode[2:0]
  found reset state: 3'101 (guessed from mux tree)
  found ctrl input: \io_in [13]
  found ctrl input: \mchip.leddrive0.power_pressed
  found ctrl input: $flatten\mchip.\leddrive0.$procmux$557_CMP
  found ctrl input: $flatten\mchip.\leddrive0.$procmux$518_CMP
  found ctrl input: $flatten\mchip.\leddrive0.$procmux$526_CMP
  found ctrl input: $flatten\mchip.\leddrive0.$procmux$535_CMP
  found ctrl input: $flatten\mchip.\leddrive0.$procmux$545_CMP
  found ctrl input: $flatten\mchip.\leddrive0.$procmux$553_CMP
  found state code: 3'000
  found state code: 3'101
  found state code: 3'100
  found state code: 3'011
  found state code: 3'010
  found state code: 3'001
  found ctrl output: $flatten\mchip.\leddrive0.$procmux$518_CMP
  found ctrl output: $flatten\mchip.\leddrive0.$procmux$526_CMP
  found ctrl output: $flatten\mchip.\leddrive0.$procmux$535_CMP
  found ctrl output: $flatten\mchip.\leddrive0.$procmux$545_CMP
  found ctrl output: $flatten\mchip.\leddrive0.$procmux$553_CMP
  found ctrl output: $flatten\mchip.\leddrive0.$procmux$557_CMP
  ctrl inputs: { \mchip.leddrive0.power_pressed \io_in [13] }
  ctrl outputs: { $flatten\mchip.\leddrive0.$procmux$557_CMP $flatten\mchip.\leddrive0.$procmux$553_CMP $flatten\mchip.\leddrive0.$procmux$545_CMP $flatten\mchip.\leddrive0.$procmux$535_CMP $flatten\mchip.\leddrive0.$procmux$526_CMP $flatten\mchip.\leddrive0.$procmux$518_CMP $flatten\mchip.\leddrive0.$0\power_mode[2:0] }
  transition:      3'000 2'00 ->      3'000 9'010000000
  transition:      3'000 2'10 ->      3'001 9'010000001
  transition:      3'000 2'-1 ->      3'101 9'010000101
  transition:      3'100 2'00 ->      3'100 9'000001100
  transition:      3'100 2'10 ->      3'101 9'000001101
  transition:      3'100 2'-1 ->      3'101 9'000001101
  transition:      3'010 2'00 ->      3'010 9'000100010
  transition:      3'010 2'10 ->      3'011 9'000100011
  transition:      3'010 2'-1 ->      3'101 9'000100101
  transition:      3'001 2'00 ->      3'001 9'001000001
  transition:      3'001 2'10 ->      3'010 9'001000010
  transition:      3'001 2'-1 ->      3'101 9'001000101
  transition:      3'101 2'00 ->      3'101 9'100000101
  transition:      3'101 2'10 ->      3'000 9'100000000
  transition:      3'101 2'-1 ->      3'101 9'100000101
  transition:      3'011 2'00 ->      3'011 9'000010011
  transition:      3'011 2'10 ->      3'100 9'000010100
  transition:      3'011 2'-1 ->      3'101 9'000010101
Extracting FSM `\mchip.modehold0.button_state' from module `\toplevel_chip'.
  found $dff cell for state register: $flatten\mchip.\modehold0.$procdff$1128
  root of input selection tree: $flatten\mchip.\modehold0.$0\button_state[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \io_in [13]
  found ctrl input: $flatten\mchip.\modehold0.$procmux$200_CMP
  found ctrl input: $flatten\mchip.\modehold0.$procmux$210_CMP
  found ctrl input: $flatten\mchip.\modehold0.$procmux$266_CMP
  found state code: 2'00
  found ctrl input: \mchip.mode_buf
  found state code: 2'10
  found ctrl input: \mchip.modehold0.button_latched
  found state code: 2'01
  found ctrl output: $flatten\mchip.\modehold0.$procmux$200_CMP
  found ctrl output: $flatten\mchip.\modehold0.$procmux$210_CMP
  found ctrl output: $flatten\mchip.\modehold0.$procmux$266_CMP
  ctrl inputs: { \mchip.mode_buf \mchip.modehold0.button_latched \io_in [13] }
  ctrl outputs: { $flatten\mchip.\modehold0.$procmux$266_CMP $flatten\mchip.\modehold0.$procmux$210_CMP $flatten\mchip.\modehold0.$procmux$200_CMP $flatten\mchip.\modehold0.$0\button_state[1:0] }
  transition:       2'00 3'0-0 ->       2'00 5'10000
  transition:       2'00 3'1-0 ->       2'01 5'10001
  transition:       2'00 3'--1 ->       2'00 5'10000
  transition:       2'10 3'0-0 ->       2'00 5'00100
  transition:       2'10 3'1-0 ->       2'10 5'00110
  transition:       2'10 3'--1 ->       2'00 5'00100
  transition:       2'01 3'000 ->       2'00 5'01000
  transition:       2'01 3'100 ->       2'01 5'01001
  transition:       2'01 3'-10 ->       2'10 5'01010
  transition:       2'01 3'--1 ->       2'00 5'01000
Extracting FSM `\mchip.stophold0.button_state' from module `\toplevel_chip'.
  found $dff cell for state register: $flatten\mchip.\stophold0.$procdff$1128
  root of input selection tree: $flatten\mchip.\stophold0.$0\button_state[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \io_in [13]
  found ctrl input: $flatten\mchip.\stophold0.$procmux$200_CMP
  found ctrl input: $flatten\mchip.\stophold0.$procmux$210_CMP
  found ctrl input: $flatten\mchip.\stophold0.$procmux$266_CMP
  found state code: 2'00
  found ctrl input: \mchip.stop_buf
  found state code: 2'10
  found ctrl input: \mchip.stophold0.button_latched
  found state code: 2'01
  found ctrl output: $flatten\mchip.\stophold0.$procmux$200_CMP
  found ctrl output: $flatten\mchip.\stophold0.$procmux$210_CMP
  found ctrl output: $flatten\mchip.\stophold0.$procmux$266_CMP
  ctrl inputs: { \mchip.stop_buf \mchip.stophold0.button_latched \io_in [13] }
  ctrl outputs: { $flatten\mchip.\stophold0.$procmux$266_CMP $flatten\mchip.\stophold0.$procmux$210_CMP $flatten\mchip.\stophold0.$procmux$200_CMP $flatten\mchip.\stophold0.$0\button_state[1:0] }
  transition:       2'00 3'0-0 ->       2'00 5'10000
  transition:       2'00 3'1-0 ->       2'01 5'10001
  transition:       2'00 3'--1 ->       2'00 5'10000
  transition:       2'10 3'0-0 ->       2'00 5'00100
  transition:       2'10 3'1-0 ->       2'10 5'00110
  transition:       2'10 3'--1 ->       2'00 5'00100
  transition:       2'01 3'000 ->       2'00 5'01000
  transition:       2'01 3'100 ->       2'01 5'01001
  transition:       2'01 3'-10 ->       2'10 5'01010
  transition:       2'01 3'--1 ->       2'00 5'01000

3.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\mchip.stophold0.button_state$1194' from module `\toplevel_chip'.
Optimizing FSM `$fsm$\mchip.modehold0.button_state$1189' from module `\toplevel_chip'.
Optimizing FSM `$fsm$\mchip.leddrive0.power_mode$1181' from module `\toplevel_chip'.
Optimizing FSM `$fsm$\mchip.cur_state$1176' from module `\toplevel_chip'.

3.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 40 unused cells and 40 unused wires.
<suppressed ~45 debug messages>

3.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\mchip.cur_state$1176' from module `\toplevel_chip'.
  Removing unused output signal $flatten\mchip.$0\cur_state[2:0] [0].
  Removing unused output signal $flatten\mchip.$0\cur_state[2:0] [1].
  Removing unused output signal $flatten\mchip.$0\cur_state[2:0] [2].
Optimizing FSM `$fsm$\mchip.leddrive0.power_mode$1181' from module `\toplevel_chip'.
  Removing unused output signal $flatten\mchip.\leddrive0.$0\power_mode[2:0] [0].
  Removing unused output signal $flatten\mchip.\leddrive0.$0\power_mode[2:0] [1].
  Removing unused output signal $flatten\mchip.\leddrive0.$0\power_mode[2:0] [2].
  Removing unused output signal $flatten\mchip.\leddrive0.$procmux$557_CMP.
Optimizing FSM `$fsm$\mchip.modehold0.button_state$1189' from module `\toplevel_chip'.
  Removing unused output signal $flatten\mchip.\modehold0.$0\button_state[1:0] [0].
  Removing unused output signal $flatten\mchip.\modehold0.$0\button_state[1:0] [1].
Optimizing FSM `$fsm$\mchip.stophold0.button_state$1194' from module `\toplevel_chip'.
  Removing unused output signal $flatten\mchip.\stophold0.$0\button_state[1:0] [0].
  Removing unused output signal $flatten\mchip.\stophold0.$0\button_state[1:0] [1].

3.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\mchip.cur_state$1176' from module `\toplevel_chip' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> --1
  010 -> -1-
  001 -> 1--
Recoding FSM `$fsm$\mchip.leddrive0.power_mode$1181' from module `\toplevel_chip' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1-
  100 -> ---1--
  010 -> --1---
  001 -> -1----
  101 -> -----1
  011 -> 1-----
Recoding FSM `$fsm$\mchip.modehold0.button_state$1189' from module `\toplevel_chip' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--
Recoding FSM `$fsm$\mchip.stophold0.button_state$1194' from module `\toplevel_chip' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--

3.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\mchip.cur_state$1176' from module `toplevel_chip':
-------------------------------------

  Information on FSM $fsm$\mchip.cur_state$1176 (\mchip.cur_state):

  Number of input signals:    3
  Number of output signals:   3
  Number of state bits:       3

  Input signals:
    0: \io_in [13]
    1: \mchip.mode_held
    2: \mchip.mode_pressed

  Output signals:
    0: \mchip.leddrive0.blink
    1: $flatten\mchip.$procmux$585_CMP
    2: $flatten\mchip.$eq$d17_cporco_clockbox/src/chip.sv:342$62_Y

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 3'000   ->     0 3'010
      1:     0 3'--1   ->     0 3'010
      2:     0 3'100   ->     1 3'010
      3:     0 3'-10   ->     2 3'010
      4:     1 3'100   ->     0 3'100
      5:     1 3'--1   ->     0 3'100
      6:     1 3'000   ->     1 3'100
      7:     1 3'-10   ->     1 3'100
      8:     2 3'100   ->     0 3'001
      9:     2 3'-10   ->     0 3'001
     10:     2 3'--1   ->     0 3'001
     11:     2 3'000   ->     2 3'001

-------------------------------------

FSM `$fsm$\mchip.leddrive0.power_mode$1181' from module `toplevel_chip':
-------------------------------------

  Information on FSM $fsm$\mchip.leddrive0.power_mode$1181 (\mchip.leddrive0.power_mode):

  Number of input signals:    2
  Number of output signals:   5
  Number of state bits:       6

  Input signals:
    0: \io_in [13]
    1: \mchip.leddrive0.power_pressed

  Output signals:
    0: $flatten\mchip.\leddrive0.$procmux$518_CMP
    1: $flatten\mchip.\leddrive0.$procmux$526_CMP
    2: $flatten\mchip.\leddrive0.$procmux$535_CMP
    3: $flatten\mchip.\leddrive0.$procmux$545_CMP
    4: $flatten\mchip.\leddrive0.$procmux$553_CMP

  State encoding:
    0:   6'----1-
    1:   6'---1--
    2:   6'--1---
    3:   6'-1----
    4:   6'-----1  <RESET STATE>
    5:   6'1-----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'00   ->     0 5'10000
      1:     0 2'10   ->     3 5'10000
      2:     0 2'-1   ->     4 5'10000
      3:     1 2'00   ->     1 5'00001
      4:     1 2'10   ->     4 5'00001
      5:     1 2'-1   ->     4 5'00001
      6:     2 2'00   ->     2 5'00100
      7:     2 2'-1   ->     4 5'00100
      8:     2 2'10   ->     5 5'00100
      9:     3 2'10   ->     2 5'01000
     10:     3 2'00   ->     3 5'01000
     11:     3 2'-1   ->     4 5'01000
     12:     4 2'10   ->     0 5'00000
     13:     4 2'00   ->     4 5'00000
     14:     4 2'-1   ->     4 5'00000
     15:     5 2'10   ->     1 5'00010
     16:     5 2'-1   ->     4 5'00010
     17:     5 2'00   ->     5 5'00010

-------------------------------------

FSM `$fsm$\mchip.modehold0.button_state$1189' from module `toplevel_chip':
-------------------------------------

  Information on FSM $fsm$\mchip.modehold0.button_state$1189 (\mchip.modehold0.button_state):

  Number of input signals:    3
  Number of output signals:   3
  Number of state bits:       3

  Input signals:
    0: \io_in [13]
    1: \mchip.modehold0.button_latched
    2: \mchip.mode_buf

  Output signals:
    0: $flatten\mchip.\modehold0.$procmux$200_CMP
    1: $flatten\mchip.\modehold0.$procmux$210_CMP
    2: $flatten\mchip.\modehold0.$procmux$266_CMP

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 3'0-0   ->     0 3'100
      1:     0 3'--1   ->     0 3'100
      2:     0 3'1-0   ->     2 3'100
      3:     1 3'0-0   ->     0 3'001
      4:     1 3'--1   ->     0 3'001
      5:     1 3'1-0   ->     1 3'001
      6:     2 3'000   ->     0 3'010
      7:     2 3'--1   ->     0 3'010
      8:     2 3'-10   ->     1 3'010
      9:     2 3'100   ->     2 3'010

-------------------------------------

FSM `$fsm$\mchip.stophold0.button_state$1194' from module `toplevel_chip':
-------------------------------------

  Information on FSM $fsm$\mchip.stophold0.button_state$1194 (\mchip.stophold0.button_state):

  Number of input signals:    3
  Number of output signals:   3
  Number of state bits:       3

  Input signals:
    0: \io_in [13]
    1: \mchip.stophold0.button_latched
    2: \mchip.stop_buf

  Output signals:
    0: $flatten\mchip.\stophold0.$procmux$200_CMP
    1: $flatten\mchip.\stophold0.$procmux$210_CMP
    2: $flatten\mchip.\stophold0.$procmux$266_CMP

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 3'0-0   ->     0 3'100
      1:     0 3'--1   ->     0 3'100
      2:     0 3'1-0   ->     2 3'100
      3:     1 3'0-0   ->     0 3'001
      4:     1 3'--1   ->     0 3'001
      5:     1 3'1-0   ->     1 3'001
      6:     2 3'000   ->     0 3'010
      7:     2 3'--1   ->     0 3'010
      8:     2 3'-10   ->     1 3'010
      9:     2 3'100   ->     2 3'010

-------------------------------------

3.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\mchip.cur_state$1176' from module `\toplevel_chip'.
Mapping FSM `$fsm$\mchip.leddrive0.power_mode$1181' from module `\toplevel_chip'.
Mapping FSM `$fsm$\mchip.modehold0.button_state$1189' from module `\toplevel_chip'.
Mapping FSM `$fsm$\mchip.stophold0.button_state$1194' from module `\toplevel_chip'.

3.9. Executing OPT pass (performing simple optimizations).

3.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.
<suppressed ~17 debug messages>

3.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
<suppressed ~57 debug messages>
Removed a total of 19 cells.

3.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~72 debug messages>

3.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

3.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

3.9.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\mchip.\stophold0.\buttoncount.$procdff$1126 ($dff) from module toplevel_chip (D = $flatten\mchip.\stophold0.\buttoncount.$procmux$185_Y, Q = \mchip.stophold0.buttoncount.Q, rval = 25'0000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$1368 ($sdff) from module toplevel_chip (D = \mchip.stophold0.buttoncount.D, Q = \mchip.stophold0.buttoncount.Q).
Adding SRST signal on $flatten\mchip.\stophold0.$procdff$1129 ($dff) from module toplevel_chip (D = $flatten\mchip.\stophold0.$procmux$297_Y, Q = \mchip.stophold0.button_latched, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1370 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.stophold0.button_latched).
Adding SRST signal on $flatten\mchip.\modehold0.\buttoncount.$procdff$1126 ($dff) from module toplevel_chip (D = $flatten\mchip.\modehold0.\buttoncount.$procmux$185_Y, Q = \mchip.modehold0.buttoncount.Q, rval = 25'0000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$1372 ($sdff) from module toplevel_chip (D = \mchip.modehold0.buttoncount.D, Q = \mchip.modehold0.buttoncount.Q).
Adding SRST signal on $flatten\mchip.\modehold0.$procdff$1129 ($dff) from module toplevel_chip (D = $flatten\mchip.\modehold0.$procmux$297_Y, Q = \mchip.modehold0.button_latched, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1374 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.modehold0.button_latched).
Adding SRST signal on $flatten\mchip.\leddrive0.\colcount0.$procdff$1127 ($dff) from module toplevel_chip (D = \mchip.leddrive0.colcount0.D, Q = \mchip.leddrive0.colcount0.Q, rval = 11'00000000000).
Adding SRST signal on $flatten\mchip.\leddrive0.$procdff$1131 ($dff) from module toplevel_chip (D = $flatten\mchip.\leddrive0.$add$d17_cporco_clockbox/src/chip.sv:576$100_Y [23:0], Q = \mchip.leddrive0.out_clockcount, rval = 24'000000000000000000000000).
Adding SRST signal on $flatten\mchip.\leddrive0.$procdff$1130 ($dff) from module toplevel_chip (D = $flatten\mchip.\leddrive0.$procmux$504_Y, Q = \mchip.leddrive0.col_sel, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$1378 ($sdff) from module toplevel_chip (D = $flatten\mchip.\leddrive0.$add$d17_cporco_clockbox/src/chip.sv:601$114_Y [3:0], Q = \mchip.leddrive0.col_sel).
Adding SRST signal on $flatten\mchip.$procdff$1165 ($dff) from module toplevel_chip (D = \mchip.power_tmp1, Q = \mchip.power_bounce, rval = 1'0).
Adding SRST signal on $flatten\mchip.$procdff$1164 ($dff) from module toplevel_chip (D = \mchip.mode_tmp1, Q = \mchip.mode_bounce, rval = 1'0).
Adding SRST signal on $flatten\mchip.$procdff$1163 ($dff) from module toplevel_chip (D = \mchip.stop_tmp1, Q = \mchip.stop_bounce, rval = 1'0).
Adding SRST signal on $flatten\mchip.$procdff$1162 ($dff) from module toplevel_chip (D = \mchip.start_tmp1, Q = \mchip.start_bounce, rval = 1'0).
Adding SRST signal on $flatten\mchip.$procdff$1161 ($dff) from module toplevel_chip (D = \mchip.mode_tmp0, Q = \mchip.mode_tmp1, rval = 1'0).
Adding SRST signal on $flatten\mchip.$procdff$1160 ($dff) from module toplevel_chip (D = \mchip.power_tmp0, Q = \mchip.power_tmp1, rval = 1'0).
Adding SRST signal on $flatten\mchip.$procdff$1159 ($dff) from module toplevel_chip (D = \mchip.stop_tmp0, Q = \mchip.stop_tmp1, rval = 1'0).
Adding SRST signal on $flatten\mchip.$procdff$1158 ($dff) from module toplevel_chip (D = \mchip.start_tmp0, Q = \mchip.start_tmp1, rval = 1'0).
Adding SRST signal on $flatten\mchip.$procdff$1157 ($dff) from module toplevel_chip (D = \io_in [0], Q = \mchip.mode_tmp0, rval = 1'0).
Adding SRST signal on $flatten\mchip.$procdff$1156 ($dff) from module toplevel_chip (D = \io_in [1], Q = \mchip.power_tmp0, rval = 1'0).
Adding SRST signal on $flatten\mchip.$procdff$1155 ($dff) from module toplevel_chip (D = \io_in [2], Q = \mchip.stop_tmp0, rval = 1'0).
Adding SRST signal on $flatten\mchip.$procdff$1154 ($dff) from module toplevel_chip (D = \io_in [3], Q = \mchip.start_tmp0, rval = 1'0).
Adding SRST signal on $flatten\mchip.$procdff$1153 ($dff) from module toplevel_chip (D = $flatten\mchip.$procmux$1067_Y, Q = \mchip.power_buf, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1392 ($sdff) from module toplevel_chip (D = \mchip.power_bounce, Q = \mchip.power_buf).
Adding SRST signal on $flatten\mchip.$procdff$1152 ($dff) from module toplevel_chip (D = $flatten\mchip.$procmux$1073_Y, Q = \mchip.mode_buf, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1394 ($sdff) from module toplevel_chip (D = \mchip.mode_bounce, Q = \mchip.mode_buf).
Adding SRST signal on $flatten\mchip.$procdff$1151 ($dff) from module toplevel_chip (D = $flatten\mchip.$procmux$1079_Y, Q = \mchip.stop_buf, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1396 ($sdff) from module toplevel_chip (D = \mchip.stop_bounce, Q = \mchip.stop_buf).
Adding SRST signal on $flatten\mchip.$procdff$1150 ($dff) from module toplevel_chip (D = $flatten\mchip.$procmux$1085_Y, Q = \mchip.start_buf, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1398 ($sdff) from module toplevel_chip (D = \mchip.start_bounce, Q = \mchip.start_buf).
Adding SRST signal on $flatten\mchip.$procdff$1149 ($dff) from module toplevel_chip (D = $flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:117$4_Y [18:0], Q = \mchip.button_count, rval = 19'0000000000000000000).
Adding SRST signal on $flatten\mchip.$procdff$1148 ($dff) from module toplevel_chip (D = \mchip.power_state_next, Q = \mchip.power_state, rval = 1'0).
Adding SRST signal on $flatten\mchip.$procdff$1147 ($dff) from module toplevel_chip (D = \mchip.start_state_next, Q = \mchip.start_state, rval = 1'0).
Adding SRST signal on $flatten\mchip.$procdff$1146 ($dff) from module toplevel_chip (D = $flatten\mchip.$procmux$814_Y, Q = \mchip.clock_time3, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$1405 ($sdff) from module toplevel_chip (D = $flatten\mchip.$procmux$814_Y, Q = \mchip.clock_time3).
Adding SRST signal on $flatten\mchip.$procdff$1145 ($dff) from module toplevel_chip (D = $flatten\mchip.$procmux$871_Y, Q = \mchip.clock_time2, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$1417 ($sdff) from module toplevel_chip (D = $flatten\mchip.$procmux$871_Y, Q = \mchip.clock_time2).
Adding SRST signal on $flatten\mchip.$procdff$1144 ($dff) from module toplevel_chip (D = $flatten\mchip.$procmux$904_Y, Q = \mchip.clock_time1, rval = 4'0011).
Adding EN signal on $auto$ff.cc:266:slice$1429 ($sdff) from module toplevel_chip (D = $flatten\mchip.$procmux$904_Y, Q = \mchip.clock_time1).
Adding SRST signal on $flatten\mchip.$procdff$1143 ($dff) from module toplevel_chip (D = $flatten\mchip.$procmux$928_Y, Q = \mchip.clock_time0, rval = 4'0100).
Adding EN signal on $auto$ff.cc:266:slice$1441 ($sdff) from module toplevel_chip (D = $flatten\mchip.$procmux$928_Y, Q = \mchip.clock_time0).
Adding SRST signal on $flatten\mchip.$procdff$1142 ($dff) from module toplevel_chip (D = $flatten\mchip.$procmux$754_Y [0], Q = \mchip.clock_count [0], rval = 1'0).
Adding SRST signal on $flatten\mchip.$procdff$1142 ($dff) from module toplevel_chip (D = $flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:336$60_Y [29:1], Q = \mchip.clock_count [29:1], rval = 29'00000000000000000000000000000).
Adding SRST signal on $flatten\mchip.$procdff$1141 ($dff) from module toplevel_chip (D = $flatten\mchip.$procmux$940_Y, Q = \mchip.clock_digit_sel, rval = 2'10).
Adding EN signal on $auto$ff.cc:266:slice$1459 ($sdff) from module toplevel_chip (D = $flatten\mchip.$procmux$936_Y, Q = \mchip.clock_digit_sel).
Adding SRST signal on $flatten\mchip.$procdff$1140 ($dff) from module toplevel_chip (D = $flatten\mchip.$procmux$1005_Y, Q = \mchip.pm, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1463 ($sdff) from module toplevel_chip (D = $flatten\mchip.$procmux$1005_Y, Q = \mchip.pm).
Adding SRST signal on $flatten\mchip.$procdff$1139 ($dff) from module toplevel_chip (D = $flatten\mchip.$procmux$680_Y, Q = \mchip.chrono_time3, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$1475 ($sdff) from module toplevel_chip (D = $flatten\mchip.$procmux$667_Y, Q = \mchip.chrono_time3).
Adding SRST signal on $flatten\mchip.$procdff$1138 ($dff) from module toplevel_chip (D = $flatten\mchip.$procmux$700_Y, Q = \mchip.chrono_time2, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$1481 ($sdff) from module toplevel_chip (D = $flatten\mchip.$procmux$689_Y, Q = \mchip.chrono_time2).
Adding SRST signal on $flatten\mchip.$procdff$1137 ($dff) from module toplevel_chip (D = $flatten\mchip.$procmux$717_Y, Q = \mchip.chrono_time1, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$1487 ($sdff) from module toplevel_chip (D = $flatten\mchip.$procmux$708_Y, Q = \mchip.chrono_time1).
Adding SRST signal on $flatten\mchip.$procdff$1136 ($dff) from module toplevel_chip (D = $flatten\mchip.$procmux$731_Y, Q = \mchip.chrono_time0, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$1493 ($sdff) from module toplevel_chip (D = $flatten\mchip.$procmux$724_Y, Q = \mchip.chrono_time0).
Adding SRST signal on $flatten\mchip.$procdff$1135 ($dff) from module toplevel_chip (D = $flatten\mchip.$procmux$742_Y, Q = \mchip.chrono_count, rval = 24'000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$1499 ($sdff) from module toplevel_chip (D = $flatten\mchip.$procmux$737_Y, Q = \mchip.chrono_count).
Adding SRST signal on $flatten\mchip.$procdff$1134 ($dff) from module toplevel_chip (D = $flatten\mchip.$procmux$748_Y, Q = \mchip.run_chrono, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1505 ($sdff) from module toplevel_chip (D = $flatten\mchip.$not$d17_cporco_clockbox/src/chip.sv:351$71_Y, Q = \mchip.run_chrono).

3.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 73 unused cells and 122 unused wires.
<suppressed ~74 debug messages>

3.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.
<suppressed ~5 debug messages>

3.9.9. Rerunning OPT passes. (Maybe there is more to do..)

3.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~47 debug messages>

3.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

3.9.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
<suppressed ~60 debug messages>
Removed a total of 20 cells.

3.9.13. Executing OPT_DFF pass (perform DFF optimizations).

3.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 0 unused cells and 20 unused wires.
<suppressed ~1 debug messages>

3.9.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

3.9.16. Rerunning OPT passes. (Maybe there is more to do..)

3.9.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~47 debug messages>

3.9.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

3.9.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

3.9.20. Executing OPT_DFF pass (perform DFF optimizations).

3.9.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

3.9.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

3.9.23. Finished OPT passes. (There is nothing left to do.)

3.10. Executing WREDUCE pass (reducing word size of cells).
Removed top 28 address bits (of 32) from memory init port toplevel_chip.$flatten\mchip.\leddrive0.\cd0.$auto$mem.cc:328:emit$184 ($flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182).
Removed top 28 address bits (of 32) from memory init port toplevel_chip.$flatten\mchip.\leddrive0.\cd1.$auto$mem.cc:328:emit$184 ($flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182).
Removed top 28 address bits (of 32) from memory init port toplevel_chip.$flatten\mchip.\leddrive0.\cd2.$auto$mem.cc:328:emit$184 ($flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182).
Removed top 28 address bits (of 32) from memory init port toplevel_chip.$flatten\mchip.\leddrive0.\cd3.$auto$mem.cc:328:emit$184 ($flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182).
Removed top 1 bits (of 4) from port B of cell toplevel_chip.$auto$opt_dff.cc:195:make_patterns_logic$1446 ($ne).
Removed top 1 bits (of 5) from port B of cell toplevel_chip.$auto$opt_dff.cc:195:make_patterns_logic$1432 ($ne).
Removed top 1 bits (of 6) from port B of cell toplevel_chip.$auto$opt_dff.cc:195:make_patterns_logic$1408 ($ne).
Removed top 22 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\leddrive0.$ge$d17_cporco_clockbox/src/chip.sv:540$94 ($ge).
Removed top 21 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\leddrive0.$ge$d17_cporco_clockbox/src/chip.sv:545$95 ($ge).
Removed top 21 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\leddrive0.$ge$d17_cporco_clockbox/src/chip.sv:550$96 ($ge).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\leddrive0.$add$d17_cporco_clockbox/src/chip.sv:576$100 ($add).
Removed top 8 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\leddrive0.$add$d17_cporco_clockbox/src/chip.sv:576$100 ($add).
Removed top 9 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\leddrive0.$ge$d17_cporco_clockbox/src/chip.sv:583$101 ($ge).
Removed top 9 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\leddrive0.$lt$d17_cporco_clockbox/src/chip.sv:583$102 ($lt).
Removed top 10 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\leddrive0.$ge$d17_cporco_clockbox/src/chip.sv:583$103 ($ge).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\leddrive0.$add$d17_cporco_clockbox/src/chip.sv:588$109 ($add).
Removed top 21 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\leddrive0.$add$d17_cporco_clockbox/src/chip.sv:588$109 ($add).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\leddrive0.$add$d17_cporco_clockbox/src/chip.sv:601$114 ($add).
Removed top 28 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\leddrive0.$add$d17_cporco_clockbox/src/chip.sv:601$114 ($add).
Removed top 1 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.\leddrive0.$procmux$369_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.\leddrive0.$procmux$385_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.\leddrive0.$procmux$402_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.\leddrive0.$procmux$420_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.\leddrive0.$procmux$439_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.\leddrive0.$procmux$459_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.\leddrive0.$procmux$492_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\modehold0.$add$d17_cporco_clockbox/src/chip.sv:816$170 ($add).
Removed top 7 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\modehold0.$add$d17_cporco_clockbox/src/chip.sv:816$170 ($add).
Removed top 7 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\modehold0.$ge$d17_cporco_clockbox/src/chip.sv:823$171 ($ge).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\stophold0.$add$d17_cporco_clockbox/src/chip.sv:816$170 ($add).
Removed top 7 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\stophold0.$add$d17_cporco_clockbox/src/chip.sv:816$170 ($add).
Removed top 7 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\stophold0.$ge$d17_cporco_clockbox/src/chip.sv:823$171 ($ge).
Removed top 2 bits (of 3) from port B of cell toplevel_chip.$auto$opt_dff.cc:195:make_patterns_logic$1412 ($ne).
Removed top 1 bits (of 2) from port B of cell toplevel_chip.$flatten\mchip.$procmux$795_CMP0 ($eq).
Removed top 29 bits (of 30) from mux cell toplevel_chip.$flatten\mchip.$procmux$754 ($mux).
Removed top 23 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\leddrive0.$ge$d17_cporco_clockbox/src/chip.sv:535$93 ($ge).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:383$81 ($add).
Removed top 8 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:383$81 ($add).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:379$80 ($add).
Removed top 28 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:379$80 ($add).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:375$79 ($add).
Removed top 28 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:375$79 ($add).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:371$78 ($add).
Removed top 28 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:371$78 ($add).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:367$77 ($add).
Removed top 28 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:367$77 ($add).
Removed top 1 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.$eq$d17_cporco_clockbox/src/chip.sv:359$74 ($eq).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:336$60 ($add).
Removed top 2 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:336$60 ($add).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:254$25 ($add).
Removed top 28 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:254$25 ($add).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:250$24 ($add).
Removed top 28 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:250$24 ($add).
Removed top 3 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.$eq$d17_cporco_clockbox/src/chip.sv:244$21 ($eq).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:243$19 ($add).
Removed top 28 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:243$19 ($add).
Removed top 2 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.$eq$d17_cporco_clockbox/src/chip.sv:238$17 ($eq).
Removed top 3 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.$eq$d17_cporco_clockbox/src/chip.sv:238$16 ($eq).
Removed top 1 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.$eq$d17_cporco_clockbox/src/chip.sv:232$14 ($eq).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.$sub$d17_cporco_clockbox/src/chip.sv:224$12 ($sub).
Removed top 30 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.$sub$d17_cporco_clockbox/src/chip.sv:224$12 ($sub).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:117$4 ($add).
Removed top 13 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:117$4 ($add).
Removed top 13 bits (of 32) from wire toplevel_chip.$flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:117$4_Y.
Removed top 28 bits (of 32) from wire toplevel_chip.$flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:243$19_Y.
Removed top 28 bits (of 32) from wire toplevel_chip.$flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:250$24_Y.
Removed top 4 bits (of 32) from wire toplevel_chip.$flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:336$60_Y.
Removed top 28 bits (of 32) from wire toplevel_chip.$flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:367$77_Y.
Removed top 3 bits (of 4) from wire toplevel_chip.$flatten\mchip.$procmux$689_Y.
Removed top 30 bits (of 32) from wire toplevel_chip.$flatten\mchip.$sub$d17_cporco_clockbox/src/chip.sv:224$12_Y.
Removed top 8 bits (of 32) from wire toplevel_chip.$flatten\mchip.\leddrive0.$add$d17_cporco_clockbox/src/chip.sv:576$100_Y.
Removed top 28 bits (of 32) from wire toplevel_chip.$flatten\mchip.\leddrive0.$add$d17_cporco_clockbox/src/chip.sv:601$114_Y.

3.11. Executing PEEPOPT pass (run peephole optimizers).

3.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 0 unused cells and 12 unused wires.
<suppressed ~1 debug messages>

3.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module toplevel_chip:
  creating $macc model for $flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:117$4 ($add).
  creating $macc model for $flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:243$19 ($add).
  creating $macc model for $flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:250$24 ($add).
  creating $macc model for $flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:254$25 ($add).
  creating $macc model for $flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:336$60 ($add).
  creating $macc model for $flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:367$77 ($add).
  creating $macc model for $flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:371$78 ($add).
  creating $macc model for $flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:375$79 ($add).
  creating $macc model for $flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:379$80 ($add).
  creating $macc model for $flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:383$81 ($add).
  creating $macc model for $flatten\mchip.$sub$d17_cporco_clockbox/src/chip.sv:224$12 ($sub).
  creating $macc model for $flatten\mchip.\leddrive0.$add$d17_cporco_clockbox/src/chip.sv:576$100 ($add).
  creating $macc model for $flatten\mchip.\leddrive0.$add$d17_cporco_clockbox/src/chip.sv:588$109 ($add).
  creating $macc model for $flatten\mchip.\leddrive0.$add$d17_cporco_clockbox/src/chip.sv:601$114 ($add).
  creating $macc model for $flatten\mchip.\modehold0.$add$d17_cporco_clockbox/src/chip.sv:816$170 ($add).
  creating $macc model for $flatten\mchip.\stophold0.$add$d17_cporco_clockbox/src/chip.sv:816$170 ($add).
  creating $alu model for $macc $flatten\mchip.\stophold0.$add$d17_cporco_clockbox/src/chip.sv:816$170.
  creating $alu model for $macc $flatten\mchip.\modehold0.$add$d17_cporco_clockbox/src/chip.sv:816$170.
  creating $alu model for $macc $flatten\mchip.\leddrive0.$add$d17_cporco_clockbox/src/chip.sv:601$114.
  creating $alu model for $macc $flatten\mchip.\leddrive0.$add$d17_cporco_clockbox/src/chip.sv:588$109.
  creating $alu model for $macc $flatten\mchip.\leddrive0.$add$d17_cporco_clockbox/src/chip.sv:576$100.
  creating $alu model for $macc $flatten\mchip.$sub$d17_cporco_clockbox/src/chip.sv:224$12.
  creating $alu model for $macc $flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:383$81.
  creating $alu model for $macc $flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:379$80.
  creating $alu model for $macc $flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:375$79.
  creating $alu model for $macc $flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:371$78.
  creating $alu model for $macc $flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:367$77.
  creating $alu model for $macc $flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:336$60.
  creating $alu model for $macc $flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:254$25.
  creating $alu model for $macc $flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:250$24.
  creating $alu model for $macc $flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:243$19.
  creating $alu model for $macc $flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:117$4.
  creating $alu model for $flatten\mchip.\leddrive0.$ge$d17_cporco_clockbox/src/chip.sv:535$93 ($ge): new $alu
  creating $alu model for $flatten\mchip.\leddrive0.$ge$d17_cporco_clockbox/src/chip.sv:540$94 ($ge): new $alu
  creating $alu model for $flatten\mchip.\leddrive0.$ge$d17_cporco_clockbox/src/chip.sv:545$95 ($ge): new $alu
  creating $alu model for $flatten\mchip.\leddrive0.$ge$d17_cporco_clockbox/src/chip.sv:550$96 ($ge): new $alu
  creating $alu model for $flatten\mchip.\leddrive0.$ge$d17_cporco_clockbox/src/chip.sv:583$101 ($ge): new $alu
  creating $alu model for $flatten\mchip.\leddrive0.$ge$d17_cporco_clockbox/src/chip.sv:583$103 ($ge): new $alu
  creating $alu model for $flatten\mchip.\leddrive0.$lt$d17_cporco_clockbox/src/chip.sv:583$102 ($lt): new $alu
  creating $alu model for $flatten\mchip.\modehold0.$ge$d17_cporco_clockbox/src/chip.sv:823$171 ($ge): new $alu
  creating $alu model for $flatten\mchip.\stophold0.$ge$d17_cporco_clockbox/src/chip.sv:823$171 ($ge): new $alu
  creating $alu cell for $flatten\mchip.\stophold0.$ge$d17_cporco_clockbox/src/chip.sv:823$171: $auto$alumacc.cc:485:replace_alu$1525
  creating $alu cell for $flatten\mchip.\modehold0.$ge$d17_cporco_clockbox/src/chip.sv:823$171: $auto$alumacc.cc:485:replace_alu$1538
  creating $alu cell for $flatten\mchip.\leddrive0.$lt$d17_cporco_clockbox/src/chip.sv:583$102: $auto$alumacc.cc:485:replace_alu$1551
  creating $alu cell for $flatten\mchip.\leddrive0.$ge$d17_cporco_clockbox/src/chip.sv:583$103: $auto$alumacc.cc:485:replace_alu$1562
  creating $alu cell for $flatten\mchip.\leddrive0.$ge$d17_cporco_clockbox/src/chip.sv:583$101: $auto$alumacc.cc:485:replace_alu$1571
  creating $alu cell for $flatten\mchip.\leddrive0.$ge$d17_cporco_clockbox/src/chip.sv:550$96: $auto$alumacc.cc:485:replace_alu$1580
  creating $alu cell for $flatten\mchip.\leddrive0.$ge$d17_cporco_clockbox/src/chip.sv:545$95: $auto$alumacc.cc:485:replace_alu$1593
  creating $alu cell for $flatten\mchip.\leddrive0.$ge$d17_cporco_clockbox/src/chip.sv:540$94: $auto$alumacc.cc:485:replace_alu$1606
  creating $alu cell for $flatten\mchip.\leddrive0.$ge$d17_cporco_clockbox/src/chip.sv:535$93: $auto$alumacc.cc:485:replace_alu$1615
  creating $alu cell for $flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:117$4: $auto$alumacc.cc:485:replace_alu$1624
  creating $alu cell for $flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:243$19: $auto$alumacc.cc:485:replace_alu$1627
  creating $alu cell for $flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:250$24: $auto$alumacc.cc:485:replace_alu$1630
  creating $alu cell for $flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:254$25: $auto$alumacc.cc:485:replace_alu$1633
  creating $alu cell for $flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:336$60: $auto$alumacc.cc:485:replace_alu$1636
  creating $alu cell for $flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:367$77: $auto$alumacc.cc:485:replace_alu$1639
  creating $alu cell for $flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:371$78: $auto$alumacc.cc:485:replace_alu$1642
  creating $alu cell for $flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:375$79: $auto$alumacc.cc:485:replace_alu$1645
  creating $alu cell for $flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:379$80: $auto$alumacc.cc:485:replace_alu$1648
  creating $alu cell for $flatten\mchip.$add$d17_cporco_clockbox/src/chip.sv:383$81: $auto$alumacc.cc:485:replace_alu$1651
  creating $alu cell for $flatten\mchip.$sub$d17_cporco_clockbox/src/chip.sv:224$12: $auto$alumacc.cc:485:replace_alu$1654
  creating $alu cell for $flatten\mchip.\leddrive0.$add$d17_cporco_clockbox/src/chip.sv:576$100: $auto$alumacc.cc:485:replace_alu$1657
  creating $alu cell for $flatten\mchip.\leddrive0.$add$d17_cporco_clockbox/src/chip.sv:588$109: $auto$alumacc.cc:485:replace_alu$1660
  creating $alu cell for $flatten\mchip.\leddrive0.$add$d17_cporco_clockbox/src/chip.sv:601$114: $auto$alumacc.cc:485:replace_alu$1663
  creating $alu cell for $flatten\mchip.\modehold0.$add$d17_cporco_clockbox/src/chip.sv:816$170: $auto$alumacc.cc:485:replace_alu$1666
  creating $alu cell for $flatten\mchip.\stophold0.$add$d17_cporco_clockbox/src/chip.sv:816$170: $auto$alumacc.cc:485:replace_alu$1669
  created 25 $alu and 0 $macc cells.

3.14. Executing SHARE pass (SAT-based resource sharing).
Found 4 cells in module toplevel_chip that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\mchip.\leddrive0.\cd3.$auto$mem.cc:282:emit$183 ($memrd_v2):
    Found 3 activation_patterns using ctrl signal { $flatten\mchip.\leddrive0.$procmux$330_CMP $flatten\mchip.\leddrive0.$procmux$319_CMP $flatten\mchip.\leddrive0.$logic_and$d17_cporco_clockbox/src/chip.sv:690$157_Y $flatten\mchip.\leddrive0.$eq$d17_cporco_clockbox/src/chip.sv:593$110_Y \mchip.leddrive0.en_led }.
    No candidates found.
  Analyzing resource sharing options for $flatten\mchip.\leddrive0.\cd2.$auto$mem.cc:282:emit$183 ($memrd_v2):
    Found 3 activation_patterns using ctrl signal { $flatten\mchip.\leddrive0.$procmux$369_CMP $flatten\mchip.\leddrive0.$procmux$355_CMP $flatten\mchip.\leddrive0.$procmux$342_CMP $flatten\mchip.\leddrive0.$logic_and$d17_cporco_clockbox/src/chip.sv:666$145_Y \mchip.leddrive0.en_led }.
    No candidates found.
  Analyzing resource sharing options for $flatten\mchip.\leddrive0.\cd1.$auto$mem.cc:282:emit$183 ($memrd_v2):
    Found 3 activation_patterns using ctrl signal { $flatten\mchip.\leddrive0.$procmux$420_CMP $flatten\mchip.\leddrive0.$procmux$402_CMP $flatten\mchip.\leddrive0.$procmux$385_CMP $flatten\mchip.\leddrive0.$logic_and$d17_cporco_clockbox/src/chip.sv:615$117_Y \mchip.leddrive0.en_led }.
    No candidates found.
  Analyzing resource sharing options for $flatten\mchip.\leddrive0.\cd0.$auto$mem.cc:282:emit$183 ($memrd_v2):
    Found 3 activation_patterns using ctrl signal { $flatten\mchip.\leddrive0.$procmux$480_CMP $flatten\mchip.\leddrive0.$procmux$459_CMP $flatten\mchip.\leddrive0.$procmux$439_CMP $flatten\mchip.\leddrive0.$logic_and$d17_cporco_clockbox/src/chip.sv:615$119_Y \mchip.leddrive0.en_led }.
    No candidates found.

3.15. Executing OPT pass (performing simple optimizations).

3.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

3.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

3.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~47 debug messages>

3.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

3.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

3.15.6. Executing OPT_DFF pass (perform DFF optimizations).

3.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

3.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

3.15.9. Rerunning OPT passes. (Maybe there is more to do..)

3.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~47 debug messages>

3.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

3.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

3.15.13. Executing OPT_DFF pass (perform DFF optimizations).

3.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

3.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

3.15.16. Finished OPT passes. (There is nothing left to do.)

3.16. Executing MEMORY pass.

3.16.1. Executing OPT_MEM pass (optimize memories).
toplevel_chip.$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182: removing const-1 lane 4
toplevel_chip.$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182: removing const-1 lane 10
toplevel_chip.$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182: removing const-1 lane 4
toplevel_chip.$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182: removing const-1 lane 10
toplevel_chip.$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182: removing const-1 lane 4
toplevel_chip.$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182: removing const-1 lane 10
toplevel_chip.$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182: removing const-1 lane 4
toplevel_chip.$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182: removing const-1 lane 10
Performed a total of 4 transformations.

3.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

3.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

3.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

3.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182'[0] in module `\toplevel_chip': no output FF found.
Checking read port `$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182'[0] in module `\toplevel_chip': no output FF found.
Checking read port `$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182'[0] in module `\toplevel_chip': no output FF found.
Checking read port `$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182'[0] in module `\toplevel_chip': no output FF found.
Checking read port address `$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182'[0] in module `\toplevel_chip': no address FF found.
Checking read port address `$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182'[0] in module `\toplevel_chip': no address FF found.
Checking read port address `$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182'[0] in module `\toplevel_chip': no address FF found.
Checking read port address `$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182'[0] in module `\toplevel_chip': no address FF found.

3.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

3.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

3.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

3.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

3.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).

3.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

3.18. Executing OPT pass (performing simple optimizations).

3.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.
<suppressed ~105 debug messages>

3.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
<suppressed ~39 debug messages>
Removed a total of 13 cells.

3.18.3. Executing OPT_DFF pass (perform DFF optimizations).

3.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 8 unused cells and 78 unused wires.
<suppressed ~9 debug messages>

3.18.5. Finished fast OPT passes.

3.19. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182 in module \toplevel_chip:
  created 16 $dff cells and 0 static cells of width 13.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182 in module \toplevel_chip:
  created 16 $dff cells and 0 static cells of width 13.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182 in module \toplevel_chip:
  created 16 $dff cells and 0 static cells of width 13.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182 in module \toplevel_chip:
  created 16 $dff cells and 0 static cells of width 13.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.

3.20. Executing OPT pass (performing simple optimizations).

3.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.
<suppressed ~16 debug messages>

3.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

3.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~37 debug messages>

3.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][3][4]$1915:
      Old ports: A=13'1111101011111, B=13'1111101011101, Y=$memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][2]$a$1898
      New ports: A=1'1, B=1'0, Y=$memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][2]$a$1898 [1]
      New connections: { $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][2]$a$1898 [12:2] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][2]$a$1898 [0] } = 12'111110101111
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][3][3]$1912:
      Old ports: A=13'1011101011111, B=13'1111100000000, Y=$memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1896
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1896 [11] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1896 [0] }
      New connections: { $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1896 [12] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1896 [10:1] } = { 5'11110 $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1896 [0] 1'0 $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1896 [0] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1896 [0] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1896 [0] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1896 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][3][2]$1909:
      Old ports: A=13'1111001001100, B=13'1011101011101, Y=$memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$a$1895
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$a$1895 [11] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$a$1895 [0] }
      New connections: { $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$a$1895 [12] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$a$1895 [10:1] } = { 3'111 $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$a$1895 [0] 3'010 $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$a$1895 [0] 3'110 }
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][3][1]$1906:
      Old ports: A=13'1110101010111, B=13'1111101010101, Y=$memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$b$1893
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$b$1893 [9] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$b$1893 [1] }
      New connections: { $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$b$1893 [12:10] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$b$1893 [8:2] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$b$1893 [0] } = 11'11110101011
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][3][0]$1903:
      Old ports: A=13'1111100011111, B=13'0000111110001, Y=$memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1892
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1892 [5] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1892 [1] }
      New connections: { $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1892 [12:6] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1892 [4:2] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1892 [0] } = { $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1892 [1] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1892 [1] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1892 [1] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1892 [1] 1'1 $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1892 [5] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1892 [5] 1'1 $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1892 [1] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1892 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][3][2]$1954:
      Old ports: A=13'1111001001100, B=13'1011101011101, Y=$memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$a$1940
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$a$1940 [11] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$a$1940 [0] }
      New connections: { $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$a$1940 [12] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$a$1940 [10:1] } = { 3'111 $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$a$1940 [0] 3'010 $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$a$1940 [0] 3'110 }
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][3][4]$1870:
      Old ports: A=13'1111101011111, B=13'1111101011101, Y=$memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][2]$a$1853
      New ports: A=1'1, B=1'0, Y=$memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][2]$a$1853 [1]
      New connections: { $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][2]$a$1853 [12:2] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][2]$a$1853 [0] } = 12'111110101111
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][3][3]$1867:
      Old ports: A=13'1011101011111, B=13'1111100000000, Y=$memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1851
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1851 [11] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1851 [0] }
      New connections: { $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1851 [12] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1851 [10:1] } = { 5'11110 $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1851 [0] 1'0 $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1851 [0] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1851 [0] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1851 [0] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1851 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][3][2]$1864:
      Old ports: A=13'1111001001100, B=13'1011101011101, Y=$memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$a$1850
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$a$1850 [11] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$a$1850 [0] }
      New connections: { $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$a$1850 [12] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$a$1850 [10:1] } = { 3'111 $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$a$1850 [0] 3'010 $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$a$1850 [0] 3'110 }
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][3][1]$1861:
      Old ports: A=13'1110101010111, B=13'1111101010101, Y=$memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$b$1848
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$b$1848 [9] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$b$1848 [1] }
      New connections: { $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$b$1848 [12:10] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$b$1848 [8:2] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$b$1848 [0] } = 11'11110101011
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][3][0]$1858:
      Old ports: A=13'1111100011111, B=13'0000111110001, Y=$memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1847
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1847 [5] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1847 [1] }
      New connections: { $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1847 [12:6] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1847 [4:2] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1847 [0] } = { $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1847 [1] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1847 [1] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1847 [1] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1847 [1] 1'1 $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1847 [5] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1847 [5] 1'1 $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1847 [1] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1847 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][3][4]$1960:
      Old ports: A=13'1111101011111, B=13'1111101011101, Y=$memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][2]$a$1943
      New ports: A=1'1, B=1'0, Y=$memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][2]$a$1943 [1]
      New connections: { $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][2]$a$1943 [12:2] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][2]$a$1943 [0] } = 12'111110101111
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][3][4]$1825:
      Old ports: A=13'1111101011111, B=13'1111101011101, Y=$memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][2]$a$1808
      New ports: A=1'1, B=1'0, Y=$memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][2]$a$1808 [1]
      New connections: { $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][2]$a$1808 [12:2] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][2]$a$1808 [0] } = 12'111110101111
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][3][3]$1822:
      Old ports: A=13'1011101011111, B=13'1111100000000, Y=$memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1806
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1806 [11] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1806 [0] }
      New connections: { $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1806 [12] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1806 [10:1] } = { 5'11110 $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1806 [0] 1'0 $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1806 [0] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1806 [0] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1806 [0] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1806 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][3][2]$1819:
      Old ports: A=13'1111001001100, B=13'1011101011101, Y=$memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$a$1805
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$a$1805 [11] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$a$1805 [0] }
      New connections: { $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$a$1805 [12] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$a$1805 [10:1] } = { 3'111 $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$a$1805 [0] 3'010 $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$a$1805 [0] 3'110 }
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][3][1]$1816:
      Old ports: A=13'1110101010111, B=13'1111101010101, Y=$memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$b$1803
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$b$1803 [9] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$b$1803 [1] }
      New connections: { $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$b$1803 [12:10] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$b$1803 [8:2] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$b$1803 [0] } = 11'11110101011
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][3][0]$1813:
      Old ports: A=13'1111100011111, B=13'0000111110001, Y=$memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1802
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1802 [5] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1802 [1] }
      New connections: { $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1802 [12:6] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1802 [4:2] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1802 [0] } = { $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1802 [1] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1802 [1] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1802 [1] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1802 [1] 1'1 $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1802 [5] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1802 [5] 1'1 $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1802 [1] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1802 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][3][1]$1951:
      Old ports: A=13'1110101010111, B=13'1111101010101, Y=$memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$b$1938
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$b$1938 [9] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$b$1938 [1] }
      New connections: { $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$b$1938 [12:10] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$b$1938 [8:2] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$b$1938 [0] } = 11'11110101011
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][3][3]$1957:
      Old ports: A=13'1011101011111, B=13'1111100000000, Y=$memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1941
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1941 [11] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1941 [0] }
      New connections: { $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1941 [12] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1941 [10:1] } = { 5'11110 $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1941 [0] 1'0 $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1941 [0] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1941 [0] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1941 [0] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1941 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][3][0]$1948:
      Old ports: A=13'1111100011111, B=13'0000111110001, Y=$memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1937
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1937 [5] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1937 [1] }
      New connections: { $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1937 [12:6] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1937 [4:2] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1937 [0] } = { $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1937 [1] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1937 [1] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1937 [1] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1937 [1] 1'1 $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1937 [5] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1937 [5] 1'1 $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1937 [1] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1937 [1] 1'1 }
  Optimizing cells in module \toplevel_chip.
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][2]$1897:
      Old ports: A=$memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][2]$a$1898, B=13'1111111111111, Y=$memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][1]$a$1889
      New ports: A={ 1'0 $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][2]$a$1898 [1] }, B=2'11, Y={ $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][1]$a$1889 [5] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][1]$a$1889 [1] }
      New connections: { $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][1]$a$1889 [12:6] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][1]$a$1889 [4:2] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][1]$a$1889 [0] } = { 5'11111 $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][1]$a$1889 [5] 5'11111 }
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$1894:
      Old ports: A=$memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$a$1895, B=$memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1896, Y=$memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1887
      New ports: A={ $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$a$1895 [11] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$a$1895 [0] 2'10 $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$a$1895 [0] }, B={ $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1896 [11] 1'1 $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1896 [0] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1896 [0] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1896 [0] }, Y={ $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1887 [11] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1887 [8] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1887 [2:0] }
      New connections: { $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1887 [12] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1887 [10:9] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1887 [7:3] } = { 4'1110 $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1887 [2] 1'0 $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1887 [0] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1887 [2] }
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$1891:
      Old ports: A=$memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1892, B=$memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$b$1893, Y=$memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1886
      New ports: A={ $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1892 [1] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1892 [5] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1892 [5] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1892 [1] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1892 [1] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1892 [1] }, B={ $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$b$1893 [9] 4'1001 $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$b$1893 [1] }, Y={ $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1886 [9] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1886 [6:5] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1886 [3:1] }
      New connections: { $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1886 [12:10] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1886 [8:7] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1886 [4] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1886 [0] } = { $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1886 [2] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1886 [2] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1886 [2] 1'1 $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1886 [5] 2'11 }
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$1936:
      Old ports: A=$memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1937, B=$memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$b$1938, Y=$memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1931
      New ports: A={ $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1937 [1] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1937 [5] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1937 [5] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1937 [1] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1937 [1] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1937 [1] }, B={ $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$b$1938 [9] 4'1001 $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$b$1938 [1] }, Y={ $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1931 [9] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1931 [6:5] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1931 [3:1] }
      New connections: { $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1931 [12:10] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1931 [8:7] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1931 [4] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1931 [0] } = { $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1931 [2] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1931 [2] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1931 [2] 1'1 $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1931 [5] 2'11 }
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][2]$1852:
      Old ports: A=$memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][2]$a$1853, B=13'1111111111111, Y=$memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][1]$a$1844
      New ports: A={ 1'0 $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][2]$a$1853 [1] }, B=2'11, Y={ $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][1]$a$1844 [5] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][1]$a$1844 [1] }
      New connections: { $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][1]$a$1844 [12:6] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][1]$a$1844 [4:2] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][1]$a$1844 [0] } = { 5'11111 $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][1]$a$1844 [5] 5'11111 }
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$1849:
      Old ports: A=$memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$a$1850, B=$memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1851, Y=$memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1842
      New ports: A={ $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$a$1850 [11] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$a$1850 [0] 2'10 $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$a$1850 [0] }, B={ $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1851 [11] 1'1 $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1851 [0] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1851 [0] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1851 [0] }, Y={ $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1842 [11] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1842 [8] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1842 [2:0] }
      New connections: { $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1842 [12] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1842 [10:9] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1842 [7:3] } = { 4'1110 $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1842 [2] 1'0 $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1842 [0] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1842 [2] }
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$1846:
      Old ports: A=$memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1847, B=$memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$b$1848, Y=$memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1841
      New ports: A={ $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1847 [1] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1847 [5] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1847 [5] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1847 [1] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1847 [1] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1847 [1] }, B={ $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$b$1848 [9] 4'1001 $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$b$1848 [1] }, Y={ $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1841 [9] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1841 [6:5] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1841 [3:1] }
      New connections: { $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1841 [12:10] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1841 [8:7] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1841 [4] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1841 [0] } = { $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1841 [2] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1841 [2] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1841 [2] 1'1 $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1841 [5] 2'11 }
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][2]$1807:
      Old ports: A=$memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][2]$a$1808, B=13'1111111111111, Y=$memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][1]$a$1799
      New ports: A={ 1'0 $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][2]$a$1808 [1] }, B=2'11, Y={ $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][1]$a$1799 [5] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][1]$a$1799 [1] }
      New connections: { $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][1]$a$1799 [12:6] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][1]$a$1799 [4:2] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][1]$a$1799 [0] } = { 5'11111 $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][1]$a$1799 [5] 5'11111 }
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$1804:
      Old ports: A=$memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$a$1805, B=$memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1806, Y=$memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1797
      New ports: A={ $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$a$1805 [11] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$a$1805 [0] 2'10 $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$a$1805 [0] }, B={ $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1806 [11] 1'1 $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1806 [0] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1806 [0] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1806 [0] }, Y={ $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1797 [11] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1797 [8] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1797 [2:0] }
      New connections: { $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1797 [12] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1797 [10:9] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1797 [7:3] } = { 4'1110 $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1797 [2] 1'0 $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1797 [0] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1797 [2] }
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$1801:
      Old ports: A=$memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1802, B=$memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$b$1803, Y=$memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1796
      New ports: A={ $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1802 [1] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1802 [5] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1802 [5] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1802 [1] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1802 [1] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1802 [1] }, B={ $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$b$1803 [9] 4'1001 $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$b$1803 [1] }, Y={ $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1796 [9] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1796 [6:5] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1796 [3:1] }
      New connections: { $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1796 [12:10] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1796 [8:7] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1796 [4] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1796 [0] } = { $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1796 [2] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1796 [2] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1796 [2] 1'1 $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1796 [5] 2'11 }
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$1939:
      Old ports: A=$memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$a$1940, B=$memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1941, Y=$memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1932
      New ports: A={ $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$a$1940 [11] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$a$1940 [0] 2'10 $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$a$1940 [0] }, B={ $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1941 [11] 1'1 $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1941 [0] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1941 [0] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][1]$b$1941 [0] }, Y={ $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1932 [11] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1932 [8] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1932 [2:0] }
      New connections: { $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1932 [12] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1932 [10:9] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1932 [7:3] } = { 4'1110 $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1932 [2] 1'0 $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1932 [0] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1932 [2] }
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][2]$1942:
      Old ports: A=$memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][2]$a$1943, B=13'1111111111111, Y=$memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][1]$a$1934
      New ports: A={ 1'0 $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][2]$a$1943 [1] }, B=2'11, Y={ $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][1]$a$1934 [5] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][1]$a$1934 [1] }
      New connections: { $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][1]$a$1934 [12:6] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][1]$a$1934 [4:2] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][1]$a$1934 [0] } = { 5'11111 $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][1]$a$1934 [5] 5'11111 }
  Optimizing cells in module \toplevel_chip.
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][1]$1888:
      Old ports: A=$memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][1]$a$1889, B=13'1111111111111, Y=$memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$b$1884
      New ports: A={ $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][1]$a$1889 [5] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][1]$a$1889 [1] }, B=2'11, Y={ $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$b$1884 [5] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$b$1884 [1] }
      New connections: { $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$b$1884 [12:6] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$b$1884 [4:2] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$b$1884 [0] } = { 5'11111 $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$b$1884 [5] 5'11111 }
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$1885:
      Old ports: A=$memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1886, B=$memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1887, Y=$memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1883
      New ports: A={ $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1886 [2] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1886 [2] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1886 [9] 1'1 $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1886 [6:5] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1886 [3:1] 1'1 }, B={ $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1887 [11] 2'11 $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1887 [8] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1887 [2] 1'0 $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1887 [2] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1887 [2:0] }, Y={ $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1883 [11:8] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1883 [6:5] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1883 [3:0] }
      New connections: { $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1883 [12] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1883 [7] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1883 [4] } = { $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1883 [10] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1883 [5] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1883 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$1930:
      Old ports: A=$memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1931, B=$memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1932, Y=$memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1928
      New ports: A={ $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1931 [2] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1931 [2] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1931 [9] 1'1 $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1931 [6:5] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1931 [3:1] 1'1 }, B={ $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1932 [11] 2'11 $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1932 [8] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1932 [2] 1'0 $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1932 [2] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1932 [2:0] }, Y={ $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1928 [11:8] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1928 [6:5] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1928 [3:0] }
      New connections: { $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1928 [12] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1928 [7] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1928 [4] } = { $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1928 [10] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1928 [5] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1928 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][1]$1933:
      Old ports: A=$memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][1]$a$1934, B=13'1111111111111, Y=$memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$b$1929
      New ports: A={ $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][1]$a$1934 [5] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][1]$a$1934 [1] }, B=2'11, Y={ $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$b$1929 [5] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$b$1929 [1] }
      New connections: { $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$b$1929 [12:6] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$b$1929 [4:2] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$b$1929 [0] } = { 5'11111 $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$b$1929 [5] 5'11111 }
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][1]$1843:
      Old ports: A=$memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][1]$a$1844, B=13'1111111111111, Y=$memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$b$1839
      New ports: A={ $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][1]$a$1844 [5] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][1]$a$1844 [1] }, B=2'11, Y={ $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$b$1839 [5] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$b$1839 [1] }
      New connections: { $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$b$1839 [12:6] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$b$1839 [4:2] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$b$1839 [0] } = { 5'11111 $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$b$1839 [5] 5'11111 }
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$1840:
      Old ports: A=$memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1841, B=$memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1842, Y=$memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1838
      New ports: A={ $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1841 [2] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1841 [2] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1841 [9] 1'1 $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1841 [6:5] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1841 [3:1] 1'1 }, B={ $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1842 [11] 2'11 $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1842 [8] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1842 [2] 1'0 $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1842 [2] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1842 [2:0] }, Y={ $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1838 [11:8] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1838 [6:5] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1838 [3:0] }
      New connections: { $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1838 [12] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1838 [7] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1838 [4] } = { $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1838 [10] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1838 [5] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1838 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][1]$1798:
      Old ports: A=$memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][1]$a$1799, B=13'1111111111111, Y=$memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$b$1794
      New ports: A={ $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][1]$a$1799 [5] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][1]$a$1799 [1] }, B=2'11, Y={ $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$b$1794 [5] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$b$1794 [1] }
      New connections: { $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$b$1794 [12:6] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$b$1794 [4:2] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$b$1794 [0] } = { 5'11111 $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$b$1794 [5] 5'11111 }
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$1795:
      Old ports: A=$memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1796, B=$memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1797, Y=$memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1793
      New ports: A={ $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1796 [2] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1796 [2] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1796 [9] 1'1 $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1796 [6:5] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1796 [3:1] 1'1 }, B={ $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1797 [11] 2'11 $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1797 [8] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1797 [2] 1'0 $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1797 [2] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$b$1797 [2:0] }, Y={ $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1793 [11:8] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1793 [6:5] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1793 [3:0] }
      New connections: { $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1793 [12] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1793 [7] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1793 [4] } = { $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1793 [10] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1793 [5] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1793 [0] }
  Optimizing cells in module \toplevel_chip.
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$1882:
      Old ports: A=$memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1883, B=$memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$b$1884, Y={ \mchip.leddrive0.dig2col2 [4:1] \mchip.leddrive0.dig2col1 \mchip.leddrive0.dig2col0 [3:0] }
      New ports: A={ $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1883 [11:8] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1883 [6:5] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1883 [3:0] }, B={ 5'11111 $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$b$1884 [5] 2'11 $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$b$1884 [1] 1'1 }, Y={ \mchip.leddrive0.dig2col2 [3:1] \mchip.leddrive0.dig2col1 [4] \mchip.leddrive0.dig2col1 [2:1] \mchip.leddrive0.dig2col0 [3:0] }
      New connections: { \mchip.leddrive0.dig2col2 [4] \mchip.leddrive0.dig2col1 [3] \mchip.leddrive0.dig2col1 [0] } = { \mchip.leddrive0.dig2col2 [2] \mchip.leddrive0.dig2col1 [1] \mchip.leddrive0.dig2col0 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$1837:
      Old ports: A=$memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1838, B=$memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$b$1839, Y={ \mchip.leddrive0.dig1col2 [4:1] \mchip.leddrive0.dig1col1 \mchip.leddrive0.dig1col0 [3:0] }
      New ports: A={ $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1838 [11:8] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1838 [6:5] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1838 [3:0] }, B={ 5'11111 $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$b$1839 [5] 2'11 $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$b$1839 [1] 1'1 }, Y={ \mchip.leddrive0.dig1col2 [3:1] \mchip.leddrive0.dig1col1 [4] \mchip.leddrive0.dig1col1 [2:1] \mchip.leddrive0.dig1col0 [3:0] }
      New connections: { \mchip.leddrive0.dig1col2 [4] \mchip.leddrive0.dig1col1 [3] \mchip.leddrive0.dig1col1 [0] } = { \mchip.leddrive0.dig1col2 [2] \mchip.leddrive0.dig1col1 [1] \mchip.leddrive0.dig1col0 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$1927:
      Old ports: A=$memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1928, B=$memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$b$1929, Y={ \mchip.leddrive0.dig3col2 [4:1] \mchip.leddrive0.dig3col1 \mchip.leddrive0.dig3col0 [3:0] }
      New ports: A={ $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1928 [11:8] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1928 [6:5] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1928 [3:0] }, B={ 5'11111 $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$b$1929 [5] 2'11 $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$b$1929 [1] 1'1 }, Y={ \mchip.leddrive0.dig3col2 [3:1] \mchip.leddrive0.dig3col1 [4] \mchip.leddrive0.dig3col1 [2:1] \mchip.leddrive0.dig3col0 [3:0] }
      New connections: { \mchip.leddrive0.dig3col2 [4] \mchip.leddrive0.dig3col1 [3] \mchip.leddrive0.dig3col1 [0] } = { \mchip.leddrive0.dig3col2 [2] \mchip.leddrive0.dig3col1 [1] \mchip.leddrive0.dig3col0 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$1792:
      Old ports: A=$memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1793, B=$memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$b$1794, Y={ \mchip.leddrive0.dig0col2 [4:1] \mchip.leddrive0.dig0col1 \mchip.leddrive0.dig0col0 [3:0] }
      New ports: A={ $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1793 [11:8] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1793 [6:5] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$a$1793 [3:0] }, B={ 5'11111 $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$b$1794 [5] 2'11 $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][0][0]$b$1794 [1] 1'1 }, Y={ \mchip.leddrive0.dig0col2 [3:1] \mchip.leddrive0.dig0col1 [4] \mchip.leddrive0.dig0col1 [2:1] \mchip.leddrive0.dig0col0 [3:0] }
      New connections: { \mchip.leddrive0.dig0col2 [4] \mchip.leddrive0.dig0col1 [3] \mchip.leddrive0.dig0col1 [0] } = { \mchip.leddrive0.dig0col2 [2] \mchip.leddrive0.dig0col1 [1] \mchip.leddrive0.dig0col0 [0] }
  Optimizing cells in module \toplevel_chip.
Performed a total of 44 changes.

3.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

3.20.6. Executing OPT_SHARE pass.

3.20.7. Executing OPT_DFF pass (perform DFF optimizations).

3.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 0 unused cells and 88 unused wires.
<suppressed ~1 debug messages>

3.20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.
<suppressed ~28 debug messages>

3.20.10. Rerunning OPT passes. (Maybe there is more to do..)

3.20.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~41 debug messages>

3.20.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
    Consolidated identical input bits for $mux cell $flatten\mchip.\leddrive0.$procmux$306:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$1788 1'0 }, B=5'11111, Y=$flatten\mchip.\leddrive0.$14\row_L[4:0]
      New ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$1980 [1] $auto$opt_expr.cc:205:group_cell_inputs$1980 [2] $auto$opt_expr.cc:205:group_cell_inputs$1980 [0] 1'0 }, B=4'1111, Y=$flatten\mchip.\leddrive0.$14\row_L[4:0] [3:0]
      New connections: $flatten\mchip.\leddrive0.$14\row_L[4:0] [4] = $flatten\mchip.\leddrive0.$14\row_L[4:0] [2]
    Consolidated identical input bits for $mux cell $flatten\mchip.\leddrive0.$procmux$316:
      Old ports: A=$flatten\mchip.\leddrive0.$not$d17_cporco_clockbox/src/chip.sv:699$163_Y, B=5'11111, Y=$flatten\mchip.\leddrive0.$13\row_L[4:0]
      New ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$1978 [3] $auto$opt_expr.cc:205:group_cell_inputs$1978 [1] $auto$opt_expr.cc:205:group_cell_inputs$1978 [2] $auto$opt_expr.cc:205:group_cell_inputs$1978 [0] }, B=4'1111, Y={ $flatten\mchip.\leddrive0.$13\row_L[4:0] [4] $flatten\mchip.\leddrive0.$13\row_L[4:0] [2:0] }
      New connections: $flatten\mchip.\leddrive0.$13\row_L[4:0] [3] = $flatten\mchip.\leddrive0.$13\row_L[4:0] [1]
    Consolidated identical input bits for $mux cell $flatten\mchip.\leddrive0.$procmux$339:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$1780 1'0 }, B=5'11111, Y=$flatten\mchip.\leddrive0.$11\row_L[4:0]
      New ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$1982 [1] $auto$opt_expr.cc:205:group_cell_inputs$1982 [2] $auto$opt_expr.cc:205:group_cell_inputs$1982 [0] 1'0 }, B=4'1111, Y=$flatten\mchip.\leddrive0.$11\row_L[4:0] [3:0]
      New connections: $flatten\mchip.\leddrive0.$11\row_L[4:0] [4] = $flatten\mchip.\leddrive0.$11\row_L[4:0] [2]
    Consolidated identical input bits for $mux cell $flatten\mchip.\leddrive0.$procmux$352:
      Old ports: A=$flatten\mchip.\leddrive0.$not$d17_cporco_clockbox/src/chip.sv:675$151_Y, B=5'11111, Y=$flatten\mchip.\leddrive0.$10\row_L[4:0]
      New ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$1976 [3] $auto$opt_expr.cc:205:group_cell_inputs$1976 [1] $auto$opt_expr.cc:205:group_cell_inputs$1976 [2] $auto$opt_expr.cc:205:group_cell_inputs$1976 [0] }, B=4'1111, Y={ $flatten\mchip.\leddrive0.$10\row_L[4:0] [4] $flatten\mchip.\leddrive0.$10\row_L[4:0] [2:0] }
      New connections: $flatten\mchip.\leddrive0.$10\row_L[4:0] [3] = $flatten\mchip.\leddrive0.$10\row_L[4:0] [1]
    Consolidated identical input bits for $mux cell $flatten\mchip.\leddrive0.$procmux$382:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$1772 1'0 }, B=5'11111, Y=$flatten\mchip.\leddrive0.$8\row_L[4:0]
      New ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$1984 [1] $auto$opt_expr.cc:205:group_cell_inputs$1984 [2] $auto$opt_expr.cc:205:group_cell_inputs$1984 [0] 1'0 }, B=4'1111, Y=$flatten\mchip.\leddrive0.$8\row_L[4:0] [3:0]
      New connections: $flatten\mchip.\leddrive0.$8\row_L[4:0] [4] = $flatten\mchip.\leddrive0.$8\row_L[4:0] [2]
    Consolidated identical input bits for $mux cell $flatten\mchip.\leddrive0.$procmux$399:
      Old ports: A=$flatten\mchip.\leddrive0.$not$d17_cporco_clockbox/src/chip.sv:648$138_Y, B=5'11111, Y=$flatten\mchip.\leddrive0.$7\row_L[4:0]
      New ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$1974 [3] $auto$opt_expr.cc:205:group_cell_inputs$1974 [1] $auto$opt_expr.cc:205:group_cell_inputs$1974 [2] $auto$opt_expr.cc:205:group_cell_inputs$1974 [0] }, B=4'1111, Y={ $flatten\mchip.\leddrive0.$7\row_L[4:0] [4] $flatten\mchip.\leddrive0.$7\row_L[4:0] [2:0] }
      New connections: $flatten\mchip.\leddrive0.$7\row_L[4:0] [3] = $flatten\mchip.\leddrive0.$7\row_L[4:0] [1]
    Consolidated identical input bits for $mux cell $flatten\mchip.\leddrive0.$procmux$436:
      Old ports: A=5'11111, B={ $auto$opt_expr.cc:205:group_cell_inputs$1764 1'0 }, Y=$flatten\mchip.\leddrive0.$5\row_L[4:0]
      New ports: A=4'1111, B={ $auto$opt_expr.cc:205:group_cell_inputs$1986 [1] $auto$opt_expr.cc:205:group_cell_inputs$1986 [2] $auto$opt_expr.cc:205:group_cell_inputs$1986 [0] 1'0 }, Y=$flatten\mchip.\leddrive0.$5\row_L[4:0] [3:0]
      New connections: $flatten\mchip.\leddrive0.$5\row_L[4:0] [4] = $flatten\mchip.\leddrive0.$5\row_L[4:0] [2]
    Consolidated identical input bits for $mux cell $flatten\mchip.\leddrive0.$procmux$456:
      Old ports: A=5'11111, B=$flatten\mchip.\leddrive0.$not$d17_cporco_clockbox/src/chip.sv:624$125_Y, Y=$flatten\mchip.\leddrive0.$4\row_L[4:0]
      New ports: A=4'1111, B={ $auto$opt_expr.cc:205:group_cell_inputs$1972 [3] $auto$opt_expr.cc:205:group_cell_inputs$1972 [1] $auto$opt_expr.cc:205:group_cell_inputs$1972 [2] $auto$opt_expr.cc:205:group_cell_inputs$1972 [0] }, Y={ $flatten\mchip.\leddrive0.$4\row_L[4:0] [4] $flatten\mchip.\leddrive0.$4\row_L[4:0] [2:0] }
      New connections: $flatten\mchip.\leddrive0.$4\row_L[4:0] [3] = $flatten\mchip.\leddrive0.$4\row_L[4:0] [1]
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$1801:
      Old ports: A={ $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1802 [12] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1802 [7] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1802 [7] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1802 [12] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1802 [12] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1802 [12] }, B={ $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1802 [7] 4'1001 $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1802 [12] }, Y={ $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1796 [9] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1796 [6] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1796 [7] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1796 [3] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1796 [12] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1796 [1] }
      New ports: A={ $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1802 [12] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1802 [7] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1802 [7] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1802 [12] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1802 [12] }, B={ $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1802 [7] 4'1001 }, Y={ $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1796 [9] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1796 [6] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1796 [7] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1796 [3] $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1796 [12] }
      New connections: $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1796 [1] = $memory$flatten\mchip.\leddrive0.\cd0.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1802 [12]
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$1846:
      Old ports: A={ $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1847 [12] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1847 [7] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1847 [7] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1847 [12] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1847 [12] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1847 [12] }, B={ $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1847 [7] 4'1001 $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1847 [12] }, Y={ $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1841 [9] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1841 [6] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1841 [7] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1841 [3] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1841 [12] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1841 [1] }
      New ports: A={ $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1847 [12] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1847 [7] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1847 [7] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1847 [12] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1847 [12] }, B={ $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1847 [7] 4'1001 }, Y={ $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1841 [9] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1841 [6] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1841 [7] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1841 [3] $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1841 [12] }
      New connections: $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1841 [1] = $memory$flatten\mchip.\leddrive0.\cd1.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1847 [12]
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$1891:
      Old ports: A={ $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1892 [12] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1892 [7] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1892 [7] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1892 [12] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1892 [12] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1892 [12] }, B={ $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1892 [7] 4'1001 $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1892 [12] }, Y={ $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1886 [9] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1886 [6] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1886 [7] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1886 [3] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1886 [12] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1886 [1] }
      New ports: A={ $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1892 [12] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1892 [7] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1892 [7] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1892 [12] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1892 [12] }, B={ $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1892 [7] 4'1001 }, Y={ $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1886 [9] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1886 [6] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1886 [7] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1886 [3] $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1886 [12] }
      New connections: $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1886 [1] = $memory$flatten\mchip.\leddrive0.\cd2.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1892 [12]
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$1936:
      Old ports: A={ $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1937 [12] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1937 [7] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1937 [7] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1937 [12] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1937 [12] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1937 [12] }, B={ $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1937 [7] 4'1001 $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1937 [12] }, Y={ $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1931 [9] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1931 [6] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1931 [7] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1931 [3] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1931 [12] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1931 [1] }
      New ports: A={ $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1937 [12] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1937 [7] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1937 [7] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1937 [12] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1937 [12] }, B={ $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1937 [7] 4'1001 }, Y={ $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1931 [9] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1931 [6] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1931 [7] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1931 [3] $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1931 [12] }
      New connections: $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][1][0]$a$1931 [1] = $memory$flatten\mchip.\leddrive0.\cd3.$auto$proc_rom.cc:150:do_switch$182$rdmux[0][2][0]$a$1937 [12]
  Optimizing cells in module \toplevel_chip.
Performed a total of 12 changes.

3.20.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

3.20.14. Executing OPT_SHARE pass.

3.20.15. Executing OPT_DFF pass (perform DFF optimizations).

3.20.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

3.20.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

3.20.18. Rerunning OPT passes. (Maybe there is more to do..)

3.20.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~41 debug messages>

3.20.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

3.20.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

3.20.22. Executing OPT_SHARE pass.

3.20.23. Executing OPT_DFF pass (perform DFF optimizations).

3.20.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

3.20.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

3.20.26. Finished OPT passes. (There is nothing left to do.)

3.21. Executing TECHMAP pass (map to technology primitives).

3.21.1. Executing Verilog-2005 frontend: /Users/anish/workspace/oss-cad-suite/libexec/../share/yosys/techmap.v
Parsing Verilog input from `/Users/anish/workspace/oss-cad-suite/libexec/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.21.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $not.
Using template $paramod$3bb72ad0665cdca279bbc49ed6a39f403f16497f\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$8fc04fdd16a9929ec08bc9962c2522fe8f7f851f\_90_alu for cells of type $alu.
Using template $paramod$a9c862b459f0009bb3a015092e00213b862f7967\_90_alu for cells of type $alu.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$2f5fb04daf2da94d981bf9455fa4454c6ec8b705\_90_alu for cells of type $alu.
Using template $paramod$00298f3f8094950cb9a5ff2fda48d0d8bde8806c\_90_alu for cells of type $alu.
Using template $paramod$d164a339300b851b44daf5998a7f557a61fb354b\_90_alu for cells of type $alu.
Using template $paramod$a542c94ba9ccd0a48693582dc8985886ee2781f6\_90_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$c6885379b74fbbf6906b35106e386e521d86cbb2\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$7fe2ca380b4255dafcc631633469c40a9664333a\_90_pmux for cells of type $pmux.
Using template $paramod$2407ada40cc3dda6c6015be2b49b748cddb5a800\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $sdffe.
Using template $paramod$e46c3cc4a33948ccfa92964f3db3af07997be555\_90_alu for cells of type $alu.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$20b1d0597707d55efcb9664e40f63985956d7680\_90_alu for cells of type $alu.
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
Using template $paramod$79aa992f2eb7f354d4aaf651790713cf239111fa\_90_alu for cells of type $alu.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010011 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
No more expansions possible.
<suppressed ~3595 debug messages>

3.22. Executing OPT pass (performing simple optimizations).

3.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.
<suppressed ~2032 debug messages>

3.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
<suppressed ~1215 debug messages>
Removed a total of 405 cells.

3.22.3. Executing OPT_DFF pass (perform DFF optimizations).

3.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 349 unused cells and 1798 unused wires.
<suppressed ~350 debug messages>

3.22.5. Finished fast OPT passes.

3.23. Executing ABC pass (technology mapping using ABC).

3.23.1. Extracting gate netlist of module `\toplevel_chip' to `<abc-temp-dir>/input.blif'..
Extracted 1747 gates and 1971 wires to a netlist network with 222 inputs and 243 outputs.

3.23.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.23.1.2. Re-integrating ABC results.
ABC RESULTS:               MUX cells:      101
ABC RESULTS:               NOT cells:       47
ABC RESULTS:                OR cells:      310
ABC RESULTS:              NAND cells:      106
ABC RESULTS:             ORNOT cells:      118
ABC RESULTS:              XNOR cells:       28
ABC RESULTS:            ANDNOT cells:      468
ABC RESULTS:               NOR cells:       85
ABC RESULTS:               AND cells:      110
ABC RESULTS:               XOR cells:      146
ABC RESULTS:        internal signals:     1506
ABC RESULTS:           input signals:      222
ABC RESULTS:          output signals:      243
Removing temp directory.

3.24. Executing OPT pass (performing simple optimizations).

3.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.
<suppressed ~23 debug messages>

3.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
<suppressed ~45 debug messages>
Removed a total of 15 cells.

3.24.3. Executing OPT_DFF pass (perform DFF optimizations).

3.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 2 unused cells and 1109 unused wires.
<suppressed ~36 debug messages>

3.24.5. Finished fast OPT passes.

3.25. Executing HIERARCHY pass (managing design hierarchy).

3.25.1. Analyzing design hierarchy..
Top module:  \toplevel_chip

3.25.2. Analyzing design hierarchy..
Top module:  \toplevel_chip
Removed 0 unused modules.

3.26. Printing statistics.

=== toplevel_chip ===

   Number of wires:               1476
   Number of wire bits:           2106
   Number of public wires:         114
   Number of public wire bits:     627
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1735
     $_ANDNOT_                     467
     $_AND_                        106
     $_DFF_P_                       15
     $_MUX_                        101
     $_NAND_                       105
     $_NOR_                         80
     $_NOT_                         45
     $_ORNOT_                      114
     $_OR_                         310
     $_SDFFE_PP0P_                 115
     $_SDFFE_PP1P_                   5
     $_SDFF_PP0_                    98
     $_XNOR_                        28
     $_XOR_                        146

3.27. Executing CHECK pass (checking for obvious problems).
Checking module toplevel_chip...
Found and reported 0 problems.

4. Executing SETUNDEF pass (replace undef values with defined constants).

5. Executing SETUNDEF pass (replace undef values with defined constants).

6. Executing ASYNC2SYNC pass.

7. Executing SYNTH pass.

7.1. Executing HIERARCHY pass (managing design hierarchy).

7.1.1. Analyzing design hierarchy..
Top module:  \toplevel_chip

7.1.2. Analyzing design hierarchy..
Top module:  \toplevel_chip
Removed 0 unused modules.

7.2. Executing PROC pass (convert processes to netlists).

7.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

7.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

7.2.4. Executing PROC_INIT pass (extract init attributes).

7.2.5. Executing PROC_ARST pass (detect async resets in processes).

7.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

7.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

7.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).

7.2.9. Executing PROC_DFF pass (convert process syncs to FFs).

7.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

7.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

7.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

7.5. Executing CHECK pass (checking for obvious problems).
Checking module toplevel_chip...
Found and reported 0 problems.

7.6. Executing OPT pass (performing simple optimizations).

7.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

7.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

7.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

7.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

7.6.6. Executing OPT_DFF pass (perform DFF optimizations).

7.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

7.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

7.6.9. Finished OPT passes. (There is nothing left to do.)

7.7. Executing FSM pass (extract and optimize FSM).

7.7.1. Executing FSM_DETECT pass (finding FSMs in design).

7.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).

7.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).

7.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

7.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).

7.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

7.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

7.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

7.8. Executing OPT pass (performing simple optimizations).

7.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

7.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

7.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

7.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

7.8.6. Executing OPT_DFF pass (perform DFF optimizations).

7.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

7.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

7.8.9. Finished OPT passes. (There is nothing left to do.)

7.9. Executing WREDUCE pass (reducing word size of cells).

7.10. Executing PEEPOPT pass (run peephole optimizers).

7.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

7.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module toplevel_chip:
  created 0 $alu and 0 $macc cells.

7.13. Executing SHARE pass (SAT-based resource sharing).

7.14. Executing OPT pass (performing simple optimizations).

7.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

7.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

7.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

7.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

7.14.6. Executing OPT_DFF pass (perform DFF optimizations).

7.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

7.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

7.14.9. Finished OPT passes. (There is nothing left to do.)

7.15. Executing MEMORY pass.

7.15.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

7.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

7.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

7.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

7.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

7.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

7.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

7.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

7.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

7.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).

7.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

7.17. Executing OPT pass (performing simple optimizations).

7.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

7.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

7.17.3. Executing OPT_DFF pass (perform DFF optimizations).

7.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

7.17.5. Finished fast OPT passes.

7.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

7.19. Executing OPT pass (performing simple optimizations).

7.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

7.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

7.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

7.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

7.19.6. Executing OPT_SHARE pass.

7.19.7. Executing OPT_DFF pass (perform DFF optimizations).

7.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

7.19.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

7.19.10. Finished OPT passes. (There is nothing left to do.)

7.20. Executing TECHMAP pass (map to technology primitives).

7.20.1. Executing Verilog-2005 frontend: /Users/anish/workspace/oss-cad-suite/libexec/../share/yosys/techmap.v
Parsing Verilog input from `/Users/anish/workspace/oss-cad-suite/libexec/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

7.20.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

7.21. Executing OPT pass (performing simple optimizations).

7.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

7.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

7.21.3. Executing OPT_DFF pass (perform DFF optimizations).

7.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

7.21.5. Finished fast OPT passes.

7.22. Executing ABC pass (technology mapping using ABC).

7.22.1. Extracting gate netlist of module `\toplevel_chip' to `<abc-temp-dir>/input.blif'..
Extracted 1502 gates and 1724 wires to a netlist network with 222 inputs and 243 outputs.

7.22.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

7.22.1.2. Re-integrating ABC results.
ABC RESULTS:               MUX cells:      101
ABC RESULTS:               NOT cells:       33
ABC RESULTS:             ORNOT cells:      105
ABC RESULTS:              XNOR cells:       21
ABC RESULTS:                OR cells:      309
ABC RESULTS:              NAND cells:      111
ABC RESULTS:               NOR cells:       69
ABC RESULTS:            ANDNOT cells:      448
ABC RESULTS:               AND cells:      123
ABC RESULTS:               XOR cells:      148
ABC RESULTS:        internal signals:     1259
ABC RESULTS:           input signals:      222
ABC RESULTS:          output signals:      243
Removing temp directory.

7.23. Executing OPT pass (performing simple optimizations).

7.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.
<suppressed ~39 debug messages>

7.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

7.23.3. Executing OPT_DFF pass (perform DFF optimizations).

7.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 0 unused cells and 1724 unused wires.
<suppressed ~1 debug messages>

7.23.5. Finished fast OPT passes.

7.24. Executing HIERARCHY pass (managing design hierarchy).

7.24.1. Analyzing design hierarchy..
Top module:  \toplevel_chip

7.24.2. Analyzing design hierarchy..
Top module:  \toplevel_chip
Removed 0 unused modules.

7.25. Printing statistics.

=== toplevel_chip ===

   Number of wires:               1442
   Number of wire bits:           2072
   Number of public wires:         114
   Number of public wire bits:     627
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1701
     $_ANDNOT_                     448
     $_AND_                        123
     $_DFF_P_                       15
     $_MUX_                        101
     $_NAND_                       111
     $_NOR_                         69
     $_NOT_                         33
     $_ORNOT_                      105
     $_OR_                         309
     $_SDFFE_PP0P_                 115
     $_SDFFE_PP1P_                   5
     $_SDFF_PP0_                    98
     $_XNOR_                        21
     $_XOR_                        148

7.26. Executing CHECK pass (checking for obvious problems).
Checking module toplevel_chip...
Found and reported 0 problems.
Renaming module \toplevel_chip to \d17_cporco_clockbox.

8. Executing Verilog backend.

8.1. Executing BMUXMAP pass.

8.2. Executing DEMUXMAP pass.
Dumping module `\d17_cporco_clockbox'.

9. Executing CHECK pass (checking for obvious problems).
Checking module d17_cporco_clockbox...
Found and reported 0 problems.

10. Printing statistics.

=== d17_cporco_clockbox ===

   Number of wires:               1442
   Number of wire bits:           2072
   Number of public wires:         114
   Number of public wire bits:     627
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1701
     $_ANDNOT_                     448
     $_AND_                        123
     $_DFF_P_                       15
     $_MUX_                        101
     $_NAND_                       111
     $_NOR_                         69
     $_NOT_                         33
     $_ORNOT_                      105
     $_OR_                         309
     $_SDFFE_PP0P_                 115
     $_SDFFE_PP1P_                   5
     $_SDFF_PP0_                    98
     $_XNOR_                        21
     $_XOR_                        148

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: 485abe1d47, CPU: user 1.01s system 0.03s
Yosys 0.36+3 (git sha1 a53032104, aarch64-apple-darwin20.2-clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 25% 56x opt_expr (0 sec), 16% 45x opt_clean (0 sec), ...

