Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2.1 (win64) Build 1302555 Wed Aug  5 13:06:02 MDT 2015
| Date             : Tue Nov 24 21:56:56 2015
| Host             : PolarMarquis-PC running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file heartaware_power_routed.rpt -pb heartaware_power_summary_routed.pb
| Design           : heartaware
| Device           : xc7a100tcsg324-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.160 |
| Dynamic (W)              | 0.055 |
| Device Static (W)        | 0.104 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 84.3  |
| Junction Temperature (C) | 25.7  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.003 |        3 |       --- |             --- |
| Slice Logic              |     0.002 |     1317 |       --- |             --- |
|   LUT as Logic           |     0.002 |      381 |     63400 |            0.60 |
|   CARRY4                 |    <0.001 |       72 |     15850 |            0.45 |
|   LUT as Distributed RAM |    <0.001 |      384 |     19000 |            2.02 |
|   Register               |    <0.001 |      343 |    126800 |            0.27 |
|   F7/F8 Muxes            |    <0.001 |       32 |     63400 |            0.05 |
|   Others                 |     0.000 |       36 |       --- |             --- |
|   BUFG                   |     0.000 |        1 |        32 |            3.13 |
| Signals                  |     0.003 |      888 |       --- |             --- |
| I/O                      |     0.047 |       64 |       210 |           30.48 |
| Static Power             |     0.104 |          |           |                 |
| Total                    |     0.160 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.023 |       0.008 |      0.015 |
| Vccaux    |       1.800 |     0.020 |       0.002 |      0.018 |
| Vcco33    |       3.300 |     0.017 |       0.013 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.004 |       0.000 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+-----------+-----------------+
| Clock       | Domain    | Constraint (ns) |
+-------------+-----------+-----------------+
| sys_clk_pin | CLK100MHZ |            10.0 |
+-------------+-----------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------+-----------+
| Name                                  | Power (W) |
+---------------------------------------+-----------+
| heartaware                            |     0.055 |
|   audio_PWM_module                    |    <0.001 |
|   audio_sample_buffer                 |     0.004 |
|     U0                                |     0.004 |
|       inst_fifo_gen                   |     0.004 |
|         gconvfifo.rf                  |     0.004 |
|           grf.rf                      |     0.004 |
|             gntv_or_sync_fifo.gl0.rd  |     0.001 |
|               grss.gdc.dc             |    <0.001 |
|                 gsym_dc.dc            |    <0.001 |
|               grss.rsts               |    <0.001 |
|                 c1                    |    <0.001 |
|                 c2                    |    <0.001 |
|               rpntr                   |    <0.001 |
|             gntv_or_sync_fifo.gl0.wr  |    <0.001 |
|               gwss.wsts               |    <0.001 |
|                 c0                    |    <0.001 |
|                 c1                    |    <0.001 |
|               wpntr                   |    <0.001 |
|             gntv_or_sync_fifo.mem     |     0.002 |
|               gdm.dm                  |     0.002 |
|                 RAM_reg_0_63_0_2      |    <0.001 |
|                 RAM_reg_0_63_3_5      |    <0.001 |
|                 RAM_reg_0_63_6_6      |    <0.001 |
|                 RAM_reg_0_63_7_7      |    <0.001 |
|                 RAM_reg_1024_1087_0_2 |    <0.001 |
|                 RAM_reg_1024_1087_3_5 |    <0.001 |
|                 RAM_reg_1024_1087_6_6 |    <0.001 |
|                 RAM_reg_1024_1087_7_7 |    <0.001 |
|                 RAM_reg_1088_1151_0_2 |    <0.001 |
|                 RAM_reg_1088_1151_3_5 |    <0.001 |
|                 RAM_reg_1088_1151_6_6 |    <0.001 |
|                 RAM_reg_1088_1151_7_7 |    <0.001 |
|                 RAM_reg_1152_1215_0_2 |    <0.001 |
|                 RAM_reg_1152_1215_3_5 |    <0.001 |
|                 RAM_reg_1152_1215_6_6 |    <0.001 |
|                 RAM_reg_1152_1215_7_7 |    <0.001 |
|                 RAM_reg_1216_1279_0_2 |    <0.001 |
|                 RAM_reg_1216_1279_3_5 |    <0.001 |
|                 RAM_reg_1216_1279_6_6 |    <0.001 |
|                 RAM_reg_1216_1279_7_7 |    <0.001 |
|                 RAM_reg_1280_1343_0_2 |    <0.001 |
|                 RAM_reg_1280_1343_3_5 |    <0.001 |
|                 RAM_reg_1280_1343_6_6 |    <0.001 |
|                 RAM_reg_1280_1343_7_7 |    <0.001 |
|                 RAM_reg_128_191_0_2   |    <0.001 |
|                 RAM_reg_128_191_3_5   |    <0.001 |
|                 RAM_reg_128_191_6_6   |    <0.001 |
|                 RAM_reg_128_191_7_7   |    <0.001 |
|                 RAM_reg_1344_1407_0_2 |    <0.001 |
|                 RAM_reg_1344_1407_3_5 |    <0.001 |
|                 RAM_reg_1344_1407_6_6 |    <0.001 |
|                 RAM_reg_1344_1407_7_7 |    <0.001 |
|                 RAM_reg_1408_1471_0_2 |    <0.001 |
|                 RAM_reg_1408_1471_3_5 |    <0.001 |
|                 RAM_reg_1408_1471_6_6 |    <0.001 |
|                 RAM_reg_1408_1471_7_7 |    <0.001 |
|                 RAM_reg_1472_1535_0_2 |    <0.001 |
|                 RAM_reg_1472_1535_3_5 |    <0.001 |
|                 RAM_reg_1472_1535_6_6 |    <0.001 |
|                 RAM_reg_1472_1535_7_7 |    <0.001 |
|                 RAM_reg_1536_1599_0_2 |    <0.001 |
|                 RAM_reg_1536_1599_3_5 |    <0.001 |
|                 RAM_reg_1536_1599_6_6 |    <0.001 |
|                 RAM_reg_1536_1599_7_7 |    <0.001 |
|                 RAM_reg_1600_1663_0_2 |    <0.001 |
|                 RAM_reg_1600_1663_3_5 |    <0.001 |
|                 RAM_reg_1600_1663_6_6 |    <0.001 |
|                 RAM_reg_1600_1663_7_7 |    <0.001 |
|                 RAM_reg_1664_1727_0_2 |    <0.001 |
|                 RAM_reg_1664_1727_3_5 |    <0.001 |
|                 RAM_reg_1664_1727_6_6 |    <0.001 |
|                 RAM_reg_1664_1727_7_7 |    <0.001 |
|                 RAM_reg_1728_1791_0_2 |    <0.001 |
|                 RAM_reg_1728_1791_3_5 |    <0.001 |
|                 RAM_reg_1728_1791_6_6 |    <0.001 |
|                 RAM_reg_1728_1791_7_7 |    <0.001 |
|                 RAM_reg_1792_1855_0_2 |    <0.001 |
|                 RAM_reg_1792_1855_3_5 |    <0.001 |
|                 RAM_reg_1792_1855_6_6 |    <0.001 |
|                 RAM_reg_1792_1855_7_7 |    <0.001 |
|                 RAM_reg_1856_1919_0_2 |    <0.001 |
|                 RAM_reg_1856_1919_3_5 |    <0.001 |
|                 RAM_reg_1856_1919_6_6 |    <0.001 |
|                 RAM_reg_1856_1919_7_7 |    <0.001 |
|                 RAM_reg_1920_1983_0_2 |    <0.001 |
|                 RAM_reg_1920_1983_3_5 |    <0.001 |
|                 RAM_reg_1920_1983_6_6 |    <0.001 |
|                 RAM_reg_1920_1983_7_7 |    <0.001 |
|                 RAM_reg_192_255_0_2   |    <0.001 |
|                 RAM_reg_192_255_3_5   |    <0.001 |
|                 RAM_reg_192_255_6_6   |    <0.001 |
|                 RAM_reg_192_255_7_7   |    <0.001 |
|                 RAM_reg_1984_2047_0_2 |    <0.001 |
|                 RAM_reg_1984_2047_3_5 |    <0.001 |
|                 RAM_reg_1984_2047_6_6 |    <0.001 |
|                 RAM_reg_1984_2047_7_7 |    <0.001 |
|                 RAM_reg_256_319_0_2   |    <0.001 |
|                 RAM_reg_256_319_3_5   |    <0.001 |
|                 RAM_reg_256_319_6_6   |    <0.001 |
|                 RAM_reg_256_319_7_7   |    <0.001 |
|                 RAM_reg_320_383_0_2   |    <0.001 |
|                 RAM_reg_320_383_3_5   |    <0.001 |
|                 RAM_reg_320_383_6_6   |    <0.001 |
|                 RAM_reg_320_383_7_7   |    <0.001 |
|                 RAM_reg_384_447_0_2   |    <0.001 |
|                 RAM_reg_384_447_3_5   |    <0.001 |
|                 RAM_reg_384_447_6_6   |    <0.001 |
|                 RAM_reg_384_447_7_7   |    <0.001 |
|                 RAM_reg_448_511_0_2   |    <0.001 |
|                 RAM_reg_448_511_3_5   |    <0.001 |
|                 RAM_reg_448_511_6_6   |    <0.001 |
|                 RAM_reg_448_511_7_7   |    <0.001 |
|                 RAM_reg_512_575_0_2   |    <0.001 |
|                 RAM_reg_512_575_3_5   |    <0.001 |
|                 RAM_reg_512_575_6_6   |    <0.001 |
|                 RAM_reg_512_575_7_7   |    <0.001 |
|                 RAM_reg_576_639_0_2   |    <0.001 |
|                 RAM_reg_576_639_3_5   |    <0.001 |
|                 RAM_reg_576_639_6_6   |    <0.001 |
|                 RAM_reg_576_639_7_7   |    <0.001 |
|                 RAM_reg_640_703_0_2   |    <0.001 |
|                 RAM_reg_640_703_3_5   |    <0.001 |
|                 RAM_reg_640_703_6_6   |    <0.001 |
|                 RAM_reg_640_703_7_7   |    <0.001 |
|                 RAM_reg_64_127_0_2    |    <0.001 |
|                 RAM_reg_64_127_3_5    |    <0.001 |
|                 RAM_reg_64_127_6_6    |    <0.001 |
|                 RAM_reg_64_127_7_7    |    <0.001 |
|                 RAM_reg_704_767_0_2   |    <0.001 |
|                 RAM_reg_704_767_3_5   |    <0.001 |
|                 RAM_reg_704_767_6_6   |    <0.001 |
|                 RAM_reg_704_767_7_7   |    <0.001 |
|                 RAM_reg_768_831_0_2   |    <0.001 |
|                 RAM_reg_768_831_3_5   |    <0.001 |
|                 RAM_reg_768_831_6_6   |    <0.001 |
|                 RAM_reg_768_831_7_7   |    <0.001 |
|                 RAM_reg_832_895_0_2   |    <0.001 |
|                 RAM_reg_832_895_3_5   |    <0.001 |
|                 RAM_reg_832_895_6_6   |    <0.001 |
|                 RAM_reg_832_895_7_7   |    <0.001 |
|                 RAM_reg_896_959_0_2   |    <0.001 |
|                 RAM_reg_896_959_3_5   |    <0.001 |
|                 RAM_reg_896_959_6_6   |    <0.001 |
|                 RAM_reg_896_959_7_7   |    <0.001 |
|                 RAM_reg_960_1023_0_2  |    <0.001 |
|                 RAM_reg_960_1023_3_5  |    <0.001 |
|                 RAM_reg_960_1023_6_6  |    <0.001 |
|                 RAM_reg_960_1023_7_7  |    <0.001 |
|             rstblk                    |    <0.001 |
|   clk_25mhz_inst                      |    <0.001 |
|   clk_tone_inst                       |    <0.001 |
|   display                             |     0.001 |
|   left                                |    <0.001 |
|   right                               |    <0.001 |
+---------------------------------------+-----------+


