Info (10281): Verilog HDL Declaration information at riscv.v(145): object "render_start" differs only in case from object "RENDER_START" in the same scope File: C:/Users/Caleb/Documents/ECE 289/BADGES/INTERMEDIATE+ - HW IMPLEMENTATION/risc-v/verilog/riscv.v Line: 145
Info (10281): Verilog HDL Declaration information at riscv.v(146): object "render_done" differs only in case from object "RENDER_DONE" in the same scope File: C:/Users/Caleb/Documents/ECE 289/BADGES/INTERMEDIATE+ - HW IMPLEMENTATION/risc-v/verilog/riscv.v Line: 146
Info (10281): Verilog HDL Declaration information at riscv.v(265): object "execution_done" differs only in case from object "EXECUTION_DONE" in the same scope File: C:/Users/Caleb/Documents/ECE 289/BADGES/INTERMEDIATE+ - HW IMPLEMENTATION/risc-v/verilog/riscv.v Line: 265
Info (10281): Verilog HDL Declaration information at vga_controller.v(10): object "switch_buffer" differs only in case from object "SWITCH_BUFFER" in the same scope File: C:/Users/Caleb/Documents/ECE 289/BADGES/INTERMEDIATE+ - HW IMPLEMENTATION/risc-v/verilog/vga_controller/vga_controller.v Line: 10
Info (10281): Verilog HDL Declaration information at register_renderer.v(4): object "start" differs only in case from object "START" in the same scope File: C:/Users/Caleb/Documents/ECE 289/BADGES/INTERMEDIATE+ - HW IMPLEMENTATION/risc-v/verilog/register_renderer.v Line: 4
Info (10281): Verilog HDL Declaration information at register_renderer.v(13): object "done" differs only in case from object "DONE" in the same scope File: C:/Users/Caleb/Documents/ECE 289/BADGES/INTERMEDIATE+ - HW IMPLEMENTATION/risc-v/verilog/register_renderer.v Line: 13
Info (10281): Verilog HDL Declaration information at memory_renderer.v(4): object "start" differs only in case from object "START" in the same scope File: C:/Users/Caleb/Documents/ECE 289/BADGES/INTERMEDIATE+ - HW IMPLEMENTATION/risc-v/verilog/memory_renderer.v Line: 4
Info (10281): Verilog HDL Declaration information at memory_renderer.v(12): object "done" differs only in case from object "DONE" in the same scope File: C:/Users/Caleb/Documents/ECE 289/BADGES/INTERMEDIATE+ - HW IMPLEMENTATION/risc-v/verilog/memory_renderer.v Line: 12
