
---------- Begin Simulation Statistics ----------
final_tick                               763532331500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60712                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701420                       # Number of bytes of host memory used
host_op_rate                                    60914                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10089.75                       # Real time elapsed on the host
host_tick_rate                               75674082                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612567307                       # Number of instructions simulated
sim_ops                                     614604889                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.763532                       # Number of seconds simulated
sim_ticks                                763532331500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.585394                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               79439267                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            90699218                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          9305626                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        122235786                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10716482                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10979276                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          262794                       # Number of indirect misses.
system.cpu0.branchPred.lookups              156483576                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1060770                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018207                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6076235                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143212547                       # Number of branches committed
system.cpu0.commit.bw_lim_events             15178338                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058480                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       35063213                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580304339                       # Number of instructions committed
system.cpu0.commit.committedOps             581323822                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1011743406                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.574576                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.344424                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    733723117     72.52%     72.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    165046756     16.31%     88.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     38809110      3.84%     92.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     36703952      3.63%     96.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     12496757      1.24%     97.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4495387      0.44%     97.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2373600      0.23%     98.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2916389      0.29%     98.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     15178338      1.50%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1011743406                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887211                       # Number of function calls committed.
system.cpu0.commit.int_insts                561297190                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179953357                       # Number of loads committed
system.cpu0.commit.membars                    2037579                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037585      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322246372     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137068      0.71%     56.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180971556     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70913418     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581323822                       # Class of committed instruction
system.cpu0.commit.refs                     251885002                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580304339                       # Number of Instructions Simulated
system.cpu0.committedOps                    581323822                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.608623                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.608623                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            186878459                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3239329                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            78367766                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             630898607                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               395907982                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                428693863                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6080210                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8693267                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3102339                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  156483576                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                104232618                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    624622950                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3324939                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          105                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     646202739                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  24                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           91                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               18619232                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.103372                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         386730067                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          90155749                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.426876                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1020662853                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.634120                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.913573                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               570492547     55.89%     55.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               330745495     32.40%     88.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                61792889      6.05%     94.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                44097281      4.32%     98.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10400564      1.02%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1850466      0.18%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  261834      0.03%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     410      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1021367      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1020662853                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      493132343                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             6203869                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               147696125                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.402642                       # Inst execution rate
system.cpu0.iew.exec_refs                   268229238                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  74339409                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              152057266                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            193871440                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021096                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3436100                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            75118924                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          616364035                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            193889829                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4691034                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            609517117                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1044641                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3138572                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6080210                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5321967                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       117034                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         9293581                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        46523                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         4569                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2375231                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     13918083                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3187279                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          4569                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       885534                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5318335                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                275836253                       # num instructions consuming a value
system.cpu0.iew.wb_count                    603404899                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.837542                       # average fanout of values written-back
system.cpu0.iew.wb_producers                231024519                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.398604                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     603466293                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               743741368                       # number of integer regfile reads
system.cpu0.int_regfile_writes              385917439                       # number of integer regfile writes
system.cpu0.ipc                              0.383344                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.383344                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038452      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            336855752     54.84%     55.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4212838      0.69%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018043      0.17%     56.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.03% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           196497782     31.99%     88.02% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           73585232     11.98%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             614208151                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                60                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1386322                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002257                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 270478     19.51%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     7      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                955054     68.89%     88.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               160779     11.60%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             613555965                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2250579305                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    603404848                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        651407816                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 613305200                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                614208151                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3058835                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       35040210                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           113936                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           355                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     12890546                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1020662853                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.601774                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.844256                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          591155749     57.92%     57.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          290460497     28.46%     86.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          101306164      9.93%     96.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           31759123      3.11%     99.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4947670      0.48%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             402583      0.04%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             445036      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             104102      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              81929      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1020662853                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.405741                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          9442229                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1673591                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           193871440                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           75118924                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    881                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1513795196                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    13269564                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              164834241                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370582322                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6882058                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               402324871                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4802332                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                20109                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            766448357                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             627112642                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          403132274                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                424750897                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              10919684                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6080210                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             22584927                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                32549948                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       766448313                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         87707                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2773                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14039502                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2759                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1612941118                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1241706207                       # The number of ROB writes
system.cpu0.timesIdled                       12801152                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  848                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            74.048738                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4556809                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6153797                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           827194                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7804092                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            267078                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         409875                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          142797                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8798196                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3220                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017926                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           489479                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095528                       # Number of branches committed
system.cpu1.commit.bw_lim_events               788330                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054432                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4232249                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32262968                       # Number of instructions committed
system.cpu1.commit.committedOps              33281067                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    198722770                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.167475                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.810676                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    184825915     93.01%     93.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7024524      3.53%     96.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2362855      1.19%     97.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2052259      1.03%     98.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       439412      0.22%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       177296      0.09%     99.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       941965      0.47%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       110214      0.06%     99.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       788330      0.40%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    198722770                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320816                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31047695                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248516                       # Number of loads committed
system.cpu1.commit.membars                    2035973                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035973      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19082672     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266442     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895842      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33281067                       # Class of committed instruction
system.cpu1.commit.refs                      12162296                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32262968                       # Number of Instructions Simulated
system.cpu1.committedOps                     33281067                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.196853                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.196853                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            177799099                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               341216                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4359112                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39866564                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 6142374                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 13004061                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                489697                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               639400                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2144048                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8798196                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  6445958                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    191916827                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               118951                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      40876487                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1654824                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.044007                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           6835039                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4823887                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.204455                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         199579279                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.209918                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.644969                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               174332021     87.35%     87.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14764716      7.40%     94.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5934916      2.97%     97.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3326995      1.67%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  954649      0.48%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  135156      0.07%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  130597      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     220      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           199579279                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         349585                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              516136                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7679092                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.179800                       # Inst execution rate
system.cpu1.iew.exec_refs                    13003942                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2948502                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              151692417                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10069544                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018582                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           819624                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2991697                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           37507444                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10055440                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           623135                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             35947285                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1024700                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1867480                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                489697                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4015895                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        32211                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          177203                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6209                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          179                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          583                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       821028                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        77917                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           179                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        90806                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        425330                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21113931                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35612929                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.850796                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 17963657                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.178128                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35623127                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44218484                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24172102                       # number of integer regfile writes
system.cpu1.ipc                              0.161372                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.161372                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036075      5.57%      5.57% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21448452     58.65%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11146094     30.48%     94.70% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1939656      5.30%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36570420                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1162608                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.031791                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 223775     19.25%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                824033     70.88%     90.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               114796      9.87%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35696937                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         273978038                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35612917                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         41733943                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  34452801                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36570420                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054643                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4226376                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            95339                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           211                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1940673                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    199579279                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.183238                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.632642                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          176795238     88.58%     88.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           15417814      7.73%     96.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            3972783      1.99%     98.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1445289      0.72%     99.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1373335      0.69%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             213552      0.11%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             265565      0.13%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              48941      0.02%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              46762      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      199579279                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.182917                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6186237                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          542523                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10069544                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2991697                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    102                       # number of misc regfile reads
system.cpu1.numCycles                       199928864                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1327115853                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              162607750                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22412816                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6493795                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7334138                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1677261                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 9433                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             48529144                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              39304495                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           27073942                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13482305                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               7241187                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                489697                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             15642064                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4661126                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        48529132                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         23325                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               618                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 12764478                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           618                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   235447444                       # The number of ROB reads
system.cpu1.rob.rob_writes                   75884954                       # The number of ROB writes
system.cpu1.timesIdled                           5213                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          4147192                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1059365                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             6414707                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              26947                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1211324                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8871065                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      17722931                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       181476                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        20583                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     24986470                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5934578                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     49947648                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5955161                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 763532331500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7345427                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1654031                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7197684                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              322                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            253                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1524745                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1524739                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7345427                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           469                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     26593097                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               26593097                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    673548608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               673548608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              521                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8871216                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8871216    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8871216                       # Request fanout histogram
system.membus.respLayer1.occupancy        46302462144                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         26314077021                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   763532331500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 763532331500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 763532331500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 763532331500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 763532331500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   763532331500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 763532331500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 763532331500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 763532331500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 763532331500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1326956900                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1385600796.201570                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value     11804500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3599620000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   756897547000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6634784500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 763532331500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     89464912                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        89464912                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     89464912                       # number of overall hits
system.cpu0.icache.overall_hits::total       89464912                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     14767706                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      14767706                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     14767706                       # number of overall misses
system.cpu0.icache.overall_misses::total     14767706                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 527495045498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 527495045498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 527495045498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 527495045498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    104232618                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    104232618                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    104232618                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    104232618                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.141680                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.141680                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.141680                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.141680                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 35719.498038                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 35719.498038                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 35719.498038                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 35719.498038                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3275                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               57                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    57.456140                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     12809049                       # number of writebacks
system.cpu0.icache.writebacks::total         12809049                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1958624                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1958624                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1958624                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1958624                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     12809082                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     12809082                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     12809082                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     12809082                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 394035655498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 394035655498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 394035655498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 394035655498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.122889                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.122889                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.122889                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.122889                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 30762.208837                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 30762.208837                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 30762.208837                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 30762.208837                       # average overall mshr miss latency
system.cpu0.icache.replacements              12809049                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     89464912                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       89464912                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     14767706                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     14767706                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 527495045498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 527495045498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    104232618                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    104232618                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.141680                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.141680                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 35719.498038                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 35719.498038                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1958624                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1958624                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     12809082                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     12809082                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 394035655498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 394035655498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.122889                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.122889                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 30762.208837                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 30762.208837                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 763532331500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999930                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          102272512                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         12809049                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.984395                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999930                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        221274317                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       221274317                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 763532331500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    236742582                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       236742582                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    236742582                       # number of overall hits
system.cpu0.dcache.overall_hits::total      236742582                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     15823046                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      15823046                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     15823046                       # number of overall misses
system.cpu0.dcache.overall_misses::total     15823046                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 614509637604                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 614509637604                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 614509637604                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 614509637604                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    252565628                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    252565628                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    252565628                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    252565628                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.062649                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.062649                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.062649                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.062649                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 38836.368017                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 38836.368017                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 38836.368017                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 38836.368017                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      6695341                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       408621                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           125416                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4351                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    53.385063                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    93.914273                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11113569                       # number of writebacks
system.cpu0.dcache.writebacks::total         11113569                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5102257                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5102257                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5102257                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5102257                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     10720789                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     10720789                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     10720789                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     10720789                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 247448095895                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 247448095895                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 247448095895                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 247448095895                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.042448                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.042448                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.042448                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.042448                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 23081.145977                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23081.145977                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 23081.145977                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23081.145977                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11113569                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    169279755                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      169279755                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12374276                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12374276                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 387110624500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 387110624500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    181654031                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    181654031                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.068120                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.068120                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 31283.496869                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31283.496869                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2973070                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2973070                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9401206                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9401206                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 181698123000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 181698123000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051753                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051753                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 19327.107926                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19327.107926                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     67462827                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      67462827                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3448770                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3448770                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 227399013104                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 227399013104                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70911597                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70911597                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.048635                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.048635                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 65936.265133                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 65936.265133                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2129187                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2129187                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1319583                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1319583                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  65749972895                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  65749972895                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018609                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018609                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 49826.326116                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 49826.326116                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1156                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1156                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          745                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          745                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6376500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6376500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1901                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1901                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.391899                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.391899                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8559.060403                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8559.060403                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          729                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          729                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1162500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1162500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.008417                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.008417                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 72656.250000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72656.250000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1699                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1699                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          140                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          140                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       704000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       704000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1839                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1839                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.076128                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.076128                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5028.571429                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5028.571429                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          140                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          140                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       564000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       564000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.076128                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.076128                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4028.571429                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4028.571429                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612290                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612290                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       405917                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       405917                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  31198127500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  31198127500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018207                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018207                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398659                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398659                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 76858.391001                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 76858.391001                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       405917                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       405917                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  30792210500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  30792210500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398659                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398659                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 75858.391001                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 75858.391001                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 763532331500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.975075                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          248484546                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11126488                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.332702                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.975075                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999221                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999221                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        518301670                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       518301670                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 763532331500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             9195133                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             9720568                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                3388                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              117957                       # number of demand (read+write) hits
system.l2.demand_hits::total                 19037046                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            9195133                       # number of overall hits
system.l2.overall_hits::.cpu0.data            9720568                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               3388                       # number of overall hits
system.l2.overall_hits::.cpu1.data             117957                       # number of overall hits
system.l2.overall_hits::total                19037046                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           3613947                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1391872                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2658                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            913065                       # number of demand (read+write) misses
system.l2.demand_misses::total                5921542                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          3613947                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1391872                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2658                       # number of overall misses
system.l2.overall_misses::.cpu1.data           913065                       # number of overall misses
system.l2.overall_misses::total               5921542                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 277400651984                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 138851955274                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    250323996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  93911694673                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     510414625927                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 277400651984                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 138851955274                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    250323996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  93911694673                       # number of overall miss cycles
system.l2.overall_miss_latency::total    510414625927                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        12809080                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11112440                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            6046                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1031022                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             24958588                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       12809080                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11112440                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           6046                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1031022                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            24958588                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.282139                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.125253                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.439630                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.885592                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.237255                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.282139                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.125253                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.439630                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.885592                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.237255                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 76758.361975                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 99759.141124                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94177.575621                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102853.241196                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86196.235022                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 76758.361975                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 99759.141124                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94177.575621                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102853.241196                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86196.235022                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             182511                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      6330                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      28.832701                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2926958                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1654031                       # number of writebacks
system.l2.writebacks::total                   1654031                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          53251                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             64                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           3087                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               56418                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         53251                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            64                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          3087                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              56418                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      3613931                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1338621                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2594                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       909978                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5865124                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      3613931                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1338621                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2594                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       909978                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3040184                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8905308                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 241260253984                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 121716788919                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    221020496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  84601527190                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 447799590589                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 241260253984                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 121716788919                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    221020496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  84601527190                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 297692658981                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 745492249570                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.282138                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.120461                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.429044                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.882598                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.234994                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.282138                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.120461                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.429044                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.882598                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.356803                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 66758.400751                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90926.997947                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85204.508867                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92970.958847                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76349.552130                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 66758.400751                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90926.997947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85204.508867                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92970.958847                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 97919.290076                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83713.247152                       # average overall mshr miss latency
system.l2.replacements                       14748879                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2597938                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2597938                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2597938                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2597938                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     22280879                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         22280879                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     22280879                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     22280879                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3040184                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3040184                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 297692658981                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 297692658981                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 97919.290076                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 97919.290076                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 44                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       237500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        63500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       301000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               52                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.960000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.740741                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.846154                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  9895.833333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         3175                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6840.909091                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           24                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            44                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       475500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       400000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       875500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.960000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.740741                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.846154                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19812.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19897.727273                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4214.285714                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2458.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        98000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       137500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       235500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19600                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19642.857143                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19625                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           819392                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            72688                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                892080                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         892310                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         661437                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1553747                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  84499980661                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  66392959445                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  150892940106                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1711702                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       734125                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2445827                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.521300                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.900987                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.635264                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94698.009280                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100376.845331                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97115.515014                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        27218                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         2117                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            29335                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       865092                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       659320                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1524412                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  73721728217                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  59644275456                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 133366003673                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.505399                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.898103                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.623271                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 85218.367777                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90463.318959                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87486.849797                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       9195133                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          3388                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            9198521                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      3613947                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2658                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          3616605                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 277400651984                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    250323996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 277650975980                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     12809080                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         6046                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12815126                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.282139                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.439630                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.282214                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 76758.361975                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94177.575621                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76771.164111                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           64                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            80                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      3613931                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2594                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      3616525                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 241260253984                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    221020496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 241481274480                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.282138                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.429044                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.282208                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 66758.400751                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85204.508867                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66771.631464                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      8901176                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        45269                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8946445                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       499562                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       251628                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          751190                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  54351974613                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  27518735228                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  81870709841                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9400738                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       296897                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9697635                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.053141                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.847526                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.077461                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 108799.257375                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 109362.770550                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108988.018798                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        26033                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          970                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        27003                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       473529                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       250658                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       724187                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  47995060702                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  24957251734                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  72952312436                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.050371                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.844259                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.074677                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 101356.116947                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 99566.946732                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100736.843434                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           41                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                47                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          555                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            9                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             564                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      6654993                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       389999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      7044992                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          596                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           611                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.931208                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.600000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.923077                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 11990.978378                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 43333.222222                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 12491.120567                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           91                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            5                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           96                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          464                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          468                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      9223483                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        82499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      9305982                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.778523                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.266667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.765957                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19878.196121                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20624.750000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19884.576923                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 763532331500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 763532331500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999870                       # Cycle average of tags in use
system.l2.tags.total_refs                    52784334                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  14749021                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.578836                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      35.286164                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.141794                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       13.171783                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.008255                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.577801                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    12.814072                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.551346                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.033466                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.205809                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000129                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.009028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.200220                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            54                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.843750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.156250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 413453733                       # Number of tag accesses
system.l2.tags.data_accesses                413453733                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 763532331500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     231291520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      85699392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        166016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      58241344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    192292352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          567690624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    231291520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       166016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     231457536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    105857984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       105857984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        3613930                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1339053                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2594                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         910021                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3004568                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8870166                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1654031                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1654031                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        302923020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        112240685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           217432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         76278818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    251845723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             743505678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    302923020                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       217432                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        303140452                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      138642438                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            138642438                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      138642438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       302923020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       112240685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          217432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        76278818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    251845723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            882148116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1542365.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   3613930.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1218087.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2594.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    894722.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3001213.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005289929250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        94398                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        94398                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            16346731                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1451603                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8870166                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1654031                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8870166                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1654031                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 139620                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                111666                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            233669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            226533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            266823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2072120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            305864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2357667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            334997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            319751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            296036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            281875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           290043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           251090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           252061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           239519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           237724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           764774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             66159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            113721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            128807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            150257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            151870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            129842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            111801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           104175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            86452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            81504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            73723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            70197                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.88                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.13                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 245972262884                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                43652730000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            409670000384                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28173.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46923.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7091443                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  971629                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8870166                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1654031                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4755196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  836569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  387891                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  314032                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  274675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  242419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  225280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  212241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  195116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  178758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 186327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 330295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 187980                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 118606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 105985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  89831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  62803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  24721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  41583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  83285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  93878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  95447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  95394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  95817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  95685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  95719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  96335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  99801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  95683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  95210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  94061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  93247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  93194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  93620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2209802                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    297.521186                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   163.170579                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   334.929294                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1048000     47.43%     47.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       401085     18.15%     65.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       119045      5.39%     70.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        77816      3.52%     74.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       112197      5.08%     79.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        99447      4.50%     84.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        81476      3.69%     87.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        26530      1.20%     88.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       244206     11.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2209802                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        94398                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      92.486271                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.813193                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    424.471243                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        94393     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-20479            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::94208-98303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         94398                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        94398                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.338662                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.315330                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.918956                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            81107     85.92%     85.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1508      1.60%     87.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7251      7.68%     95.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2987      3.16%     98.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1041      1.10%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              313      0.33%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              122      0.13%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               41      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               14      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         94398                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              558754944                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8935680                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                98709568                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               567690624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            105857984                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       731.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       129.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    743.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    138.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  763532306500                       # Total gap between requests
system.mem_ctrls.avgGap                      72550.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    231291520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     77957568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       166016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     57262208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    192077632                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     98709568                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 302923020.359354615211                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 102101200.936505466700                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 217431.526015214971                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 74996441.719115331769                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 251564503.657170921564                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 129280141.688407331705                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      3613930                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1339053                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2594                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       910021                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3004568                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1654031                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  93189058891                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  67345864207                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    112427135                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  46979374476                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 202043275675                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 18468248362497                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     25786.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     50293.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43341.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51624.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     67245.37                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11165599.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6633524100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3525786495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18657691080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3824511300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     60272213040.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     239558567730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      91462884960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       423935178705                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        555.228850                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 235252583085                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  25495860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 502783888415                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           9144526440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4860412095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         43678407360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4226487840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     60272213040.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     340991175810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6045951840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       469219174425                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        614.537401                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12548302921                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  25495860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 725488168579                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                155                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           78                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    8502839006.410256                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   39088074394.991356                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           75     96.15%     96.15% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.28%     97.44% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      1.28%     98.72% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.28%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        40500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 291844991000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             78                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   100310889000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 663221442500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 763532331500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      6439256                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6439256                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      6439256                       # number of overall hits
system.cpu1.icache.overall_hits::total        6439256                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6702                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6702                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6702                       # number of overall misses
system.cpu1.icache.overall_misses::total         6702                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    333758500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    333758500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    333758500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    333758500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      6445958                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      6445958                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      6445958                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      6445958                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001040                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001040                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001040                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001040                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 49799.835870                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 49799.835870                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 49799.835870                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 49799.835870                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          130                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    43.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         6014                       # number of writebacks
system.cpu1.icache.writebacks::total             6014                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          656                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          656                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          656                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          656                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         6046                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         6046                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         6046                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         6046                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    297872000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    297872000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    297872000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    297872000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000938                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000938                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000938                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000938                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 49267.614952                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 49267.614952                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 49267.614952                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 49267.614952                       # average overall mshr miss latency
system.cpu1.icache.replacements                  6014                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      6439256                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6439256                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6702                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6702                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    333758500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    333758500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      6445958                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      6445958                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001040                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001040                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 49799.835870                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 49799.835870                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          656                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          656                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         6046                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         6046                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    297872000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    297872000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000938                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000938                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 49267.614952                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 49267.614952                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 763532331500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.985411                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6322615                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             6014                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1051.316096                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        346569500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.985411                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999544                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999544                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         12897962                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        12897962                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 763532331500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9028784                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9028784                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9028784                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9028784                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2600622                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2600622                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2600622                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2600622                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 259698847421                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 259698847421                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 259698847421                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 259698847421                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11629406                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11629406                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11629406                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11629406                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.223625                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.223625                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.223625                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.223625                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 99860.282433                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 99860.282433                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 99860.282433                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 99860.282433                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1797495                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       169899                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            32348                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2035                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    55.567423                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    83.488452                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1030562                       # number of writebacks
system.cpu1.dcache.writebacks::total          1030562                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1982255                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1982255                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1982255                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1982255                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       618367                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       618367                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       618367                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       618367                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  62565190187                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  62565190187                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  62565190187                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  62565190187                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053173                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053173                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053173                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053173                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 101178.087102                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 101178.087102                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 101178.087102                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 101178.087102                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1030562                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8167243                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8167243                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1566740                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1566740                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 129210292500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 129210292500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9733983                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9733983                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.160956                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.160956                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 82470.794452                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 82470.794452                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1269625                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1269625                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       297115                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       297115                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  28636734500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  28636734500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030523                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030523                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 96382.661596                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 96382.661596                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       861541                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        861541                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1033882                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1033882                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 130488554921                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 130488554921                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895423                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895423                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.545462                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.545462                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 126212.232074                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 126212.232074                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       712630                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       712630                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       321252                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       321252                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  33928455687                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  33928455687                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.169488                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.169488                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 105613.212329                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 105613.212329                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          303                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          303                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          148                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          148                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6164500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6164500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          451                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          451                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.328160                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.328160                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 41652.027027                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 41652.027027                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          105                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          105                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           43                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           43                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2725000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2725000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.095344                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.095344                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 63372.093023                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 63372.093023                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          317                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          317                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          114                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          114                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       651000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       651000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          431                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          431                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.264501                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.264501                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5710.526316                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5710.526316                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          114                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          114                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       538000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       538000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.264501                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.264501                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4719.298246                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4719.298246                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       592213                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         592213                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       425713                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       425713                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35068879000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35068879000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017926                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017926                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418216                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418216                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 82376.810198                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 82376.810198                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       425713                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       425713                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  34643166000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  34643166000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418216                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418216                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 81376.810198                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 81376.810198                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 763532331500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.637292                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10663906                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1043972                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.214743                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        346581000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.637292                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.894915                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.894915                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26340427                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26340427                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 763532331500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22513501                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4251969                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22361230                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        13094848                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5576501                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             326                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           253                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            579                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2471534                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2471533                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12815128                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9698374                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          611                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          611                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     38427210                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     33353485                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        18106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3105855                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              74904656                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1639560192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1422463808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       771840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    131940416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3194736256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        20352344                       # Total snoops (count)
system.tol2bus.snoopTraffic                 107550720                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         45312777                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.136465                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.344625                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               39150004     86.40%     86.40% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6142034     13.55%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  20638      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    101      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           45312777                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        49934074827                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16689748712                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       19218852517                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1566482240                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           9107423                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               834597335000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 302415                       # Simulator instruction rate (inst/s)
host_mem_usage                                 706296                       # Number of bytes of host memory used
host_op_rate                                   303365                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2371.65                       # Real time elapsed on the host
host_tick_rate                               29964410                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   717221293                       # Number of instructions simulated
sim_ops                                     719475826                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.071065                       # Number of seconds simulated
sim_ticks                                 71065003500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.619780                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               14657928                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            15329389                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2573684                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         26531715                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             33753                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          50547                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           16794                       # Number of indirect misses.
system.cpu0.branchPred.lookups               28346120                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        11260                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          5087                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2189026                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  11633717                       # Number of branches committed
system.cpu0.commit.bw_lim_events              2707036                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         252239                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       45987539                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            53293985                       # Number of instructions committed
system.cpu0.commit.committedOps              53415620                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    119281563                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.447811                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.437392                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     99280924     83.23%     83.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     11086828      9.29%     92.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2783408      2.33%     94.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1472389      1.23%     96.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       667718      0.56%     96.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       314460      0.26%     96.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       336251      0.28%     97.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       632549      0.53%     97.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      2707036      2.27%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    119281563                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               69888                       # Number of function calls committed.
system.cpu0.commit.int_insts                 52565383                       # Number of committed integer instructions.
system.cpu0.commit.loads                     13285915                       # Number of loads committed
system.cpu0.commit.membars                     183385                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       184069      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        38169106     71.46%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6780      0.01%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       13290428     24.88%     96.70% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1760093      3.30%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          574      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          309      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         53415620                       # Class of committed instruction
system.cpu0.commit.refs                      15051404                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   53293985                       # Number of Instructions Simulated
system.cpu0.committedOps                     53415620                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.602021                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.602021                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             54843541                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               387654                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            12820445                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             110065594                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12545061                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 55477560                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2190809                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1178490                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1991889                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   28346120                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  7160344                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    113830438                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               131336                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          725                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     124676588                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  66                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                5150934                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.204411                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          10642164                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          14691681                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.899075                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         127048860                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.985791                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.050689                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                51762379     40.74%     40.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                39989530     31.48%     72.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                23220523     18.28%     90.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                10798836      8.50%     98.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  438348      0.35%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  557496      0.44%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  175367      0.14%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   27633      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   78748      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           127048860                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2798                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2041                       # number of floating regfile writes
system.cpu0.idleCycles                       11623187                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2448236                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                18424994                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.625045                       # Inst execution rate
system.cpu0.iew.exec_refs                    24713456                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1940135                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               18943591                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             24659762                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            113479                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1121657                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2187232                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           99325847                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             22773321                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2599710                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             86676309                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                123375                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5541813                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2190809                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5782239                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       159960                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           25942                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          173                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          282                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     11373847                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       421743                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           282                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       886129                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1562107                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 61131990                       # num instructions consuming a value
system.cpu0.iew.wb_count                     82841019                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.819197                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 50079148                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.597388                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      83454665                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               111216210                       # number of integer regfile reads
system.cpu0.int_regfile_writes               63024057                       # number of integer regfile writes
system.cpu0.ipc                              0.384317                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.384317                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           185622      0.21%      0.21% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             63298392     70.90%     71.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7091      0.01%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1948      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1382      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               310      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            23824706     26.69%     97.81% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1954978      2.19%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            581      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           309      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              89276019                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3307                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6593                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3275                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3344                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     510595                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005719                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 321198     62.91%     62.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    22      0.00%     62.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     39      0.01%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                174190     34.12%     97.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                15121      2.96%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                6      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              89597685                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         306232700                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     82837744                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        145233001                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  98963502                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 89276019                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             362345                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       45910229                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           127800                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        110106                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     19659293                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    127048860                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.702690                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.174374                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           79411950     62.51%     62.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           25155973     19.80%     82.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11706248      9.21%     91.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            5595712      4.40%     95.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3382132      2.66%     98.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             862598      0.68%     99.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             533205      0.42%     99.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             328670      0.26%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              72372      0.06%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      127048860                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.643792                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           259900                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           19237                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            24659762                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2187232                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   5098                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                       138672047                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3457972                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               32397940                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             39936288                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                632828                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                15136188                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              14243854                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               416640                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            137046364                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             105591127                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           79421727                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 54329477                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                596231                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2190809                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             16102039                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                39485443                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2834                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       137043530                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       6892407                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            107701                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  4554415                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        107726                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   215959252                       # The number of ROB reads
system.cpu0.rob.rob_writes                  206588493                       # The number of ROB writes
system.cpu0.timesIdled                         113976                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1551                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            96.795470                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               14523381                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            15004195                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2542995                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         25968750                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             15085                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          18645                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3560                       # Number of indirect misses.
system.cpu1.branchPred.lookups               27682879                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1431                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4427                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2180684                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  11253860                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2456435                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         197399                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       46841891                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            51360001                       # Number of instructions committed
system.cpu1.commit.committedOps              51455317                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    113925986                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.451656                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.421955                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     94017425     82.53%     82.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11272136      9.89%     92.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2791086      2.45%     94.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1436222      1.26%     96.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       671051      0.59%     96.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       337075      0.30%     97.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       340608      0.30%     97.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       603948      0.53%     97.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2456435      2.16%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    113925986                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               23352                       # Number of function calls committed.
system.cpu1.commit.int_insts                 50660444                       # Number of committed integer instructions.
system.cpu1.commit.loads                     12791965                       # Number of loads committed
system.cpu1.commit.membars                     143969                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       143969      0.28%      0.28% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        37092581     72.09%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            277      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12796392     24.87%     97.24% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1421744      2.76%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         51455317                       # Class of committed instruction
system.cpu1.commit.refs                      14218136                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   51360001                       # Number of Instructions Simulated
system.cpu1.committedOps                     51455317                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.418053                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.418053                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             51547684                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               364450                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            12793748                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             108952187                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10595750                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 55488812                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2181533                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1149113                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1959393                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   27682879                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  7017764                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    110748260                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               100414                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     123212965                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                5087688                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.222905                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           8481068                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14538466                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.992123                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         121773172                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.014262                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.033702                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                46937446     38.54%     38.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                40004129     32.85%     71.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                23029696     18.91%     90.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10710600      8.80%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  405034      0.33%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  543629      0.45%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   72438      0.06%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   19945      0.02%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   50255      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           121773172                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2418041                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2447459                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                18094163                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.685675                       # Inst execution rate
system.cpu1.iew.exec_refs                    23894986                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1618301                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               19422058                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             24180159                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             76526                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1071984                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1977559                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           98229406                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             22276685                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2618304                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             85154787                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                130188                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4476554                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2181533                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4721522                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       139331                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           18069                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           58                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     11388194                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       551388                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            67                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       913335                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1534124                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 59776023                       # num instructions consuming a value
system.cpu1.iew.wb_count                     81357839                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.818744                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 48941289                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.655101                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      82020735                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               109157438                       # number of integer regfile reads
system.cpu1.int_regfile_writes               62244145                       # number of integer regfile writes
system.cpu1.ipc                              0.413556                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.413556                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           144765      0.16%      0.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             62692312     71.43%     71.59% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 325      0.00%     71.59% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.59% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            23313743     26.56%     98.15% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1621592      1.85%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              87773091                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     455058                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005184                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 307932     67.67%     67.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     67.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     67.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     67.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     67.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     67.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     67.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     67.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     67.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     67.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     67.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     67.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     67.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     67.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     67.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     67.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     67.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     67.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     67.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     67.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     67.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     67.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     67.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     67.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     67.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     67.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     67.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     67.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     67.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     67.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     67.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     67.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     67.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     67.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     67.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     67.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     67.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     67.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     67.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     67.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     67.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     67.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     67.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                145453     31.96%     99.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1673      0.37%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              88083384                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         297911149                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     81357839                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        145003561                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  97972921                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 87773091                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             256485                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       46774089                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           136737                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         59086                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     20336035                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    121773172                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.720792                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.174777                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           74895010     61.50%     61.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           24422759     20.06%     81.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11861524      9.74%     91.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5614401      4.61%     95.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3359340      2.76%     98.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             793572      0.65%     99.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             471478      0.39%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             290711      0.24%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              64377      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      121773172                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.706758                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           242824                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           23329                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            24180159                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1977559                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    796                       # number of misc regfile reads
system.cpu1.numCycles                       124191213                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    17847553                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               31954851                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38697298                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                621313                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13164355                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              13626240                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               432801                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            135741663                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             104490398                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           78919174                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 54325676                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                155736                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2181533                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             15013281                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                40221876                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       135741663                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       5133476                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             69384                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  4388230                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         69461                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   209762911                       # The number of ROB reads
system.cpu1.rob.rob_writes                  204455338                       # The number of ROB writes
system.cpu1.timesIdled                          22904                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          1839807                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               693568                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3055076                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              15727                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                554892                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3212605                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6310820                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       290473                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        84599                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2708028                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1943933                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5417166                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2028532                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  71065003500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3077101                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       369309                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2729468                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            22193                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          10173                       # Transaction distribution
system.membus.trans_dist::ReadExReq            102369                       # Transaction distribution
system.membus.trans_dist::ReadExResp           102248                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3077101                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           207                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9490169                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9490169                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    227114112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               227114112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            29477                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3212043                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3212043    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3212043                       # Request fanout histogram
system.membus.respLayer1.occupancy        16524529621                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             23.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          8401567456                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              11.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    71065003500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  71065003500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  71065003500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  71065003500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  71065003500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    71065003500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  71065003500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  71065003500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  71065003500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  71065003500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                264                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          132                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    13098878.787879                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   25406485.709431                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          132    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        37500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     84408000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            132                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    69335951500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1729052000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  71065003500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      7044246                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         7044246                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      7044246                       # number of overall hits
system.cpu0.icache.overall_hits::total        7044246                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       116098                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        116098                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       116098                       # number of overall misses
system.cpu0.icache.overall_misses::total       116098                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8803189988                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8803189988                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8803189988                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8803189988                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      7160344                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      7160344                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      7160344                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      7160344                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016214                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016214                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016214                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016214                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75825.509380                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75825.509380                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75825.509380                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75825.509380                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        29574                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              386                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    76.616580                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       107637                       # number of writebacks
system.cpu0.icache.writebacks::total           107637                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         8451                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         8451                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         8451                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         8451                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       107647                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       107647                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       107647                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       107647                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8171288988                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8171288988                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8171288988                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8171288988                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.015034                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.015034                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.015034                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.015034                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 75908.190549                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 75908.190549                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 75908.190549                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 75908.190549                       # average overall mshr miss latency
system.cpu0.icache.replacements                107637                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      7044246                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        7044246                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       116098                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       116098                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8803189988                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8803189988                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      7160344                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      7160344                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016214                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016214                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75825.509380                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75825.509380                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         8451                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         8451                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       107647                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       107647                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8171288988                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8171288988                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.015034                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015034                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 75908.190549                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 75908.190549                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  71065003500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999981                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            7153374                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           107679                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            66.432396                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999981                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         14428335                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        14428335                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  71065003500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     17334767                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17334767                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     17334767                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17334767                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      6283700                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       6283700                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      6283700                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6283700                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 415555055129                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 415555055129                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 415555055129                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 415555055129                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     23618467                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23618467                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     23618467                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23618467                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.266050                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.266050                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.266050                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.266050                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 66132.223870                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 66132.223870                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 66132.223870                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 66132.223870                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7328624                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       427484                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           173015                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           6467                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    42.358316                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    66.102366                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1321418                       # number of writebacks
system.cpu0.dcache.writebacks::total          1321418                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4933419                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4933419                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4933419                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4933419                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1350281                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1350281                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1350281                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1350281                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  96493451402                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  96493451402                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  96493451402                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  96493451402                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057171                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057171                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057171                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057171                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 71461.756036                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 71461.756036                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 71461.756036                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 71461.756036                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1321401                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     16110191                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       16110191                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5809405                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5809405                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 383653905500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 383653905500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     21919596                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     21919596                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.265032                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.265032                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 66040.137587                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 66040.137587                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4551256                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4551256                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1258149                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1258149                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  89992586500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  89992586500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.057398                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.057398                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 71527.765392                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 71527.765392                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1224576                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1224576                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       474295                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       474295                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  31901149629                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  31901149629                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1698871                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1698871                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.279182                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.279182                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 67260.143221                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 67260.143221                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       382163                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       382163                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        92132                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        92132                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   6500864902                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   6500864902                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.054231                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.054231                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 70560.336278                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 70560.336278                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        60862                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        60862                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1385                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1385                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     41544000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     41544000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        62247                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        62247                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.022250                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.022250                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 29995.667870                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 29995.667870                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          986                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          986                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          399                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          399                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      4286000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      4286000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006410                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006410                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 10741.854637                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10741.854637                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        55817                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        55817                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         5621                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         5621                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     39262500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     39262500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        61438                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        61438                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.091491                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.091491                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6984.967088                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6984.967088                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         5530                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         5530                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     33755500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     33755500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.090009                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.090009                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6104.068716                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6104.068716                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       589000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       589000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       566000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       566000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2216                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2216                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2871                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2871                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    116692000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    116692000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         5087                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         5087                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.564380                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.564380                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 40645.071404                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 40645.071404                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2871                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2871                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    113821000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    113821000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.564380                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.564380                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 39645.071404                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 39645.071404                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  71065003500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.872967                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           18814919                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1341576                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.024490                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.872967                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996030                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996030                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48836022                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48836022                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  71065003500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               11183                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              335955                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                3419                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              307422                       # number of demand (read+write) hits
system.l2.demand_hits::total                   657979                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              11183                       # number of overall hits
system.l2.overall_hits::.cpu0.data             335955                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               3419                       # number of overall hits
system.l2.overall_hits::.cpu1.data             307422                       # number of overall hits
system.l2.overall_hits::total                  657979                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             96446                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            982263                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             19078                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            911203                       # number of demand (read+write) misses
system.l2.demand_misses::total                2008990                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            96446                       # number of overall misses
system.l2.overall_misses::.cpu0.data           982263                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            19078                       # number of overall misses
system.l2.overall_misses::.cpu1.data           911203                       # number of overall misses
system.l2.overall_misses::total               2008990                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7875745482                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  89944142195                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1635671484                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  83717070222                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     183172629383                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7875745482                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  89944142195                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1635671484                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  83717070222                       # number of overall miss cycles
system.l2.overall_miss_latency::total    183172629383                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          107629                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1318218                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           22497                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1218625                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2666969                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         107629                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1318218                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          22497                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1218625                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2666969                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.896097                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.745145                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.848024                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.747730                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.753286                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.896097                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.745145                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.848024                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.747730                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.753286                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81659.638368                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 91568.288936                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85736.003984                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 91875.323306                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91176.476430                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81659.638368                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 91568.288936                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85736.003984                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 91875.323306                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91176.476430                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              86283                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      2923                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      29.518645                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1136401                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              369307                       # number of writebacks
system.l2.writebacks::total                    369307                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            189                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          29173                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            319                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          24366                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               54047                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           189                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         29173                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           319                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         24366                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              54047                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        96257                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       953090                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        18759                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       886837                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1954943                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        96257                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       953090                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        18759                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       886837                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1258242                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3213185                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6901183986                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  78714044245                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1433684487                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  73408905268                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 160457817986                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6901183986                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  78714044245                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1433684487                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  73408905268                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 108589045591                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 269046863577                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.894341                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.723014                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.833845                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.727736                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.733021                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.894341                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.723014                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.833845                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.727736                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.204808                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71695.398631                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 82588.259498                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76426.487926                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 82776.096699                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82078.003290                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71695.398631                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 82588.259498                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76426.487926                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 82776.096699                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 86302.194324                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83732.142275                       # average overall mshr miss latency
system.l2.replacements                        5086372                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       451380                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           451380                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            2                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              2                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       451382                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       451382                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      1972882                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1972882                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1972882                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1972882                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1258242                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1258242                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 108589045591                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 108589045591                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 86302.194324                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 86302.194324                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            1100                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1216                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2316                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           960                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1024                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1984                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1630500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1306500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2937000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2060                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         2240                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             4300                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.466019                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.457143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.461395                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1698.437500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1275.878906                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1480.342742                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              10                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          956                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1018                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1974                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     19214493                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     20536996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     39751489                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.464078                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.454464                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.459070                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20098.842050                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20173.866405                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20137.532421                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           168                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           130                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                298                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          534                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          415                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              949                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      2747000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      2185500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      4932500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          702                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          545                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1247                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.760684                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.761468                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.761026                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5144.194757                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  5266.265060                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5197.576396                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            10                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          530                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          409                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          939                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     10724000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      8194500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     18918500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.754986                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.750459                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.753007                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20233.962264                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20035.452323                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20147.497338                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            13915                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             7564                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 21479                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          65050                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          45911                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              110961                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   6174746924                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   4680383436                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10855130360                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        78965                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        53475                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            132440                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.823783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.858551                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.837821                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94923.088762                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101944.706846                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97828.339326                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         7143                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         1692                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             8835                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        57907                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        44219                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         102126                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   5136502942                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   4128483451                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9264986393                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.733325                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.826910                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.771111                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88702.625624                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93364.468916                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90721.132650                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         11183                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          3419                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              14602                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        96446                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        19078                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           115524                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7875745482                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1635671484                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9511416966                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       107629                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        22497                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         130126                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.896097                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.848024                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.887786                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81659.638368                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85736.003984                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82332.822323                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          189                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          319                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           508                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        96257                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        18759                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       115016                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6901183986                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1433684487                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8334868473                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.894341                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.833845                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.883882                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71695.398631                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76426.487926                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72467.034786                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       322040                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       299858                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            621898                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       917213                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       865292                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1782505                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  83769395271                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  79036686786                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 162806082057                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1239253                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1165150                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2404403                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.740134                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.742644                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.741350                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 91330.361945                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 91341.058031                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91335.554210                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        22030                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        22674                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        44704                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       895183                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       842618                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1737801                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  73577541303                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  69280421817                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 142857963120                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.722357                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.723184                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.722758                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 82192.737466                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 82220.438938                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82206.169245                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          141                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               148                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          308                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           42                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             350                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      8344000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       433998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      8777998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          449                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           49                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           498                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.685969                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.857143                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.702811                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 27090.909091                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 10333.285714                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 25079.994286                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          138                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            8                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          146                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          170                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           34                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          204                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3339996                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       675497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4015493                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.378619                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.693878                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.409639                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19647.035294                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19867.558824                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19683.789216                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  71065003500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  71065003500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999851                       # Cycle average of tags in use
system.l2.tags.total_refs                     6266426                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5086727                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.231917                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.353612                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.314979                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        3.509444                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.343507                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.442782                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    26.035527                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.474275                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.004922                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.054835                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.005367                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.053793                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.406805                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.062500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  45865047                       # Number of tag accesses
system.l2.tags.data_accesses                 45865047                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  71065003500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6160512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      61012288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1200576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      56765888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     78339072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          203478336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6160512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1200576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7361088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23635776                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23635776                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          96258                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         953317                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          18759                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         886967                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1224048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3179349                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       369309                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             369309                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         86688408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        858541969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         16894054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        798788225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1102357956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2863270611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     86688408                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     16894054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        103582462                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      332593750                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            332593750                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      332593750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        86688408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       858541969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        16894054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       798788225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1102357956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3195864361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    359963.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     96257.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    941352.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     18759.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    878930.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1213277.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000364106252                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        21888                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        21888                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5648868                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             339395                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3179349                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     369309                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3179349                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   369309                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  30774                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  9346                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            138410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            147541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            150853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            160409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            234250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            231456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            218200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            161396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            169495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            154208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           202438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           235582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           335177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           342836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           135949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           130375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             33546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             22190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             21888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            28422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            26913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            15619                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.77                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.60                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  90433533951                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                15742875000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            149469315201                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28722.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47472.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2645412                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  323574                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3179349                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               369309                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  747830                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  615784                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  394933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  267236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  201028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  165290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  139196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  117071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   95966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   77513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  70154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 108239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  49846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  32435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  25099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  19263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  13579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   7260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    664                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  21620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  23129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       539553                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    416.170274                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   237.063006                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   393.352764                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       164803     30.54%     30.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       118021     21.87%     52.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        40704      7.54%     59.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        26712      4.95%     64.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        21022      3.90%     68.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16335      3.03%     71.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12604      2.34%     74.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10521      1.95%     76.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       128831     23.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       539553                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        21888                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     143.849552                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     96.753368                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    159.041620                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         12870     58.80%     58.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         5912     27.01%     85.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         2137      9.76%     95.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          499      2.28%     97.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          179      0.82%     98.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           79      0.36%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           57      0.26%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           42      0.19%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           32      0.15%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           21      0.10%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           14      0.06%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           15      0.07%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            8      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            4      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            4      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            4      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         21888                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        21888                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.445952                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.414646                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.070376                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            17886     81.72%     81.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              664      3.03%     84.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1876      8.57%     93.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              909      4.15%     97.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              327      1.49%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              116      0.53%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               68      0.31%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               23      0.11%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               12      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         21888                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              201508800                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1969536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23038016                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               203478336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23635776                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2835.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       324.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2863.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    332.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        24.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   71064956500                       # Total gap between requests
system.mem_ctrls.avgGap                      20025.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6160448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     60246528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1200576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     56251520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     77649728                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23038016                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 86687507.163775771856                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 847766481.852069377899                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 16894053.906575828791                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 791550231.894381046295                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1092657766.491209745407                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 324182296.001716196537                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        96258                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       953317                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        18759                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       886967                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1224048                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       369309                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2921772284                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  39364217040                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    655819125                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  36776738601                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  69750768151                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1750021925799                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30353.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     41291.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34960.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     41463.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     56983.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4738638.72                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2291804340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1218115305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12181268400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          956632860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5609819280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      31204221930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1011721440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        54473583555                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        766.531779                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2296622299                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2373020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  66395361201                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1560639780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            829488330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         10299557100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          922405320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5609819280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      29842004010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2158852320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        51222766140                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        720.787499                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5253218066                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2373020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  63438765434                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1002                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          502                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    17867823.705179                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   23012630.945119                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          502    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    243008500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            502                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    62095356000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8969647500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  71065003500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      6993934                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6993934                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      6993934                       # number of overall hits
system.cpu1.icache.overall_hits::total        6993934                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        23830                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         23830                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        23830                       # number of overall misses
system.cpu1.icache.overall_misses::total        23830                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1817059000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1817059000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1817059000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1817059000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      7017764                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7017764                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      7017764                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7017764                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003396                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003396                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003396                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003396                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 76250.902224                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 76250.902224                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 76250.902224                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 76250.902224                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          334                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    55.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        22497                       # number of writebacks
system.cpu1.icache.writebacks::total            22497                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1333                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1333                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1333                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1333                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        22497                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        22497                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        22497                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        22497                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1710416500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1710416500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1710416500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1710416500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003206                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003206                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003206                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003206                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 76028.648264                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 76028.648264                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 76028.648264                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 76028.648264                       # average overall mshr miss latency
system.cpu1.icache.replacements                 22497                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      6993934                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6993934                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        23830                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        23830                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1817059000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1817059000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      7017764                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7017764                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003396                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003396                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 76250.902224                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 76250.902224                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1333                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1333                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        22497                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        22497                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1710416500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1710416500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003206                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003206                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 76028.648264                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 76028.648264                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  71065003500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            7139118                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            22529                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           316.885703                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         14058025                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        14058025                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  71065003500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16967459                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16967459                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16967459                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16967459                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5926292                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5926292                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5926292                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5926292                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 400028520296                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 400028520296                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 400028520296                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 400028520296                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     22893751                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22893751                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     22893751                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22893751                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.258861                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.258861                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.258861                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.258861                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 67500.642948                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67500.642948                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 67500.642948                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67500.642948                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      5972589                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       514757                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           145851                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           7862                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    40.949935                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    65.474052                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1217983                       # number of writebacks
system.cpu1.dcache.writebacks::total          1217983                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4677998                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4677998                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4677998                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4677998                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1248294                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1248294                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1248294                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1248294                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  89676151318                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  89676151318                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  89676151318                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  89676151318                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.054526                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054526                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.054526                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054526                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 71838.966876                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 71838.966876                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 71838.966876                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 71838.966876                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1217970                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15902661                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15902661                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5617553                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5617553                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 378522966500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 378522966500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     21520214                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     21520214                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.261036                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.261036                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 67382.179839                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 67382.179839                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4434959                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4434959                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1182594                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1182594                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  84822595500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  84822595500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.054953                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.054953                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 71725.880141                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 71725.880141                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1064798                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1064798                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       308739                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       308739                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  21505553796                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  21505553796                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1373537                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1373537                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.224777                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.224777                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 69656.097208                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 69656.097208                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       243039                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       243039                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        65700                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        65700                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4853555818                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4853555818                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047833                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047833                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 73874.517778                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 73874.517778                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        47558                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        47558                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          896                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          896                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     38095000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     38095000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        48454                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        48454                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.018492                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.018492                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 42516.741071                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 42516.741071                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          238                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          238                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          658                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          658                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     22104500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     22104500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.013580                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.013580                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 33593.465046                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33593.465046                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        43008                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        43008                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5117                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5117                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     33233000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     33233000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        48125                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        48125                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.106327                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.106327                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6494.625757                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6494.625757                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         4998                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         4998                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     28262000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     28262000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.103855                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.103855                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5654.661865                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5654.661865                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       590000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       590000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       563000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       563000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1626                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1626                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2801                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2801                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    130397000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    130397000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4427                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4427                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.632708                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.632708                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 46553.730810                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 46553.730810                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2801                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2801                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    127596000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    127596000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.632708                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.632708                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 45553.730810                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 45553.730810                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  71065003500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.374996                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18320116                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1239998                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.774311                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.374996                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.980469                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.980469                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         47229485                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        47229485                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  71065003500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2571596                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       820689                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2218126                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4717065                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2218522                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           24425                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         10478                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          34903                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           50                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           50                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           139544                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          139545                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        130143                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2441452                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          498                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          498                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       322913                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4002220                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        67491                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3696491                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8089115                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13777088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    168936128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2879616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    155941888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              341534720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7378471                       # Total snoops (count)
system.tol2bus.snoopTraffic                  26465792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10052058                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.242750                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.447945                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7696524     76.57%     76.57% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2270935     22.59%     99.16% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  84599      0.84%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10052058                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5379538599                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2023370631                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         161585769                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1871159904                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          33928633                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
