$comment
	File created using the following command:
		vcd file Q2.msim.vcd -direction
$end
$date
	Mon Jun 17 14:09:13 2019
$end
$version
	ModelSim Version 10.4b
$end
$timescale
	1ps
$end

$scope module reg_32bit_vlg_vec_tst $end
$var reg 1 ! Clear $end
$var reg 1 " CLK $end
$var reg 32 # Data [31:0] $end
$var reg 1 $ Write $end
$var wire 1 % OUT [31] $end
$var wire 1 & OUT [30] $end
$var wire 1 ' OUT [29] $end
$var wire 1 ( OUT [28] $end
$var wire 1 ) OUT [27] $end
$var wire 1 * OUT [26] $end
$var wire 1 + OUT [25] $end
$var wire 1 , OUT [24] $end
$var wire 1 - OUT [23] $end
$var wire 1 . OUT [22] $end
$var wire 1 / OUT [21] $end
$var wire 1 0 OUT [20] $end
$var wire 1 1 OUT [19] $end
$var wire 1 2 OUT [18] $end
$var wire 1 3 OUT [17] $end
$var wire 1 4 OUT [16] $end
$var wire 1 5 OUT [15] $end
$var wire 1 6 OUT [14] $end
$var wire 1 7 OUT [13] $end
$var wire 1 8 OUT [12] $end
$var wire 1 9 OUT [11] $end
$var wire 1 : OUT [10] $end
$var wire 1 ; OUT [9] $end
$var wire 1 < OUT [8] $end
$var wire 1 = OUT [7] $end
$var wire 1 > OUT [6] $end
$var wire 1 ? OUT [5] $end
$var wire 1 @ OUT [4] $end
$var wire 1 A OUT [3] $end
$var wire 1 B OUT [2] $end
$var wire 1 C OUT [1] $end
$var wire 1 D OUT [0] $end

$scope module i1 $end
$var wire 1 E gnd $end
$var wire 1 F vcc $end
$var wire 1 G unknown $end
$var tri1 1 H devclrn $end
$var tri1 1 I devpor $end
$var tri1 1 J devoe $end
$var wire 1 K ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 L CLK~input_o $end
$var wire 1 M CLK~inputCLKENA0_outclk $end
$var wire 1 N Data[31]~input_o $end
$var wire 1 O inst1|inst1|inst1|inst9~feeder_combout $end
$var wire 1 P Clear~input_o $end
$var wire 1 Q Write~input_o $end
$var wire 1 R inst1|inst1|inst1|inst9~q $end
$var wire 1 S Data[30]~input_o $end
$var wire 1 T inst1|inst1|inst1|inst10~feeder_combout $end
$var wire 1 U inst1|inst1|inst1|inst10~q $end
$var wire 1 V Data[29]~input_o $end
$var wire 1 W inst1|inst1|inst1|inst11~feeder_combout $end
$var wire 1 X inst1|inst1|inst1|inst11~q $end
$var wire 1 Y Data[28]~input_o $end
$var wire 1 Z inst1|inst1|inst1|inst12~q $end
$var wire 1 [ Data[27]~input_o $end
$var wire 1 \ inst1|inst1|inst|inst9~feeder_combout $end
$var wire 1 ] inst1|inst1|inst|inst9~q $end
$var wire 1 ^ Data[26]~input_o $end
$var wire 1 _ inst1|inst1|inst|inst10~feeder_combout $end
$var wire 1 ` inst1|inst1|inst|inst10~q $end
$var wire 1 a Data[25]~input_o $end
$var wire 1 b inst1|inst1|inst|inst11~feeder_combout $end
$var wire 1 c inst1|inst1|inst|inst11~q $end
$var wire 1 d Data[24]~input_o $end
$var wire 1 e inst1|inst1|inst|inst12~q $end
$var wire 1 f Data[23]~input_o $end
$var wire 1 g inst1|inst|inst1|inst9~feeder_combout $end
$var wire 1 h inst1|inst|inst1|inst9~q $end
$var wire 1 i Data[22]~input_o $end
$var wire 1 j inst1|inst|inst1|inst10~feeder_combout $end
$var wire 1 k inst1|inst|inst1|inst10~q $end
$var wire 1 l Data[21]~input_o $end
$var wire 1 m inst1|inst|inst1|inst11~feeder_combout $end
$var wire 1 n inst1|inst|inst1|inst11~q $end
$var wire 1 o Data[20]~input_o $end
$var wire 1 p inst1|inst|inst1|inst12~q $end
$var wire 1 q Data[19]~input_o $end
$var wire 1 r inst1|inst|inst|inst9~feeder_combout $end
$var wire 1 s inst1|inst|inst|inst9~q $end
$var wire 1 t Data[18]~input_o $end
$var wire 1 u inst1|inst|inst|inst10~q $end
$var wire 1 v Data[17]~input_o $end
$var wire 1 w inst1|inst|inst|inst11~q $end
$var wire 1 x Data[16]~input_o $end
$var wire 1 y inst1|inst|inst|inst12~q $end
$var wire 1 z Data[15]~input_o $end
$var wire 1 { inst|inst1|inst1|inst9~feeder_combout $end
$var wire 1 | inst|inst1|inst1|inst9~q $end
$var wire 1 } Data[14]~input_o $end
$var wire 1 ~ inst|inst1|inst1|inst10~feeder_combout $end
$var wire 1 !! inst|inst1|inst1|inst10~q $end
$var wire 1 "! Data[13]~input_o $end
$var wire 1 #! inst|inst1|inst1|inst11~feeder_combout $end
$var wire 1 $! inst|inst1|inst1|inst11~q $end
$var wire 1 %! Data[12]~input_o $end
$var wire 1 &! inst|inst1|inst1|inst12~q $end
$var wire 1 '! Data[11]~input_o $end
$var wire 1 (! inst|inst1|inst|inst9~feeder_combout $end
$var wire 1 )! inst|inst1|inst|inst9~q $end
$var wire 1 *! Data[10]~input_o $end
$var wire 1 +! inst|inst1|inst|inst10~feeder_combout $end
$var wire 1 ,! inst|inst1|inst|inst10~q $end
$var wire 1 -! Data[9]~input_o $end
$var wire 1 .! inst|inst1|inst|inst11~feeder_combout $end
$var wire 1 /! inst|inst1|inst|inst11~q $end
$var wire 1 0! Data[8]~input_o $end
$var wire 1 1! inst|inst1|inst|inst12~q $end
$var wire 1 2! Data[7]~input_o $end
$var wire 1 3! inst|inst|inst1|inst9~feeder_combout $end
$var wire 1 4! inst|inst|inst1|inst9~q $end
$var wire 1 5! Data[6]~input_o $end
$var wire 1 6! inst|inst|inst1|inst10~feeder_combout $end
$var wire 1 7! inst|inst|inst1|inst10~q $end
$var wire 1 8! Data[5]~input_o $end
$var wire 1 9! inst|inst|inst1|inst11~feeder_combout $end
$var wire 1 :! inst|inst|inst1|inst11~q $end
$var wire 1 ;! Data[4]~input_o $end
$var wire 1 <! inst|inst|inst1|inst12~feeder_combout $end
$var wire 1 =! inst|inst|inst1|inst12~q $end
$var wire 1 >! Data[3]~input_o $end
$var wire 1 ?! inst|inst|inst|inst9~feeder_combout $end
$var wire 1 @! inst|inst|inst|inst9~q $end
$var wire 1 A! Data[2]~input_o $end
$var wire 1 B! inst|inst|inst|inst10~q $end
$var wire 1 C! Data[1]~input_o $end
$var wire 1 D! inst|inst|inst|inst11~q $end
$var wire 1 E! Data[0]~input_o $end
$var wire 1 F! inst|inst|inst|inst12~q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
x"
bx #
x$
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0E
1F
xG
1H
1I
1J
0K
xL
xM
xN
xO
0P
xQ
0R
xS
xT
0U
xV
xW
0X
xY
0Z
x[
x\
0]
x^
x_
0`
xa
xb
0c
xd
0e
xf
xg
0h
xi
xj
0k
xl
xm
0n
xo
0p
xq
xr
0s
xt
0u
xv
0w
xx
0y
xz
x{
0|
x}
x~
0!!
x"!
x#!
0$!
x%!
0&!
x'!
x(!
0)!
x*!
x+!
0,!
x-!
x.!
0/!
x0!
01!
x2!
x3!
04!
x5!
x6!
07!
x8!
x9!
0:!
x;!
x<!
0=!
x>!
x?!
0@!
xA!
0B!
xC!
0D!
xE!
0F!
$end
#1000000
