Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed May 21 18:34:13 2025
| Host         : CLAUDIU-ASUS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file LOCKER_TOP_timing_summary_routed.rpt -pb LOCKER_TOP_timing_summary_routed.pb -rpx LOCKER_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : LOCKER_TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     19          
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-18  Warning           Missing input or output delay   4           
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (57)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (46)
5. checking no_input_delay (4)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (57)
-------------------------
 There are 19 register/latch pins with no clock driven by root clock pin: CLK_U/TEMP_CLK_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CU_U/FSM_sequential_CURRENT_STATE_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CU_U/FSM_sequential_CURRENT_STATE_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CU_U/FSM_sequential_CURRENT_STATE_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: CU_U/FSM_sequential_CURRENT_STATE_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CU_U/FSM_sequential_CURRENT_STATE_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (46)
-------------------------------------------------
 There are 46 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.029        0.000                      0                  121        0.160        0.000                      0                  121        4.500        0.000                       0                   116  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.029        0.000                      0                  121        0.160        0.000                      0                  121        4.500        0.000                       0                   116  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.029ns  (required time - arrival time)
  Source:                 CLK_U/COUNT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_U/COUNT_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 2.355ns (59.698%)  route 1.590ns (40.302%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.723     5.326    CLK_U/CLK_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  CLK_U/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  CLK_U/COUNT_reg[2]/Q
                         net (fo=2, routed)           0.741     6.523    CLK_U/COUNT[2]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.180 r  CLK_U/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.180    CLK_U/COUNT0_carry_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.297 r  CLK_U/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.297    CLK_U/COUNT0_carry__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.414 r  CLK_U/COUNT0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.414    CLK_U/COUNT0_carry__1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.531 r  CLK_U/COUNT0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.531    CLK_U/COUNT0_carry__2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.648 r  CLK_U/COUNT0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.648    CLK_U/COUNT0_carry__3_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.765 r  CLK_U/COUNT0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.765    CLK_U/COUNT0_carry__4_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.882 r  CLK_U/COUNT0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.882    CLK_U/COUNT0_carry__5_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.121 r  CLK_U/COUNT0_carry__6/O[2]
                         net (fo=1, routed)           0.848     8.970    CLK_U/data0[31]
    SLICE_X3Y97          LUT5 (Prop_lut5_I4_O)        0.301     9.271 r  CLK_U/COUNT[31]_i_1/O
                         net (fo=1, routed)           0.000     9.271    CLK_U/COUNT_0[31]
    SLICE_X3Y97          FDCE                                         r  CLK_U/COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.606    15.029    CLK_U/CLK_IBUF_BUFG
    SLICE_X3Y97          FDCE                                         r  CLK_U/COUNT_reg[31]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X3Y97          FDCE (Setup_fdce_C_D)        0.031    15.299    CLK_U/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                          -9.271    
  -------------------------------------------------------------------
                         slack                                  6.029    

Slack (MET) :             6.044ns  (required time - arrival time)
  Source:                 CLK_U/COUNT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_U/COUNT_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 2.329ns (59.294%)  route 1.599ns (40.706%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.723     5.326    CLK_U/CLK_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  CLK_U/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  CLK_U/COUNT_reg[2]/Q
                         net (fo=2, routed)           0.741     6.523    CLK_U/COUNT[2]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.180 r  CLK_U/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.180    CLK_U/COUNT0_carry_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.297 r  CLK_U/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.297    CLK_U/COUNT0_carry__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.414 r  CLK_U/COUNT0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.414    CLK_U/COUNT0_carry__1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.531 r  CLK_U/COUNT0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.531    CLK_U/COUNT0_carry__2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.648 r  CLK_U/COUNT0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.648    CLK_U/COUNT0_carry__3_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.765 r  CLK_U/COUNT0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.765    CLK_U/COUNT0_carry__4_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.882 r  CLK_U/COUNT0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.882    CLK_U/COUNT0_carry__5_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.101 r  CLK_U/COUNT0_carry__6/O[0]
                         net (fo=1, routed)           0.857     8.959    CLK_U/data0[29]
    SLICE_X3Y97          LUT5 (Prop_lut5_I4_O)        0.295     9.254 r  CLK_U/COUNT[29]_i_1/O
                         net (fo=1, routed)           0.000     9.254    CLK_U/COUNT_0[29]
    SLICE_X3Y97          FDCE                                         r  CLK_U/COUNT_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.606    15.029    CLK_U/CLK_IBUF_BUFG
    SLICE_X3Y97          FDCE                                         r  CLK_U/COUNT_reg[29]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X3Y97          FDCE (Setup_fdce_C_D)        0.029    15.297    CLK_U/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -9.254    
  -------------------------------------------------------------------
                         slack                                  6.044    

Slack (MET) :             6.168ns  (required time - arrival time)
  Source:                 CLK_U/COUNT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_U/COUNT_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 2.121ns (55.753%)  route 1.683ns (44.247%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.723     5.326    CLK_U/CLK_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  CLK_U/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  CLK_U/COUNT_reg[2]/Q
                         net (fo=2, routed)           0.741     6.523    CLK_U/COUNT[2]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.180 r  CLK_U/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.180    CLK_U/COUNT0_carry_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.297 r  CLK_U/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.297    CLK_U/COUNT0_carry__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.414 r  CLK_U/COUNT0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.414    CLK_U/COUNT0_carry__1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.531 r  CLK_U/COUNT0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.531    CLK_U/COUNT0_carry__2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.648 r  CLK_U/COUNT0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.648    CLK_U/COUNT0_carry__3_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.887 r  CLK_U/COUNT0_carry__4/O[2]
                         net (fo=1, routed)           0.942     8.829    CLK_U/data0[23]
    SLICE_X0Y95          LUT5 (Prop_lut5_I4_O)        0.301     9.130 r  CLK_U/COUNT[23]_i_1/O
                         net (fo=1, routed)           0.000     9.130    CLK_U/COUNT_0[23]
    SLICE_X0Y95          FDCE                                         r  CLK_U/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.605    15.028    CLK_U/CLK_IBUF_BUFG
    SLICE_X0Y95          FDCE                                         r  CLK_U/COUNT_reg[23]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y95          FDCE (Setup_fdce_C_D)        0.031    15.298    CLK_U/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -9.130    
  -------------------------------------------------------------------
                         slack                                  6.168    

Slack (MET) :             6.170ns  (required time - arrival time)
  Source:                 CLK_U/COUNT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_U/COUNT_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 2.203ns (57.927%)  route 1.600ns (42.073%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.723     5.326    CLK_U/CLK_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  CLK_U/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  CLK_U/COUNT_reg[2]/Q
                         net (fo=2, routed)           0.741     6.523    CLK_U/COUNT[2]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.180 r  CLK_U/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.180    CLK_U/COUNT0_carry_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.297 r  CLK_U/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.297    CLK_U/COUNT0_carry__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.414 r  CLK_U/COUNT0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.414    CLK_U/COUNT0_carry__1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.531 r  CLK_U/COUNT0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.531    CLK_U/COUNT0_carry__2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.648 r  CLK_U/COUNT0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.648    CLK_U/COUNT0_carry__3_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.963 r  CLK_U/COUNT0_carry__4/O[3]
                         net (fo=1, routed)           0.859     8.822    CLK_U/data0[24]
    SLICE_X3Y95          LUT5 (Prop_lut5_I4_O)        0.307     9.129 r  CLK_U/COUNT[24]_i_1/O
                         net (fo=1, routed)           0.000     9.129    CLK_U/COUNT_0[24]
    SLICE_X3Y95          FDCE                                         r  CLK_U/COUNT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.605    15.028    CLK_U/CLK_IBUF_BUFG
    SLICE_X3Y95          FDCE                                         r  CLK_U/COUNT_reg[24]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y95          FDCE (Setup_fdce_C_D)        0.031    15.298    CLK_U/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                  6.170    

Slack (MET) :             6.178ns  (required time - arrival time)
  Source:                 CLK_U/COUNT_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_U/COUNT_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 0.828ns (21.844%)  route 2.963ns (78.156%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.725     5.328    CLK_U/CLK_IBUF_BUFG
    SLICE_X0Y95          FDCE                                         r  CLK_U/COUNT_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  CLK_U/COUNT_reg[21]/Q
                         net (fo=2, routed)           0.687     6.471    CLK_U/COUNT[21]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.124     6.595 r  CLK_U/COUNT[31]_i_6/O
                         net (fo=1, routed)           0.430     7.024    CLK_U/COUNT[31]_i_6_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I4_O)        0.124     7.148 r  CLK_U/COUNT[31]_i_2/O
                         net (fo=32, routed)          1.846     8.994    CLK_U/COUNT[31]_i_2_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I0_O)        0.124     9.118 r  CLK_U/COUNT[3]_i_1/O
                         net (fo=1, routed)           0.000     9.118    CLK_U/COUNT_0[3]
    SLICE_X3Y90          FDCE                                         r  CLK_U/COUNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.603    15.026    CLK_U/CLK_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  CLK_U/COUNT_reg[3]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y90          FDCE (Setup_fdce_C_D)        0.031    15.296    CLK_U/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -9.118    
  -------------------------------------------------------------------
                         slack                                  6.178    

Slack (MET) :             6.209ns  (required time - arrival time)
  Source:                 CLK_U/COUNT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_U/COUNT_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.763ns  (logic 2.238ns (59.471%)  route 1.525ns (40.529%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.723     5.326    CLK_U/CLK_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  CLK_U/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  CLK_U/COUNT_reg[2]/Q
                         net (fo=2, routed)           0.741     6.523    CLK_U/COUNT[2]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.180 r  CLK_U/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.180    CLK_U/COUNT0_carry_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.297 r  CLK_U/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.297    CLK_U/COUNT0_carry__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.414 r  CLK_U/COUNT0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.414    CLK_U/COUNT0_carry__1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.531 r  CLK_U/COUNT0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.531    CLK_U/COUNT0_carry__2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.648 r  CLK_U/COUNT0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.648    CLK_U/COUNT0_carry__3_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.765 r  CLK_U/COUNT0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.765    CLK_U/COUNT0_carry__4_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.004 r  CLK_U/COUNT0_carry__5/O[2]
                         net (fo=1, routed)           0.784     8.788    CLK_U/data0[27]
    SLICE_X3Y96          LUT5 (Prop_lut5_I4_O)        0.301     9.089 r  CLK_U/COUNT[27]_i_1/O
                         net (fo=1, routed)           0.000     9.089    CLK_U/COUNT_0[27]
    SLICE_X3Y96          FDCE                                         r  CLK_U/COUNT_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.605    15.028    CLK_U/CLK_IBUF_BUFG
    SLICE_X3Y96          FDCE                                         r  CLK_U/COUNT_reg[27]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y96          FDCE (Setup_fdce_C_D)        0.031    15.298    CLK_U/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                  6.209    

Slack (MET) :             6.211ns  (required time - arrival time)
  Source:                 CLK_U/COUNT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_U/COUNT_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.763ns  (logic 2.444ns (64.956%)  route 1.319ns (35.044%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.723     5.326    CLK_U/CLK_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  CLK_U/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  CLK_U/COUNT_reg[2]/Q
                         net (fo=2, routed)           0.741     6.523    CLK_U/COUNT[2]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.180 r  CLK_U/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.180    CLK_U/COUNT0_carry_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.297 r  CLK_U/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.297    CLK_U/COUNT0_carry__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.414 r  CLK_U/COUNT0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.414    CLK_U/COUNT0_carry__1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.531 r  CLK_U/COUNT0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.531    CLK_U/COUNT0_carry__2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.648 r  CLK_U/COUNT0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.648    CLK_U/COUNT0_carry__3_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.765 r  CLK_U/COUNT0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.765    CLK_U/COUNT0_carry__4_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.882 r  CLK_U/COUNT0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.882    CLK_U/COUNT0_carry__5_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.205 r  CLK_U/COUNT0_carry__6/O[1]
                         net (fo=1, routed)           0.577     8.782    CLK_U/data0[30]
    SLICE_X3Y97          LUT5 (Prop_lut5_I4_O)        0.306     9.088 r  CLK_U/COUNT[30]_i_1/O
                         net (fo=1, routed)           0.000     9.088    CLK_U/COUNT_0[30]
    SLICE_X3Y97          FDCE                                         r  CLK_U/COUNT_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.606    15.029    CLK_U/CLK_IBUF_BUFG
    SLICE_X3Y97          FDCE                                         r  CLK_U/COUNT_reg[30]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X3Y97          FDCE (Setup_fdce_C_D)        0.031    15.299    CLK_U/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                          -9.088    
  -------------------------------------------------------------------
                         slack                                  6.211    

Slack (MET) :             6.277ns  (required time - arrival time)
  Source:                 CLK_U/COUNT_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_U/COUNT_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.693ns  (logic 0.828ns (22.423%)  route 2.865ns (77.577%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.724     5.327    CLK_U/CLK_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  CLK_U/COUNT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  CLK_U/COUNT_reg[12]/Q
                         net (fo=2, routed)           1.093     6.875    CLK_U/COUNT[12]
    SLICE_X3Y93          LUT4 (Prop_lut4_I1_O)        0.124     6.999 r  CLK_U/COUNT[31]_i_9/O
                         net (fo=1, routed)           0.622     7.621    CLK_U/COUNT[31]_i_9_n_0
    SLICE_X3Y92          LUT5 (Prop_lut5_I4_O)        0.124     7.745 r  CLK_U/COUNT[31]_i_5/O
                         net (fo=32, routed)          1.151     8.895    CLK_U/COUNT[31]_i_5_n_0
    SLICE_X3Y96          LUT5 (Prop_lut5_I3_O)        0.124     9.019 r  CLK_U/COUNT[25]_i_1/O
                         net (fo=1, routed)           0.000     9.019    CLK_U/COUNT_0[25]
    SLICE_X3Y96          FDCE                                         r  CLK_U/COUNT_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.605    15.028    CLK_U/CLK_IBUF_BUFG
    SLICE_X3Y96          FDCE                                         r  CLK_U/COUNT_reg[25]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y96          FDCE (Setup_fdce_C_D)        0.029    15.296    CLK_U/COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -9.019    
  -------------------------------------------------------------------
                         slack                                  6.277    

Slack (MET) :             6.317ns  (required time - arrival time)
  Source:                 CLK_U/COUNT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_U/COUNT_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.656ns  (logic 1.976ns (54.046%)  route 1.680ns (45.954%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.723     5.326    CLK_U/CLK_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  CLK_U/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  CLK_U/COUNT_reg[2]/Q
                         net (fo=2, routed)           0.741     6.523    CLK_U/COUNT[2]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.180 r  CLK_U/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.180    CLK_U/COUNT0_carry_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.297 r  CLK_U/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.297    CLK_U/COUNT0_carry__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.414 r  CLK_U/COUNT0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.414    CLK_U/COUNT0_carry__1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.737 r  CLK_U/COUNT0_carry__2/O[1]
                         net (fo=1, routed)           0.939     8.676    CLK_U/data0[14]
    SLICE_X0Y93          LUT5 (Prop_lut5_I4_O)        0.306     8.982 r  CLK_U/COUNT[14]_i_1/O
                         net (fo=1, routed)           0.000     8.982    CLK_U/COUNT_0[14]
    SLICE_X0Y93          FDCE                                         r  CLK_U/COUNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.605    15.028    CLK_U/CLK_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  CLK_U/COUNT_reg[14]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y93          FDCE (Setup_fdce_C_D)        0.031    15.298    CLK_U/COUNT_reg[14]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -8.982    
  -------------------------------------------------------------------
                         slack                                  6.317    

Slack (MET) :             6.327ns  (required time - arrival time)
  Source:                 CLK_U/COUNT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_U/COUNT_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 2.327ns (63.831%)  route 1.319ns (36.169%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.723     5.326    CLK_U/CLK_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  CLK_U/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  CLK_U/COUNT_reg[2]/Q
                         net (fo=2, routed)           0.741     6.523    CLK_U/COUNT[2]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.180 r  CLK_U/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.180    CLK_U/COUNT0_carry_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.297 r  CLK_U/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.297    CLK_U/COUNT0_carry__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.414 r  CLK_U/COUNT0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.414    CLK_U/COUNT0_carry__1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.531 r  CLK_U/COUNT0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.531    CLK_U/COUNT0_carry__2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.648 r  CLK_U/COUNT0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.648    CLK_U/COUNT0_carry__3_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.765 r  CLK_U/COUNT0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.765    CLK_U/COUNT0_carry__4_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.088 r  CLK_U/COUNT0_carry__5/O[1]
                         net (fo=1, routed)           0.577     8.665    CLK_U/data0[26]
    SLICE_X3Y96          LUT5 (Prop_lut5_I4_O)        0.306     8.971 r  CLK_U/COUNT[26]_i_1/O
                         net (fo=1, routed)           0.000     8.971    CLK_U/COUNT_0[26]
    SLICE_X3Y96          FDCE                                         r  CLK_U/COUNT_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.605    15.028    CLK_U/CLK_IBUF_BUFG
    SLICE_X3Y96          FDCE                                         r  CLK_U/COUNT_reg[26]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y96          FDCE (Setup_fdce_C_D)        0.031    15.298    CLK_U/COUNT_reg[26]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -8.971    
  -------------------------------------------------------------------
                         slack                                  6.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 EU_U/UUT_CR/S_CURRENT_CODE_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EU_U/UUT_CR/S_SAVED_CODE_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.929%)  route 0.111ns (44.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.603     1.522    EU_U/UUT_CR/CLK_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  EU_U/UUT_CR/S_CURRENT_CODE_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  EU_U/UUT_CR/S_CURRENT_CODE_reg[1][3]/Q
                         net (fo=2, routed)           0.111     1.774    EU_U/UUT_CR/S_CURRENT_CODE_reg[1][3]
    SLICE_X6Y95          FDRE                                         r  EU_U/UUT_CR/S_SAVED_CODE_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.874     2.039    EU_U/UUT_CR/CLK_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  EU_U/UUT_CR/S_SAVED_CODE_reg[1][3]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X6Y95          FDRE (Hold_fdre_C_D)         0.076     1.614    EU_U/UUT_CR/S_SAVED_CODE_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 EU_U/UUT_CR/S_CURRENT_CODE_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EU_U/UUT_CR/S_SAVED_CODE_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.682%)  route 0.117ns (45.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.603     1.522    EU_U/UUT_CR/CLK_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  EU_U/UUT_CR/S_CURRENT_CODE_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  EU_U/UUT_CR/S_CURRENT_CODE_reg[1][0]/Q
                         net (fo=2, routed)           0.117     1.780    EU_U/UUT_CR/S_CURRENT_CODE_reg[1][0]
    SLICE_X6Y95          FDRE                                         r  EU_U/UUT_CR/S_SAVED_CODE_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.874     2.039    EU_U/UUT_CR/CLK_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  EU_U/UUT_CR/S_SAVED_CODE_reg[1][0]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X6Y95          FDRE (Hold_fdre_C_D)         0.075     1.613    EU_U/UUT_CR/S_SAVED_CODE_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 MPG_UP/q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_UP/q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.602     1.521    MPG_UP/CLK_IBUF_BUFG
    SLICE_X6Y90          FDRE                                         r  MPG_UP/q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  MPG_UP/q1_reg/Q
                         net (fo=1, routed)           0.112     1.797    MPG_UP/q1_reg_n_0
    SLICE_X6Y91          FDRE                                         r  MPG_UP/q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.873     2.038    MPG_UP/CLK_IBUF_BUFG
    SLICE_X6Y91          FDRE                                         r  MPG_UP/q2_reg/C
                         clock pessimism             -0.500     1.537    
    SLICE_X6Y91          FDRE (Hold_fdre_C_D)         0.063     1.600    MPG_UP/q2_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 MPG_ADD/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_ADD/q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.569%)  route 0.121ns (42.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.602     1.521    MPG_ADD/CLK_IBUF_BUFG
    SLICE_X6Y91          FDRE                                         r  MPG_ADD/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  MPG_ADD/q2_reg/Q
                         net (fo=2, routed)           0.121     1.806    MPG_ADD/q2
    SLICE_X7Y92          FDRE                                         r  MPG_ADD/q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.873     2.038    MPG_ADD/CLK_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  MPG_ADD/q3_reg/C
                         clock pessimism             -0.500     1.537    
    SLICE_X7Y92          FDRE (Hold_fdre_C_D)         0.070     1.607    MPG_ADD/q3_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 MPG_ADD/q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_ADD/q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.602     1.521    MPG_ADD/CLK_IBUF_BUFG
    SLICE_X6Y90          FDRE                                         r  MPG_ADD/q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  MPG_ADD/q1_reg/Q
                         net (fo=1, routed)           0.112     1.797    MPG_ADD/q1
    SLICE_X6Y91          FDRE                                         r  MPG_ADD/q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.873     2.038    MPG_ADD/CLK_IBUF_BUFG
    SLICE_X6Y91          FDRE                                         r  MPG_ADD/q2_reg/C
                         clock pessimism             -0.500     1.537    
    SLICE_X6Y91          FDRE (Hold_fdre_C_D)         0.059     1.596    MPG_ADD/q2_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 EU_U/TEMP_DIGIT_VALUE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EU_U/UUT_CR/S_CURRENT_CODE_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.831%)  route 0.148ns (51.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.603     1.522    EU_U/CLK_IBUF_BUFG
    SLICE_X4Y94          FDCE                                         r  EU_U/TEMP_DIGIT_VALUE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  EU_U/TEMP_DIGIT_VALUE_reg[0]/Q
                         net (fo=14, routed)          0.148     1.811    EU_U/UUT_CR/Q[0]
    SLICE_X5Y95          FDRE                                         r  EU_U/UUT_CR/S_CURRENT_CODE_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.874     2.039    EU_U/UUT_CR/CLK_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  EU_U/UUT_CR/S_CURRENT_CODE_reg[2][0]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X5Y95          FDRE (Hold_fdre_C_D)         0.070     1.608    EU_U/UUT_CR/S_CURRENT_CODE_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 MPG_DOWN/q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_DOWN/q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.602     1.521    MPG_DOWN/CLK_IBUF_BUFG
    SLICE_X6Y90          FDRE                                         r  MPG_DOWN/q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  MPG_DOWN/q1_reg/Q
                         net (fo=1, routed)           0.112     1.797    MPG_DOWN/q1_reg_n_0
    SLICE_X6Y91          FDRE                                         r  MPG_DOWN/q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.873     2.038    MPG_DOWN/CLK_IBUF_BUFG
    SLICE_X6Y91          FDRE                                         r  MPG_DOWN/q2_reg/C
                         clock pessimism             -0.500     1.537    
    SLICE_X6Y91          FDRE (Hold_fdre_C_D)         0.052     1.589    MPG_DOWN/q2_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 EU_U/TEMP_DIGIT_VALUE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EU_U/UUT_CR/S_CURRENT_CODE_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.860%)  route 0.154ns (52.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.603     1.522    EU_U/CLK_IBUF_BUFG
    SLICE_X4Y94          FDCE                                         r  EU_U/TEMP_DIGIT_VALUE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  EU_U/TEMP_DIGIT_VALUE_reg[0]/Q
                         net (fo=14, routed)          0.154     1.817    EU_U/UUT_CR/Q[0]
    SLICE_X4Y95          FDRE                                         r  EU_U/UUT_CR/S_CURRENT_CODE_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.874     2.039    EU_U/UUT_CR/CLK_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  EU_U/UUT_CR/S_CURRENT_CODE_reg[1][0]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X4Y95          FDRE (Hold_fdre_C_D)         0.070     1.608    EU_U/UUT_CR/S_CURRENT_CODE_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 EU_U/TEMP_DIGIT_VALUE_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EU_U/UUT_CR/S_CURRENT_CODE_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.038%)  route 0.165ns (53.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.603     1.522    EU_U/CLK_IBUF_BUFG
    SLICE_X4Y94          FDCE                                         r  EU_U/TEMP_DIGIT_VALUE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  EU_U/TEMP_DIGIT_VALUE_reg[3]/Q
                         net (fo=11, routed)          0.165     1.829    EU_U/UUT_CR/Q[3]
    SLICE_X5Y94          FDRE                                         r  EU_U/UUT_CR/S_CURRENT_CODE_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.874     2.039    EU_U/UUT_CR/CLK_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  EU_U/UUT_CR/S_CURRENT_CODE_reg[0][3]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X5Y94          FDRE (Hold_fdre_C_D)         0.072     1.607    EU_U/UUT_CR/S_CURRENT_CODE_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 EU_U/TEMP_DIGIT_VALUE_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EU_U/UUT_CR/S_CURRENT_CODE_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.522%)  route 0.169ns (54.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.603     1.522    EU_U/CLK_IBUF_BUFG
    SLICE_X4Y94          FDCE                                         r  EU_U/TEMP_DIGIT_VALUE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  EU_U/TEMP_DIGIT_VALUE_reg[3]/Q
                         net (fo=11, routed)          0.169     1.832    EU_U/UUT_CR/Q[3]
    SLICE_X5Y95          FDRE                                         r  EU_U/UUT_CR/S_CURRENT_CODE_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.874     2.039    EU_U/UUT_CR/CLK_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  EU_U/UUT_CR/S_CURRENT_CODE_reg[2][3]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X5Y95          FDRE (Hold_fdre_C_D)         0.072     1.610    EU_U/UUT_CR/S_CURRENT_CODE_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X4Y90     CLK_U/COUNT_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y92     CLK_U/COUNT_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y92     CLK_U/COUNT_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y92     CLK_U/COUNT_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     CLK_U/COUNT_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     CLK_U/COUNT_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     CLK_U/COUNT_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y94     CLK_U/COUNT_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y94     CLK_U/COUNT_reg[17]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     CLK_U/COUNT_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     CLK_U/COUNT_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     CLK_U/COUNT_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     CLK_U/COUNT_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     CLK_U/COUNT_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     CLK_U/COUNT_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     CLK_U/COUNT_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     CLK_U/COUNT_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     CLK_U/COUNT_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     CLK_U/COUNT_reg[13]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     CLK_U/COUNT_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     CLK_U/COUNT_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     CLK_U/COUNT_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     CLK_U/COUNT_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     CLK_U/COUNT_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     CLK_U/COUNT_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     CLK_U/COUNT_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     CLK_U/COUNT_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     CLK_U/COUNT_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     CLK_U/COUNT_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            57 Endpoints
Min Delay            57 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SSD_U/ANODE_reg[3]_lopt_replica_4/C
                            (rising edge-triggered cell FDPE)
  Destination:            ANODE_OUT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.411ns  (logic 4.036ns (47.982%)  route 4.375ns (52.018%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDPE                         0.000     0.000 r  SSD_U/ANODE_reg[3]_lopt_replica_4/C
    SLICE_X2Y96          FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  SSD_U/ANODE_reg[3]_lopt_replica_4/Q
                         net (fo=1, routed)           4.375     4.893    lopt_3
    K2                   OBUF (Prop_obuf_I_O)         3.518     8.411 r  ANODE_OUT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.411    ANODE_OUT[6]
    K2                                                                r  ANODE_OUT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_U/CATHODE_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CATHODE_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.316ns  (logic 4.011ns (54.831%)  route 3.305ns (45.169%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE                         0.000     0.000 r  SSD_U/CATHODE_reg[1]/C
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  SSD_U/CATHODE_reg[1]/Q
                         net (fo=1, routed)           3.305     3.761    CATHODE_OUT_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     7.316 r  CATHODE_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.316    CATHODE_OUT[1]
    R10                                                               r  CATHODE_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU_U/WRONG_INPUT_reg/G
                            (positive level-sensitive latch)
  Destination:            WRONG_INPUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.192ns  (logic 4.128ns (57.396%)  route 3.064ns (42.604%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          LDCE                         0.000     0.000 r  CU_U/WRONG_INPUT_reg/G
    SLICE_X5Y92          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  CU_U/WRONG_INPUT_reg/Q
                         net (fo=1, routed)           3.064     3.623    WRONG_INPUT_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.569     7.192 r  WRONG_INPUT_OBUF_inst/O
                         net (fo=0)                   0.000     7.192    WRONG_INPUT
    V11                                                               r  WRONG_INPUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_U/ANODE_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            ANODE_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.182ns  (logic 4.030ns (56.118%)  route 3.152ns (43.882%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDPE                         0.000     0.000 r  SSD_U/ANODE_reg[2]/C
    SLICE_X1Y95          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  SSD_U/ANODE_reg[2]/Q
                         net (fo=1, routed)           3.152     3.608    ANODE_OUT_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     7.182 r  ANODE_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.182    ANODE_OUT[2]
    T9                                                                r  ANODE_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_U/CATHODE_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CATHODE_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.159ns  (logic 4.033ns (56.335%)  route 3.126ns (43.665%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE                         0.000     0.000 r  SSD_U/CATHODE_reg[0]/C
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  SSD_U/CATHODE_reg[0]/Q
                         net (fo=1, routed)           3.126     3.582    CATHODE_OUT_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     7.159 r  CATHODE_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.159    CATHODE_OUT[0]
    T10                                                               r  CATHODE_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_U/ANODE_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            ANODE_OUT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.104ns  (logic 4.009ns (56.438%)  route 3.095ns (43.562%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDPE                         0.000     0.000 r  SSD_U/ANODE_reg[3]/C
    SLICE_X0Y90          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  SSD_U/ANODE_reg[3]/Q
                         net (fo=1, routed)           3.095     3.551    ANODE_OUT_OBUF[3]
    U13                  OBUF (Prop_obuf_I_O)         3.553     7.104 r  ANODE_OUT_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.104    ANODE_OUT[7]
    U13                                                               r  ANODE_OUT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_U/CATHODE_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CATHODE_OUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.582ns  (logic 4.017ns (61.024%)  route 2.565ns (38.976%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE                         0.000     0.000 r  SSD_U/CATHODE_reg[5]/C
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  SSD_U/CATHODE_reg[5]/Q
                         net (fo=1, routed)           2.565     3.021    CATHODE_OUT_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561     6.582 r  CATHODE_OUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.582    CATHODE_OUT[5]
    T11                                                               r  CATHODE_OUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU_U/AVAILABLE_reg/G
                            (positive level-sensitive latch)
  Destination:            AVAILABLE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.516ns  (logic 4.079ns (62.604%)  route 2.437ns (37.396%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          LDCE                         0.000     0.000 r  CU_U/AVAILABLE_reg/G
    SLICE_X5Y92          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  CU_U/AVAILABLE_reg/Q
                         net (fo=1, routed)           2.437     2.996    AVAILABLE_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520     6.516 r  AVAILABLE_OBUF_inst/O
                         net (fo=0)                   0.000     6.516    AVAILABLE
    H17                                                               r  AVAILABLE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_U/CATHODE_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CATHODE_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.324ns  (logic 4.006ns (63.347%)  route 2.318ns (36.653%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE                         0.000     0.000 r  SSD_U/CATHODE_reg[3]/C
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  SSD_U/CATHODE_reg[3]/Q
                         net (fo=1, routed)           2.318     2.774    CATHODE_OUT_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     6.324 r  CATHODE_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.324    CATHODE_OUT[3]
    K13                                                               r  CATHODE_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_U/ANODE_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDPE)
  Destination:            ANODE_OUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.321ns  (logic 4.008ns (63.402%)  route 2.313ns (36.598%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDPE                         0.000     0.000 r  SSD_U/ANODE_reg[3]_lopt_replica_3/C
    SLICE_X0Y90          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  SSD_U/ANODE_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           2.313     2.769    lopt_2
    T14                  OBUF (Prop_obuf_I_O)         3.552     6.321 r  ANODE_OUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.321    ANODE_OUT[5]
    T14                                                               r  ANODE_OUT[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SSD_U/FSM_onehot_CURRENT_DIGIT_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            SSD_U/FSM_onehot_CURRENT_DIGIT_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.164ns (48.344%)  route 0.175ns (51.656%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDPE                         0.000     0.000 r  SSD_U/FSM_onehot_CURRENT_DIGIT_reg[0]/C
    SLICE_X2Y95          FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  SSD_U/FSM_onehot_CURRENT_DIGIT_reg[0]/Q
                         net (fo=12, routed)          0.175     0.339    SSD_U/FSM_onehot_CURRENT_DIGIT_reg_n_0_[0]
    SLICE_X2Y95          FDCE                                         r  SSD_U/FSM_onehot_CURRENT_DIGIT_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_U/FSM_onehot_CURRENT_DIGIT_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            SSD_U/CATHODE_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.209ns (61.061%)  route 0.133ns (38.939%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDPE                         0.000     0.000 r  SSD_U/FSM_onehot_CURRENT_DIGIT_reg[0]/C
    SLICE_X2Y95          FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  SSD_U/FSM_onehot_CURRENT_DIGIT_reg[0]/Q
                         net (fo=12, routed)          0.133     0.297    SSD_U/FSM_onehot_CURRENT_DIGIT_reg_n_0_[0]
    SLICE_X1Y95          LUT6 (Prop_lut6_I0_O)        0.045     0.342 r  SSD_U/CATHODE[7]_i_1/O
                         net (fo=1, routed)           0.000     0.342    SSD_U/CATHODE[7]_i_1_n_0
    SLICE_X1Y95          FDCE                                         r  SSD_U/CATHODE_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_U/FSM_onehot_CURRENT_DIGIT_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SSD_U/ANODE_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.209ns (55.387%)  route 0.168ns (44.613%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE                         0.000     0.000 r  SSD_U/FSM_onehot_CURRENT_DIGIT_reg[1]/C
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  SSD_U/FSM_onehot_CURRENT_DIGIT_reg[1]/Q
                         net (fo=12, routed)          0.168     0.332    SSD_U/FSM_onehot_CURRENT_DIGIT_reg_n_0_[1]
    SLICE_X1Y95          LUT2 (Prop_lut2_I1_O)        0.045     0.377 r  SSD_U/ANODE[2]_i_1/O
                         net (fo=1, routed)           0.000     0.377    SSD_U/ANODE[2]_i_1_n_0
    SLICE_X1Y95          FDPE                                         r  SSD_U/ANODE_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_U/FSM_onehot_CURRENT_DIGIT_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SSD_U/CATHODE_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.209ns (52.475%)  route 0.189ns (47.525%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE                         0.000     0.000 r  SSD_U/FSM_onehot_CURRENT_DIGIT_reg[1]/C
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  SSD_U/FSM_onehot_CURRENT_DIGIT_reg[1]/Q
                         net (fo=12, routed)          0.189     0.353    SSD_U/FSM_onehot_CURRENT_DIGIT_reg_n_0_[1]
    SLICE_X1Y93          LUT6 (Prop_lut6_I5_O)        0.045     0.398 r  SSD_U/CATHODE[3]_i_1/O
                         net (fo=1, routed)           0.000     0.398    SSD_U/CATHODE[3]_i_1_n_0
    SLICE_X1Y93          FDCE                                         r  SSD_U/CATHODE_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_U/FSM_onehot_CURRENT_DIGIT_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SSD_U/FSM_onehot_CURRENT_DIGIT_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.164ns (39.840%)  route 0.248ns (60.160%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE                         0.000     0.000 r  SSD_U/FSM_onehot_CURRENT_DIGIT_reg[2]/C
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  SSD_U/FSM_onehot_CURRENT_DIGIT_reg[2]/Q
                         net (fo=12, routed)          0.248     0.412    SSD_U/FSM_onehot_CURRENT_DIGIT_reg_n_0_[2]
    SLICE_X2Y95          FDPE                                         r  SSD_U/FSM_onehot_CURRENT_DIGIT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_U/FSM_onehot_CURRENT_DIGIT_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SSD_U/CATHODE_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.209ns (50.017%)  route 0.209ns (49.983%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE                         0.000     0.000 r  SSD_U/FSM_onehot_CURRENT_DIGIT_reg[2]/C
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  SSD_U/FSM_onehot_CURRENT_DIGIT_reg[2]/Q
                         net (fo=12, routed)          0.209     0.373    SSD_U/FSM_onehot_CURRENT_DIGIT_reg_n_0_[2]
    SLICE_X1Y93          LUT6 (Prop_lut6_I3_O)        0.045     0.418 r  SSD_U/CATHODE[1]_i_1/O
                         net (fo=1, routed)           0.000     0.418    SSD_U/CATHODE[1]_i_1_n_0
    SLICE_X1Y93          FDCE                                         r  SSD_U/CATHODE_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_U/FSM_onehot_CURRENT_DIGIT_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SSD_U/ANODE_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.209ns (48.679%)  route 0.220ns (51.321%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE                         0.000     0.000 r  SSD_U/FSM_onehot_CURRENT_DIGIT_reg[1]/C
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  SSD_U/FSM_onehot_CURRENT_DIGIT_reg[1]/Q
                         net (fo=12, routed)          0.220     0.384    SSD_U/FSM_onehot_CURRENT_DIGIT_reg_n_0_[1]
    SLICE_X1Y95          LUT2 (Prop_lut2_I0_O)        0.045     0.429 r  SSD_U/ANODE[0]_i_1/O
                         net (fo=1, routed)           0.000     0.429    SSD_U/ANODE[0]_i_1_n_0
    SLICE_X1Y95          FDPE                                         r  SSD_U/ANODE_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_U/FSM_onehot_CURRENT_DIGIT_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SSD_U/CATHODE_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.209ns (47.233%)  route 0.233ns (52.767%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE                         0.000     0.000 r  SSD_U/FSM_onehot_CURRENT_DIGIT_reg[1]/C
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  SSD_U/FSM_onehot_CURRENT_DIGIT_reg[1]/Q
                         net (fo=12, routed)          0.233     0.397    SSD_U/FSM_onehot_CURRENT_DIGIT_reg_n_0_[1]
    SLICE_X1Y93          LUT6 (Prop_lut6_I5_O)        0.045     0.442 r  SSD_U/CATHODE[6]_i_1/O
                         net (fo=1, routed)           0.000     0.442    SSD_U/CATHODE[6]_i_1_n_0
    SLICE_X1Y93          FDCE                                         r  SSD_U/CATHODE_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_U/FSM_onehot_CURRENT_DIGIT_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SSD_U/CATHODE_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.469ns  (logic 0.209ns (44.525%)  route 0.260ns (55.475%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE                         0.000     0.000 r  SSD_U/FSM_onehot_CURRENT_DIGIT_reg[1]/C
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  SSD_U/FSM_onehot_CURRENT_DIGIT_reg[1]/Q
                         net (fo=12, routed)          0.260     0.424    SSD_U/FSM_onehot_CURRENT_DIGIT_reg_n_0_[1]
    SLICE_X1Y92          LUT6 (Prop_lut6_I5_O)        0.045     0.469 r  SSD_U/CATHODE[0]_i_1/O
                         net (fo=1, routed)           0.000     0.469    SSD_U/CATHODE[0]_i_1_n_0
    SLICE_X1Y92          FDCE                                         r  SSD_U/CATHODE_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_U/FSM_onehot_CURRENT_DIGIT_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SSD_U/FSM_onehot_CURRENT_DIGIT_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.474ns  (logic 0.164ns (34.620%)  route 0.310ns (65.380%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE                         0.000     0.000 r  SSD_U/FSM_onehot_CURRENT_DIGIT_reg[1]/C
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  SSD_U/FSM_onehot_CURRENT_DIGIT_reg[1]/Q
                         net (fo=12, routed)          0.310     0.474    SSD_U/FSM_onehot_CURRENT_DIGIT_reg_n_0_[1]
    SLICE_X2Y95          FDCE                                         r  SSD_U/FSM_onehot_CURRENT_DIGIT_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CU_U/FSM_sequential_CURRENT_STATE_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CU_U/INPUT_DIGIT_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.395ns  (logic 0.801ns (33.446%)  route 1.594ns (66.554%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.723     5.326    CU_U/CLK_IBUF_BUFG
    SLICE_X6Y92          FDCE                                         r  CU_U/FSM_sequential_CURRENT_STATE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDCE (Prop_fdce_C_Q)         0.478     5.804 f  CU_U/FSM_sequential_CURRENT_STATE_reg[4]/Q
                         net (fo=12, routed)          1.061     6.865    CU_U/FSM_sequential_CURRENT_STATE_reg_n_0_[4]
    SLICE_X4Y92          LUT4 (Prop_lut4_I2_O)        0.323     7.188 r  CU_U/CUR_POS_reg[1]_i_1/O
                         net (fo=3, routed)           0.533     7.721    CU_U/CUR_POS_reg[1]_i_1_n_0
    SLICE_X5Y93          LDCE                                         r  CU_U/INPUT_DIGIT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU_U/FSM_sequential_CURRENT_STATE_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CU_U/WRITE_ENABLE_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.194ns  (logic 0.801ns (36.504%)  route 1.393ns (63.496%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.723     5.326    CU_U/CLK_IBUF_BUFG
    SLICE_X6Y92          FDCE                                         r  CU_U/FSM_sequential_CURRENT_STATE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDCE (Prop_fdce_C_Q)         0.478     5.804 f  CU_U/FSM_sequential_CURRENT_STATE_reg[4]/Q
                         net (fo=12, routed)          1.054     6.858    CU_U/FSM_sequential_CURRENT_STATE_reg_n_0_[4]
    SLICE_X4Y92          LUT4 (Prop_lut4_I0_O)        0.323     7.181 r  CU_U/WRITE_ENABLE_reg_i_1/O
                         net (fo=1, routed)           0.339     7.520    CU_U/WRITE_ENABLE_reg_i_1_n_0
    SLICE_X5Y93          LDCE                                         r  CU_U/WRITE_ENABLE_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU_U/FSM_sequential_CURRENT_STATE_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CU_U/AVAILABLE_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.971ns  (logic 0.671ns (34.043%)  route 1.300ns (65.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.723     5.326    CU_U/CLK_IBUF_BUFG
    SLICE_X6Y92          FDCE                                         r  CU_U/FSM_sequential_CURRENT_STATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  CU_U/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=7, routed)           0.819     6.663    CU_U/CURRENT_STATE[3]
    SLICE_X6Y92          LUT2 (Prop_lut2_I0_O)        0.153     6.816 r  CU_U/AVAILABLE_reg_i_1/O
                         net (fo=1, routed)           0.481     7.297    CU_U/AVAILABLE_reg_i_1_n_0
    SLICE_X5Y92          LDCE                                         r  CU_U/AVAILABLE_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EU_U/S_SSD_OUT_reg[2][4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_U/CATHODE_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.727ns  (logic 0.642ns (37.165%)  route 1.085ns (62.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.725     5.328    EU_U/CLK_IBUF_BUFG
    SLICE_X2Y94          FDPE                                         r  EU_U/S_SSD_OUT_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDPE (Prop_fdpe_C_Q)         0.518     5.846 r  EU_U/S_SSD_OUT_reg[2][4]/Q
                         net (fo=1, routed)           1.085     6.931    SSD_U/CATHODE_reg[7]_1[4]
    SLICE_X1Y92          LUT6 (Prop_lut6_I2_O)        0.124     7.055 r  SSD_U/CATHODE[4]_i_1/O
                         net (fo=1, routed)           0.000     7.055    SSD_U/CATHODE[4]_i_1_n_0
    SLICE_X1Y92          FDCE                                         r  SSD_U/CATHODE_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU_U/FSM_sequential_CURRENT_STATE_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CU_U/RST_DIGIT_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.701ns  (logic 0.580ns (34.099%)  route 1.121ns (65.901%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.723     5.326    CU_U/CLK_IBUF_BUFG
    SLICE_X4Y92          FDCE                                         r  CU_U/FSM_sequential_CURRENT_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  CU_U/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=12, routed)          0.743     6.524    CU_U/FSM_sequential_CURRENT_STATE_reg_n_0_[2]
    SLICE_X5Y92          LUT3 (Prop_lut3_I0_O)        0.124     6.648 r  CU_U/RST_DIGIT_reg_i_1/O
                         net (fo=1, routed)           0.378     7.027    CU_U/RST_DIGIT_reg_i_1_n_0
    SLICE_X5Y92          LDCE                                         r  CU_U/RST_DIGIT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EU_U/S_SSD_OUT_reg[1][7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_U/CATHODE_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.653ns  (logic 0.718ns (43.444%)  route 0.935ns (56.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.725     5.328    EU_U/CLK_IBUF_BUFG
    SLICE_X3Y93          FDPE                                         r  EU_U/S_SSD_OUT_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDPE (Prop_fdpe_C_Q)         0.419     5.747 r  EU_U/S_SSD_OUT_reg[1][7]/Q
                         net (fo=1, routed)           0.935     6.681    SSD_U/CATHODE_reg[7]_2[7]
    SLICE_X1Y95          LUT6 (Prop_lut6_I4_O)        0.299     6.980 r  SSD_U/CATHODE[7]_i_1/O
                         net (fo=1, routed)           0.000     6.980    SSD_U/CATHODE[7]_i_1_n_0
    SLICE_X1Y95          FDCE                                         r  SSD_U/CATHODE_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU_U/FSM_sequential_CURRENT_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CU_U/LOAD_CODE_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.477ns  (logic 0.608ns (41.154%)  route 0.869ns (58.846%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.723     5.326    CU_U/CLK_IBUF_BUFG
    SLICE_X4Y92          FDCE                                         r  CU_U/FSM_sequential_CURRENT_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  CU_U/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=13, routed)          0.869     6.651    CU_U/FSM_sequential_CURRENT_STATE_reg_n_0_[1]
    SLICE_X5Y92          LUT4 (Prop_lut4_I1_O)        0.152     6.803 r  CU_U/LOAD_CODE_reg_i_1/O
                         net (fo=1, routed)           0.000     6.803    CU_U/LOAD_CODE_reg_i_1_n_0
    SLICE_X5Y92          LDCE                                         r  CU_U/LOAD_CODE_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EU_U/S_SSD_OUT_reg[0][5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_U/CATHODE_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.442ns  (logic 0.642ns (44.516%)  route 0.800ns (55.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.724     5.327    EU_U/CLK_IBUF_BUFG
    SLICE_X2Y92          FDPE                                         r  EU_U/S_SSD_OUT_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDPE (Prop_fdpe_C_Q)         0.518     5.845 r  EU_U/S_SSD_OUT_reg[0][5]/Q
                         net (fo=1, routed)           0.800     6.645    SSD_U/CATHODE_reg[7]_0[5]
    SLICE_X1Y92          LUT6 (Prop_lut6_I1_O)        0.124     6.769 r  SSD_U/CATHODE[5]_i_1/O
                         net (fo=1, routed)           0.000     6.769    SSD_U/CATHODE[5]_i_1_n_0
    SLICE_X1Y92          FDCE                                         r  SSD_U/CATHODE_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EU_U/S_SSD_OUT_reg[2][2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_U/CATHODE_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.439ns  (logic 0.642ns (44.602%)  route 0.797ns (55.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.725     5.328    EU_U/CLK_IBUF_BUFG
    SLICE_X2Y94          FDPE                                         r  EU_U/S_SSD_OUT_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDPE (Prop_fdpe_C_Q)         0.518     5.846 r  EU_U/S_SSD_OUT_reg[2][2]/Q
                         net (fo=1, routed)           0.797     6.643    SSD_U/CATHODE_reg[7]_1[2]
    SLICE_X1Y93          LUT6 (Prop_lut6_I2_O)        0.124     6.767 r  SSD_U/CATHODE[2]_i_1/O
                         net (fo=1, routed)           0.000     6.767    SSD_U/CATHODE[2]_i_1_n_0
    SLICE_X1Y93          FDCE                                         r  SSD_U/CATHODE_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EU_U/S_SSD_OUT_reg[0][1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_U/CATHODE_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.432ns  (logic 0.642ns (44.827%)  route 0.790ns (55.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.725     5.328    EU_U/CLK_IBUF_BUFG
    SLICE_X2Y93          FDPE                                         r  EU_U/S_SSD_OUT_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDPE (Prop_fdpe_C_Q)         0.518     5.846 r  EU_U/S_SSD_OUT_reg[0][1]/Q
                         net (fo=1, routed)           0.790     6.636    SSD_U/CATHODE_reg[7]_0[1]
    SLICE_X1Y93          LUT6 (Prop_lut6_I1_O)        0.124     6.760 r  SSD_U/CATHODE[1]_i_1/O
                         net (fo=1, routed)           0.000     6.760    SSD_U/CATHODE[1]_i_1_n_0
    SLICE_X1Y93          FDCE                                         r  SSD_U/CATHODE_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EU_U/S_SSD_OUT_reg[0][2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_U/CATHODE_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.209ns (68.711%)  route 0.095ns (31.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.604     1.523    EU_U/CLK_IBUF_BUFG
    SLICE_X2Y93          FDPE                                         r  EU_U/S_SSD_OUT_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDPE (Prop_fdpe_C_Q)         0.164     1.687 r  EU_U/S_SSD_OUT_reg[0][2]/Q
                         net (fo=1, routed)           0.095     1.783    SSD_U/CATHODE_reg[7]_0[2]
    SLICE_X1Y93          LUT6 (Prop_lut6_I1_O)        0.045     1.828 r  SSD_U/CATHODE[2]_i_1/O
                         net (fo=1, routed)           0.000     1.828    SSD_U/CATHODE[2]_i_1_n_0
    SLICE_X1Y93          FDCE                                         r  SSD_U/CATHODE_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EU_U/S_SSD_OUT_reg[1][0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_U/CATHODE_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.186ns (59.582%)  route 0.126ns (40.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.604     1.523    EU_U/CLK_IBUF_BUFG
    SLICE_X3Y93          FDPE                                         r  EU_U/S_SSD_OUT_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDPE (Prop_fdpe_C_Q)         0.141     1.664 r  EU_U/S_SSD_OUT_reg[1][0]/Q
                         net (fo=1, routed)           0.126     1.791    SSD_U/CATHODE_reg[7]_2[0]
    SLICE_X1Y92          LUT6 (Prop_lut6_I4_O)        0.045     1.836 r  SSD_U/CATHODE[0]_i_1/O
                         net (fo=1, routed)           0.000     1.836    SSD_U/CATHODE[0]_i_1_n_0
    SLICE_X1Y92          FDCE                                         r  SSD_U/CATHODE_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EU_U/S_SSD_OUT_reg[1][1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_U/CATHODE_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.186ns (59.582%)  route 0.126ns (40.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.604     1.523    EU_U/CLK_IBUF_BUFG
    SLICE_X3Y93          FDPE                                         r  EU_U/S_SSD_OUT_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDPE (Prop_fdpe_C_Q)         0.141     1.664 r  EU_U/S_SSD_OUT_reg[1][1]/Q
                         net (fo=1, routed)           0.126     1.791    SSD_U/CATHODE_reg[7]_2[1]
    SLICE_X1Y93          LUT6 (Prop_lut6_I4_O)        0.045     1.836 r  SSD_U/CATHODE[1]_i_1/O
                         net (fo=1, routed)           0.000     1.836    SSD_U/CATHODE[1]_i_1_n_0
    SLICE_X1Y93          FDCE                                         r  SSD_U/CATHODE_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EU_U/S_SSD_OUT_reg[0][3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_U/CATHODE_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.209ns (62.170%)  route 0.127ns (37.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.604     1.523    EU_U/CLK_IBUF_BUFG
    SLICE_X2Y93          FDPE                                         r  EU_U/S_SSD_OUT_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDPE (Prop_fdpe_C_Q)         0.164     1.687 r  EU_U/S_SSD_OUT_reg[0][3]/Q
                         net (fo=1, routed)           0.127     1.815    SSD_U/CATHODE_reg[7]_0[3]
    SLICE_X1Y93          LUT6 (Prop_lut6_I1_O)        0.045     1.860 r  SSD_U/CATHODE[3]_i_1/O
                         net (fo=1, routed)           0.000     1.860    SSD_U/CATHODE[3]_i_1_n_0
    SLICE_X1Y93          FDCE                                         r  SSD_U/CATHODE_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU_U/FSM_sequential_CURRENT_STATE_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CU_U/CUR_POS_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.141ns (39.882%)  route 0.213ns (60.118%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.602     1.521    CU_U/CLK_IBUF_BUFG
    SLICE_X4Y92          FDCE                                         r  CU_U/FSM_sequential_CURRENT_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  CU_U/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=12, routed)          0.213     1.875    CU_U/FSM_sequential_CURRENT_STATE_reg_n_0_[2]
    SLICE_X3Y94          LDCE                                         r  CU_U/CUR_POS_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EU_U/S_SSD_OUT_reg[2][6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_U/CATHODE_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.795%)  route 0.173ns (48.205%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.603     1.522    EU_U/CLK_IBUF_BUFG
    SLICE_X4Y93          FDPE                                         r  EU_U/S_SSD_OUT_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDPE (Prop_fdpe_C_Q)         0.141     1.663 r  EU_U/S_SSD_OUT_reg[2][6]/Q
                         net (fo=1, routed)           0.173     1.836    SSD_U/CATHODE_reg[7]_1[6]
    SLICE_X1Y93          LUT6 (Prop_lut6_I2_O)        0.045     1.881 r  SSD_U/CATHODE[6]_i_1/O
                         net (fo=1, routed)           0.000     1.881    SSD_U/CATHODE[6]_i_1_n_0
    SLICE_X1Y93          FDCE                                         r  SSD_U/CATHODE_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU_U/FSM_sequential_CURRENT_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CU_U/CUR_POS_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.141ns (36.815%)  route 0.242ns (63.185%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.602     1.521    CU_U/CLK_IBUF_BUFG
    SLICE_X4Y92          FDCE                                         r  CU_U/FSM_sequential_CURRENT_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  CU_U/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=13, routed)          0.242     1.904    CU_U/FSM_sequential_CURRENT_STATE_reg_n_0_[1]
    SLICE_X3Y94          LDCE                                         r  CU_U/CUR_POS_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EU_U/S_SSD_OUT_reg[0][4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_U/CATHODE_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.209ns (53.823%)  route 0.179ns (46.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.603     1.522    EU_U/CLK_IBUF_BUFG
    SLICE_X2Y92          FDPE                                         r  EU_U/S_SSD_OUT_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDPE (Prop_fdpe_C_Q)         0.164     1.686 r  EU_U/S_SSD_OUT_reg[0][4]/Q
                         net (fo=1, routed)           0.179     1.866    SSD_U/CATHODE_reg[7]_0[4]
    SLICE_X1Y92          LUT6 (Prop_lut6_I1_O)        0.045     1.911 r  SSD_U/CATHODE[4]_i_1/O
                         net (fo=1, routed)           0.000     1.911    SSD_U/CATHODE[4]_i_1_n_0
    SLICE_X1Y92          FDCE                                         r  SSD_U/CATHODE_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EU_U/S_SSD_OUT_reg[2][7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_U/CATHODE_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.209ns (53.533%)  route 0.181ns (46.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.604     1.523    EU_U/CLK_IBUF_BUFG
    SLICE_X2Y94          FDPE                                         r  EU_U/S_SSD_OUT_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDPE (Prop_fdpe_C_Q)         0.164     1.687 r  EU_U/S_SSD_OUT_reg[2][7]/Q
                         net (fo=1, routed)           0.181     1.869    SSD_U/CATHODE_reg[7]_1[7]
    SLICE_X1Y95          LUT6 (Prop_lut6_I2_O)        0.045     1.914 r  SSD_U/CATHODE[7]_i_1/O
                         net (fo=1, routed)           0.000     1.914    SSD_U/CATHODE[7]_i_1_n_0
    SLICE_X1Y95          FDCE                                         r  SSD_U/CATHODE_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU_U/FSM_sequential_CURRENT_STATE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CU_U/LOAD_CODE_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.213ns (53.034%)  route 0.189ns (46.966%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.602     1.521    CU_U/CLK_IBUF_BUFG
    SLICE_X6Y92          FDCE                                         r  CU_U/FSM_sequential_CURRENT_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDCE (Prop_fdce_C_Q)         0.164     1.685 r  CU_U/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=11, routed)          0.189     1.874    CU_U/CURRENT_STATE[0]
    SLICE_X5Y92          LUT4 (Prop_lut4_I2_O)        0.049     1.923 r  CU_U/LOAD_CODE_reg_i_1/O
                         net (fo=1, routed)           0.000     1.923    CU_U/LOAD_CODE_reg_i_1_n_0
    SLICE_X5Y92          LDCE                                         r  CU_U/LOAD_CODE_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           142 Endpoints
Min Delay           142 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            EU_U/TEMP_DIGIT_VALUE_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.335ns  (logic 1.602ns (36.949%)  route 2.733ns (63.051%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RST_IBUF_inst/O
                         net (fo=82, routed)          2.248     3.726    CU_U/AS[0]
    SLICE_X5Y92          LUT2 (Prop_lut2_I0_O)        0.124     3.850 f  CU_U/TEMP_DIGIT_VALUE[3]_i_3/O
                         net (fo=4, routed)           0.485     4.335    EU_U/AR[0]
    SLICE_X4Y94          FDCE                                         f  EU_U/TEMP_DIGIT_VALUE_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.603     5.026    EU_U/CLK_IBUF_BUFG
    SLICE_X4Y94          FDCE                                         r  EU_U/TEMP_DIGIT_VALUE_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            EU_U/TEMP_DIGIT_VALUE_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.335ns  (logic 1.602ns (36.949%)  route 2.733ns (63.051%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RST_IBUF_inst/O
                         net (fo=82, routed)          2.248     3.726    CU_U/AS[0]
    SLICE_X5Y92          LUT2 (Prop_lut2_I0_O)        0.124     3.850 f  CU_U/TEMP_DIGIT_VALUE[3]_i_3/O
                         net (fo=4, routed)           0.485     4.335    EU_U/AR[0]
    SLICE_X4Y94          FDCE                                         f  EU_U/TEMP_DIGIT_VALUE_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.603     5.026    EU_U/CLK_IBUF_BUFG
    SLICE_X4Y94          FDCE                                         r  EU_U/TEMP_DIGIT_VALUE_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            EU_U/TEMP_DIGIT_VALUE_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.335ns  (logic 1.602ns (36.949%)  route 2.733ns (63.051%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RST_IBUF_inst/O
                         net (fo=82, routed)          2.248     3.726    CU_U/AS[0]
    SLICE_X5Y92          LUT2 (Prop_lut2_I0_O)        0.124     3.850 f  CU_U/TEMP_DIGIT_VALUE[3]_i_3/O
                         net (fo=4, routed)           0.485     4.335    EU_U/AR[0]
    SLICE_X4Y94          FDCE                                         f  EU_U/TEMP_DIGIT_VALUE_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.603     5.026    EU_U/CLK_IBUF_BUFG
    SLICE_X4Y94          FDCE                                         r  EU_U/TEMP_DIGIT_VALUE_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            EU_U/TEMP_DIGIT_VALUE_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.335ns  (logic 1.602ns (36.949%)  route 2.733ns (63.051%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RST_IBUF_inst/O
                         net (fo=82, routed)          2.248     3.726    CU_U/AS[0]
    SLICE_X5Y92          LUT2 (Prop_lut2_I0_O)        0.124     3.850 f  CU_U/TEMP_DIGIT_VALUE[3]_i_3/O
                         net (fo=4, routed)           0.485     4.335    EU_U/AR[0]
    SLICE_X4Y94          FDCE                                         f  EU_U/TEMP_DIGIT_VALUE_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.603     5.026    EU_U/CLK_IBUF_BUFG
    SLICE_X4Y94          FDCE                                         r  EU_U/TEMP_DIGIT_VALUE_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            CLK_U/COUNT_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.828ns  (logic 1.478ns (38.603%)  route 2.350ns (61.397%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RST_IBUF_inst/O
                         net (fo=82, routed)          2.350     3.828    CLK_U/AS[0]
    SLICE_X3Y97          FDCE                                         f  CLK_U/COUNT_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.606     5.029    CLK_U/CLK_IBUF_BUFG
    SLICE_X3Y97          FDCE                                         r  CLK_U/COUNT_reg[29]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            CLK_U/COUNT_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.828ns  (logic 1.478ns (38.603%)  route 2.350ns (61.397%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RST_IBUF_inst/O
                         net (fo=82, routed)          2.350     3.828    CLK_U/AS[0]
    SLICE_X3Y97          FDCE                                         f  CLK_U/COUNT_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.606     5.029    CLK_U/CLK_IBUF_BUFG
    SLICE_X3Y97          FDCE                                         r  CLK_U/COUNT_reg[30]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            CLK_U/COUNT_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.828ns  (logic 1.478ns (38.603%)  route 2.350ns (61.397%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RST_IBUF_inst/O
                         net (fo=82, routed)          2.350     3.828    CLK_U/AS[0]
    SLICE_X3Y97          FDCE                                         f  CLK_U/COUNT_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.606     5.029    CLK_U/CLK_IBUF_BUFG
    SLICE_X3Y97          FDCE                                         r  CLK_U/COUNT_reg[31]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            CU_U/FSM_sequential_CURRENT_STATE_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.718ns  (logic 1.478ns (39.745%)  route 2.240ns (60.255%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RST_IBUF_inst/O
                         net (fo=82, routed)          2.240     3.718    CU_U/AS[0]
    SLICE_X6Y92          FDCE                                         f  CU_U/FSM_sequential_CURRENT_STATE_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.602     5.025    CU_U/CLK_IBUF_BUFG
    SLICE_X6Y92          FDCE                                         r  CU_U/FSM_sequential_CURRENT_STATE_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            CU_U/FSM_sequential_CURRENT_STATE_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.718ns  (logic 1.478ns (39.745%)  route 2.240ns (60.255%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RST_IBUF_inst/O
                         net (fo=82, routed)          2.240     3.718    CU_U/AS[0]
    SLICE_X6Y92          FDCE                                         f  CU_U/FSM_sequential_CURRENT_STATE_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.602     5.025    CU_U/CLK_IBUF_BUFG
    SLICE_X6Y92          FDCE                                         r  CU_U/FSM_sequential_CURRENT_STATE_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            CU_U/FSM_sequential_CURRENT_STATE_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.718ns  (logic 1.478ns (39.745%)  route 2.240ns (60.255%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RST_IBUF_inst/O
                         net (fo=82, routed)          2.240     3.718    CU_U/AS[0]
    SLICE_X6Y92          FDCE                                         f  CU_U/FSM_sequential_CURRENT_STATE_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.602     5.025    CU_U/CLK_IBUF_BUFG
    SLICE_X6Y92          FDCE                                         r  CU_U/FSM_sequential_CURRENT_STATE_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CU_U/WRITE_ENABLE_reg/G
                            (positive level-sensitive latch)
  Destination:            EU_U/S_SSD_OUT_reg[1][0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.498ns  (logic 0.203ns (40.772%)  route 0.295ns (59.228%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          LDCE                         0.000     0.000 r  CU_U/WRITE_ENABLE_reg/G
    SLICE_X5Y93          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  CU_U/WRITE_ENABLE_reg/Q
                         net (fo=14, routed)          0.184     0.342    CU_U/WE_IN
    SLICE_X3Y94          LUT3 (Prop_lut3_I2_O)        0.045     0.387 r  CU_U/S_SSD_OUT[1][7]_i_1/O
                         net (fo=8, routed)           0.111     0.498    EU_U/S_SSD_OUT_reg[1][7]_1[0]
    SLICE_X3Y93          FDPE                                         r  EU_U/S_SSD_OUT_reg[1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.877     2.042    EU_U/CLK_IBUF_BUFG
    SLICE_X3Y93          FDPE                                         r  EU_U/S_SSD_OUT_reg[1][0]/C

Slack:                    inf
  Source:                 CU_U/WRITE_ENABLE_reg/G
                            (positive level-sensitive latch)
  Destination:            EU_U/S_SSD_OUT_reg[1][1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.498ns  (logic 0.203ns (40.772%)  route 0.295ns (59.228%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          LDCE                         0.000     0.000 r  CU_U/WRITE_ENABLE_reg/G
    SLICE_X5Y93          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  CU_U/WRITE_ENABLE_reg/Q
                         net (fo=14, routed)          0.184     0.342    CU_U/WE_IN
    SLICE_X3Y94          LUT3 (Prop_lut3_I2_O)        0.045     0.387 r  CU_U/S_SSD_OUT[1][7]_i_1/O
                         net (fo=8, routed)           0.111     0.498    EU_U/S_SSD_OUT_reg[1][7]_1[0]
    SLICE_X3Y93          FDPE                                         r  EU_U/S_SSD_OUT_reg[1][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.877     2.042    EU_U/CLK_IBUF_BUFG
    SLICE_X3Y93          FDPE                                         r  EU_U/S_SSD_OUT_reg[1][1]/C

Slack:                    inf
  Source:                 CU_U/WRITE_ENABLE_reg/G
                            (positive level-sensitive latch)
  Destination:            EU_U/S_SSD_OUT_reg[1][2]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.498ns  (logic 0.203ns (40.772%)  route 0.295ns (59.228%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          LDCE                         0.000     0.000 r  CU_U/WRITE_ENABLE_reg/G
    SLICE_X5Y93          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  CU_U/WRITE_ENABLE_reg/Q
                         net (fo=14, routed)          0.184     0.342    CU_U/WE_IN
    SLICE_X3Y94          LUT3 (Prop_lut3_I2_O)        0.045     0.387 r  CU_U/S_SSD_OUT[1][7]_i_1/O
                         net (fo=8, routed)           0.111     0.498    EU_U/S_SSD_OUT_reg[1][7]_1[0]
    SLICE_X3Y93          FDPE                                         r  EU_U/S_SSD_OUT_reg[1][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.877     2.042    EU_U/CLK_IBUF_BUFG
    SLICE_X3Y93          FDPE                                         r  EU_U/S_SSD_OUT_reg[1][2]/C

Slack:                    inf
  Source:                 CU_U/WRITE_ENABLE_reg/G
                            (positive level-sensitive latch)
  Destination:            EU_U/S_SSD_OUT_reg[1][3]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.498ns  (logic 0.203ns (40.772%)  route 0.295ns (59.228%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          LDCE                         0.000     0.000 r  CU_U/WRITE_ENABLE_reg/G
    SLICE_X5Y93          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  CU_U/WRITE_ENABLE_reg/Q
                         net (fo=14, routed)          0.184     0.342    CU_U/WE_IN
    SLICE_X3Y94          LUT3 (Prop_lut3_I2_O)        0.045     0.387 r  CU_U/S_SSD_OUT[1][7]_i_1/O
                         net (fo=8, routed)           0.111     0.498    EU_U/S_SSD_OUT_reg[1][7]_1[0]
    SLICE_X3Y93          FDPE                                         r  EU_U/S_SSD_OUT_reg[1][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.877     2.042    EU_U/CLK_IBUF_BUFG
    SLICE_X3Y93          FDPE                                         r  EU_U/S_SSD_OUT_reg[1][3]/C

Slack:                    inf
  Source:                 CU_U/WRITE_ENABLE_reg/G
                            (positive level-sensitive latch)
  Destination:            EU_U/S_SSD_OUT_reg[1][4]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.498ns  (logic 0.203ns (40.772%)  route 0.295ns (59.228%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          LDCE                         0.000     0.000 r  CU_U/WRITE_ENABLE_reg/G
    SLICE_X5Y93          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  CU_U/WRITE_ENABLE_reg/Q
                         net (fo=14, routed)          0.184     0.342    CU_U/WE_IN
    SLICE_X3Y94          LUT3 (Prop_lut3_I2_O)        0.045     0.387 r  CU_U/S_SSD_OUT[1][7]_i_1/O
                         net (fo=8, routed)           0.111     0.498    EU_U/S_SSD_OUT_reg[1][7]_1[0]
    SLICE_X3Y93          FDPE                                         r  EU_U/S_SSD_OUT_reg[1][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.877     2.042    EU_U/CLK_IBUF_BUFG
    SLICE_X3Y93          FDPE                                         r  EU_U/S_SSD_OUT_reg[1][4]/C

Slack:                    inf
  Source:                 CU_U/WRITE_ENABLE_reg/G
                            (positive level-sensitive latch)
  Destination:            EU_U/S_SSD_OUT_reg[1][5]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.498ns  (logic 0.203ns (40.772%)  route 0.295ns (59.228%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          LDCE                         0.000     0.000 r  CU_U/WRITE_ENABLE_reg/G
    SLICE_X5Y93          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  CU_U/WRITE_ENABLE_reg/Q
                         net (fo=14, routed)          0.184     0.342    CU_U/WE_IN
    SLICE_X3Y94          LUT3 (Prop_lut3_I2_O)        0.045     0.387 r  CU_U/S_SSD_OUT[1][7]_i_1/O
                         net (fo=8, routed)           0.111     0.498    EU_U/S_SSD_OUT_reg[1][7]_1[0]
    SLICE_X3Y93          FDPE                                         r  EU_U/S_SSD_OUT_reg[1][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.877     2.042    EU_U/CLK_IBUF_BUFG
    SLICE_X3Y93          FDPE                                         r  EU_U/S_SSD_OUT_reg[1][5]/C

Slack:                    inf
  Source:                 CU_U/WRITE_ENABLE_reg/G
                            (positive level-sensitive latch)
  Destination:            EU_U/S_SSD_OUT_reg[1][6]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.498ns  (logic 0.203ns (40.772%)  route 0.295ns (59.228%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          LDCE                         0.000     0.000 r  CU_U/WRITE_ENABLE_reg/G
    SLICE_X5Y93          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  CU_U/WRITE_ENABLE_reg/Q
                         net (fo=14, routed)          0.184     0.342    CU_U/WE_IN
    SLICE_X3Y94          LUT3 (Prop_lut3_I2_O)        0.045     0.387 r  CU_U/S_SSD_OUT[1][7]_i_1/O
                         net (fo=8, routed)           0.111     0.498    EU_U/S_SSD_OUT_reg[1][7]_1[0]
    SLICE_X3Y93          FDPE                                         r  EU_U/S_SSD_OUT_reg[1][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.877     2.042    EU_U/CLK_IBUF_BUFG
    SLICE_X3Y93          FDPE                                         r  EU_U/S_SSD_OUT_reg[1][6]/C

Slack:                    inf
  Source:                 CU_U/WRITE_ENABLE_reg/G
                            (positive level-sensitive latch)
  Destination:            EU_U/S_SSD_OUT_reg[1][7]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.498ns  (logic 0.203ns (40.772%)  route 0.295ns (59.228%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          LDCE                         0.000     0.000 r  CU_U/WRITE_ENABLE_reg/G
    SLICE_X5Y93          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  CU_U/WRITE_ENABLE_reg/Q
                         net (fo=14, routed)          0.184     0.342    CU_U/WE_IN
    SLICE_X3Y94          LUT3 (Prop_lut3_I2_O)        0.045     0.387 r  CU_U/S_SSD_OUT[1][7]_i_1/O
                         net (fo=8, routed)           0.111     0.498    EU_U/S_SSD_OUT_reg[1][7]_1[0]
    SLICE_X3Y93          FDPE                                         r  EU_U/S_SSD_OUT_reg[1][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.877     2.042    EU_U/CLK_IBUF_BUFG
    SLICE_X3Y93          FDPE                                         r  EU_U/S_SSD_OUT_reg[1][7]/C

Slack:                    inf
  Source:                 CU_U/WRITE_ENABLE_reg/G
                            (positive level-sensitive latch)
  Destination:            EU_U/S_SSD_OUT_reg[1][1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.518ns  (logic 0.203ns (39.221%)  route 0.315ns (60.779%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          LDCE                         0.000     0.000 r  CU_U/WRITE_ENABLE_reg/G
    SLICE_X5Y93          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  CU_U/WRITE_ENABLE_reg/Q
                         net (fo=14, routed)          0.185     0.343    EU_U/WE_IN
    SLICE_X3Y94          LUT5 (Prop_lut5_I0_O)        0.045     0.388 r  EU_U/S_SSD_OUT[0][1]_i_1/O
                         net (fo=3, routed)           0.130     0.518    EU_U/S_SSD_OUT[0][1]_i_1_n_0
    SLICE_X3Y93          FDPE                                         r  EU_U/S_SSD_OUT_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.877     2.042    EU_U/CLK_IBUF_BUFG
    SLICE_X3Y93          FDPE                                         r  EU_U/S_SSD_OUT_reg[1][1]/C

Slack:                    inf
  Source:                 CU_U/WRITE_ENABLE_reg/G
                            (positive level-sensitive latch)
  Destination:            EU_U/S_SSD_OUT_reg[2][0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.521ns  (logic 0.206ns (39.502%)  route 0.315ns (60.498%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          LDCE                         0.000     0.000 r  CU_U/WRITE_ENABLE_reg/G
    SLICE_X5Y93          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  CU_U/WRITE_ENABLE_reg/Q
                         net (fo=14, routed)          0.184     0.342    CU_U/WE_IN
    SLICE_X3Y94          LUT3 (Prop_lut3_I2_O)        0.048     0.390 r  CU_U/S_SSD_OUT[2][7]_i_1/O
                         net (fo=8, routed)           0.132     0.521    EU_U/S_SSD_OUT_reg[2][7]_1[0]
    SLICE_X4Y93          FDPE                                         r  EU_U/S_SSD_OUT_reg[2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.874     2.039    EU_U/CLK_IBUF_BUFG
    SLICE_X4Y93          FDPE                                         r  EU_U/S_SSD_OUT_reg[2][0]/C





