// Seed: 2995116992
module module_0 (
    output wand id_0,
    input tri id_1,
    input wand id_2#(
        .id_5 (-1),
        .id_6 (1),
        .id_7 (1),
        .id_8 (1),
        .id_9 (1'h0),
        .id_10(1),
        .id_11(1 - 1)
    ),
    output supply0 id_3
);
  assign id_6 = id_8;
  assign module_1.id_15 = 0;
endmodule
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    input wire id_2,
    input uwire id_3,
    input wire id_4,
    input wand module_1,
    output tri0 id_6,
    output wor id_7,
    input tri0 id_8,
    output wand id_9,
    input wand id_10,
    input tri0 id_11,
    input tri0 id_12,
    input supply1 id_13,
    output tri0 id_14,
    output tri0 id_15,
    input tri1 id_16,
    input tri0 id_17,
    input wand id_18
);
  wire id_20, id_21;
  logic id_22 = -1'b0;
  module_0 modCall_1 (
      id_7,
      id_13,
      id_2,
      id_9
  );
endmodule
