{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716089588508 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716089588514 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 15:33:08 2024 " "Processing started: Sun May 19 15:33:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716089588514 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716089588514 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ReCOP -c ReCOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off ReCOP -c ReCOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716089588514 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716089589348 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716089589348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/various_constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file selected vhdl source design files/various_constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 various_constants " "Found design unit 1: various_constants" {  } { { "Selected VHDL source design files/various_constants.vhd" "" { Text "C:/Users/brian/Documents/701_project/Selected VHDL source design files/various_constants.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716089597015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers-beh " "Found design unit 1: registers-beh" {  } { { "Selected VHDL source design files/registers.vhd" "" { Text "C:/Users/brian/Documents/701_project/Selected VHDL source design files/registers.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597021 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "Selected VHDL source design files/registers.vhd" "" { Text "C:/Users/brian/Documents/701_project/Selected VHDL source design files/registers.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716089597021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerfile-SYN " "Found design unit 1: registerfile-SYN" {  } { { "Selected VHDL source design files/registerfile.vhd" "" { Text "C:/Users/brian/Documents/701_project/Selected VHDL source design files/registerfile.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597027 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "Selected VHDL source design files/registerfile.vhd" "" { Text "C:/Users/brian/Documents/701_project/Selected VHDL source design files/registerfile.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716089597027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-beh " "Found design unit 1: regfile-beh" {  } { { "Selected VHDL source design files/regfile.vhd" "" { Text "C:/Users/brian/Documents/701_project/Selected VHDL source design files/regfile.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597033 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "Selected VHDL source design files/regfile.vhd" "" { Text "C:/Users/brian/Documents/701_project/Selected VHDL source design files/regfile.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716089597033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/recop_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file selected vhdl source design files/recop_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recop_types " "Found design unit 1: recop_types" {  } { { "Selected VHDL source design files/recop_types.vhd" "" { Text "C:/Users/brian/Documents/701_project/Selected VHDL source design files/recop_types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716089597039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/recop_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/recop_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recop_pll-SYN " "Found design unit 1: recop_pll-SYN" {  } { { "Selected VHDL source design files/recop_pll.vhd" "" { Text "C:/Users/brian/Documents/701_project/Selected VHDL source design files/recop_pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597046 ""} { "Info" "ISGN_ENTITY_NAME" "1 recop_pll " "Found entity 1: recop_pll" {  } { { "Selected VHDL source design files/recop_pll.vhd" "" { Text "C:/Users/brian/Documents/701_project/Selected VHDL source design files/recop_pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716089597046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/prog_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/prog_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prog_mem-SYN " "Found design unit 1: prog_mem-SYN" {  } { { "Selected VHDL source design files/prog_mem.vhd" "" { Text "C:/Users/brian/Documents/701_project/Selected VHDL source design files/prog_mem.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597051 ""} { "Info" "ISGN_ENTITY_NAME" "1 prog_mem " "Found entity 1: prog_mem" {  } { { "Selected VHDL source design files/prog_mem.vhd" "" { Text "C:/Users/brian/Documents/701_project/Selected VHDL source design files/prog_mem.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716089597051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "Selected VHDL source design files/pll.vhd" "" { Text "C:/Users/brian/Documents/701_project/Selected VHDL source design files/pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597058 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "Selected VHDL source design files/pll.vhd" "" { Text "C:/Users/brian/Documents/701_project/Selected VHDL source design files/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716089597058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/opcodes.vhd 1 0 " "Found 1 design units, including 0 entities, in source file selected vhdl source design files/opcodes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opcodes " "Found design unit 1: opcodes" {  } { { "Selected VHDL source design files/opcodes.vhd" "" { Text "C:/Users/brian/Documents/701_project/Selected VHDL source design files/opcodes.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716089597063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/memory_model.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/memory_model.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-beh " "Found design unit 1: memory-beh" {  } { { "Selected VHDL source design files/memory_model.vhd" "" { Text "C:/Users/brian/Documents/701_project/Selected VHDL source design files/memory_model.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597068 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "Selected VHDL source design files/memory_model.vhd" "" { Text "C:/Users/brian/Documents/701_project/Selected VHDL source design files/memory_model.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716089597068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/memory_arbiter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/memory_arbiter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_arbiter-behaviour " "Found design unit 1: memory_arbiter-behaviour" {  } { { "Selected VHDL source design files/memory_arbiter.vhd" "" { Text "C:/Users/brian/Documents/701_project/Selected VHDL source design files/memory_arbiter.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597074 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_arbiter " "Found entity 1: memory_arbiter" {  } { { "Selected VHDL source design files/memory_arbiter.vhd" "" { Text "C:/Users/brian/Documents/701_project/Selected VHDL source design files/memory_arbiter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716089597074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-SYN " "Found design unit 1: data_mem-SYN" {  } { { "Selected VHDL source design files/data_mem.vhd" "" { Text "C:/Users/brian/Documents/701_project/Selected VHDL source design files/data_mem.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597080 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "Selected VHDL source design files/data_mem.vhd" "" { Text "C:/Users/brian/Documents/701_project/Selected VHDL source design files/data_mem.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716089597080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-combined " "Found design unit 1: alu-combined" {  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "C:/Users/brian/Documents/701_project/Selected VHDL source design files/ALU.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597086 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "C:/Users/brian/Documents/701_project/Selected VHDL source design files/ALU.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716089597086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop.bdf 1 1 " "Found 1 design units, including 1 entities, in source file recop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ReCOP " "Found entity 1: ReCOP" {  } { { "ReCOP.bdf" "" { Schematic "C:/Users/brian/Documents/701_project/ReCOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716089597091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-behaviour " "Found design unit 1: program_counter-behaviour" {  } { { "program_counter.vhd" "" { Text "C:/Users/brian/Documents/701_project/program_counter.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597096 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.vhd" "" { Text "C:/Users/brian/Documents/701_project/program_counter.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716089597096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_32-behaviour " "Found design unit 1: reg_32-behaviour" {  } { { "reg_32.vhd" "" { Text "C:/Users/brian/Documents/701_project/reg_32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597103 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_32 " "Found entity 1: reg_32" {  } { { "reg_32.vhd" "" { Text "C:/Users/brian/Documents/701_project/reg_32.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716089597103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_register-behaviour " "Found design unit 1: instruction_register-behaviour" {  } { { "instruction_register.vhd" "" { Text "C:/Users/brian/Documents/701_project/instruction_register.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597109 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "instruction_register.vhd" "" { Text "C:/Users/brian/Documents/701_project/instruction_register.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716089597109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max.vhd 2 1 " "Found 2 design units, including 1 entities, in source file max.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Max-behaviour " "Found design unit 1: Max-behaviour" {  } { { "Max.vhd" "" { Text "C:/Users/brian/Documents/701_project/Max.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597115 ""} { "Info" "ISGN_ENTITY_NAME" "1 Max " "Found entity 1: Max" {  } { { "Max.vhd" "" { Text "C:/Users/brian/Documents/701_project/Max.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716089597115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_16-behaviour " "Found design unit 1: reg_16-behaviour" {  } { { "reg_16.vhd" "" { Text "C:/Users/brian/Documents/701_project/reg_16.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597121 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_16 " "Found entity 1: reg_16" {  } { { "reg_16.vhd" "" { Text "C:/Users/brian/Documents/701_project/reg_16.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716089597121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-behaviour " "Found design unit 1: control_unit-behaviour" {  } { { "control_unit.vhd" "" { Text "C:/Users/brian/Documents/701_project/control_unit.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597127 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "C:/Users/brian/Documents/701_project/control_unit.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716089597127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/program_counter_testbench.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test/program_counter_testbench.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter_testbench " "Found entity 1: program_counter_testbench" {  } { { "test/program_counter_testbench.bdf" "" { Schematic "C:/Users/brian/Documents/701_project/test/program_counter_testbench.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716089597132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file address_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 address_register-behaviour " "Found design unit 1: address_register-behaviour" {  } { { "address_register.vhd" "" { Text "C:/Users/brian/Documents/701_project/address_register.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597138 ""} { "Info" "ISGN_ENTITY_NAME" "1 address_register " "Found entity 1: address_register" {  } { { "address_register.vhd" "" { Text "C:/Users/brian/Documents/701_project/address_register.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716089597138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4_16-behaviour " "Found design unit 1: MUX4_16-behaviour" {  } { { "Mux4_16.vhd" "" { Text "C:/Users/brian/Documents/701_project/Mux4_16.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597144 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4_16 " "Found entity 1: Mux4_16" {  } { { "Mux4_16.vhd" "" { Text "C:/Users/brian/Documents/701_project/Mux4_16.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716089597144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2_16-behaviour " "Found design unit 1: Mux2_16-behaviour" {  } { { "Mux2_16.vhd" "" { Text "C:/Users/brian/Documents/701_project/Mux2_16.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597150 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2_16 " "Found entity 1: Mux2_16" {  } { { "Mux2_16.vhd" "" { Text "C:/Users/brian/Documents/701_project/Mux2_16.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716089597150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux3_16-behaviour " "Found design unit 1: Mux3_16-behaviour" {  } { { "Mux3_16.vhd" "" { Text "C:/Users/brian/Documents/701_project/Mux3_16.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597156 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux3_16 " "Found entity 1: Mux3_16" {  } { { "Mux3_16.vhd" "" { Text "C:/Users/brian/Documents/701_project/Mux3_16.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716089597156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "present_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file present_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 present_register-behaviour " "Found design unit 1: present_register-behaviour" {  } { { "present_register.vhd" "" { Text "C:/Users/brian/Documents/701_project/present_register.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597162 ""} { "Info" "ISGN_ENTITY_NAME" "1 present_register " "Found entity 1: present_register" {  } { { "present_register.vhd" "" { Text "C:/Users/brian/Documents/701_project/present_register.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716089597162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/fetch_testbench.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test/fetch_testbench.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch_testbench " "Found entity 1: Fetch_testbench" {  } { { "test/Fetch_testbench.bdf" "" { Schematic "C:/Users/brian/Documents/701_project/test/Fetch_testbench.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716089597167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file op1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OP1-behaviour " "Found design unit 1: OP1-behaviour" {  } { { "OP1.vhd" "" { Text "C:/Users/brian/Documents/701_project/OP1.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597173 ""} { "Info" "ISGN_ENTITY_NAME" "1 OP1 " "Found entity 1: OP1" {  } { { "OP1.vhd" "" { Text "C:/Users/brian/Documents/701_project/OP1.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716089597173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file op2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OP2-behaviour " "Found design unit 1: OP2-behaviour" {  } { { "OP2.vhd" "" { Text "C:/Users/brian/Documents/701_project/OP2.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597180 ""} { "Info" "ISGN_ENTITY_NAME" "1 OP2 " "Found entity 1: OP2" {  } { { "OP2.vhd" "" { Text "C:/Users/brian/Documents/701_project/OP2.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716089597180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_with_control.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fetch_with_control.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_with_control " "Found entity 1: fetch_with_control" {  } { { "fetch_with_control.bdf" "" { Schematic "C:/Users/brian/Documents/701_project/fetch_with_control.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716089597184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_decode_control.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fetch_decode_control.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_decode_control " "Found entity 1: fetch_decode_control" {  } { { "fetch_decode_control.bdf" "" { Schematic "C:/Users/brian/Documents/701_project/fetch_decode_control.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716089597189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop_with_control_unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file recop_with_control_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ReCOP_with_control_unit " "Found entity 1: ReCOP_with_control_unit" {  } { { "ReCOP_with_control_unit.bdf" "" { Schematic "C:/Users/brian/Documents/701_project/ReCOP_with_control_unit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089597194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716089597194 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fetch_decode_control " "Elaborating entity \"fetch_decode_control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716089597436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:inst5 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:inst5\"" {  } { { "fetch_decode_control.bdf" "inst5" { Schematic "C:/Users/brian/Documents/701_project/fetch_decode_control.bdf" { { 160 -560 -280 592 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716089597440 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z_flag control_unit.vhd(800) " "VHDL Process Statement warning at control_unit.vhd(800): signal \"z_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "C:/Users/brian/Documents/701_project/control_unit.vhd" 800 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716089597442 "|fetch_decode_control|control_unit:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst15 " "Elaborating entity \"alu\" for hierarchy \"alu:inst15\"" {  } { { "fetch_decode_control.bdf" "inst15" { Schematic "C:/Users/brian/Documents/701_project/fetch_decode_control.bdf" { { 648 1008 1264 792 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716089597447 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "alu_result_prev ALU.vhd(26) " "VHDL Signal Declaration warning at ALU.vhd(26): used explicit default value for signal \"alu_result_prev\" because signal was never assigned a value" {  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "C:/Users/brian/Documents/701_project/Selected VHDL source design files/ALU.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716089597448 "|fetch_decode_control|alu:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ALU.vhd(77) " "VHDL Process Statement warning at ALU.vhd(77): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "C:/Users/brian/Documents/701_project/Selected VHDL source design files/ALU.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716089597448 "|fetch_decode_control|alu:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ALU.vhd(80) " "VHDL Process Statement warning at ALU.vhd(80): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "C:/Users/brian/Documents/701_project/Selected VHDL source design files/ALU.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716089597448 "|fetch_decode_control|alu:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ALU.vhd(83) " "VHDL Process Statement warning at ALU.vhd(83): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "C:/Users/brian/Documents/701_project/Selected VHDL source design files/ALU.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716089597448 "|fetch_decode_control|alu:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ALU.vhd(86) " "VHDL Process Statement warning at ALU.vhd(86): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "C:/Users/brian/Documents/701_project/Selected VHDL source design files/ALU.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716089597448 "|fetch_decode_control|alu:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prev_result ALU.vhd(88) " "VHDL Process Statement warning at ALU.vhd(88): signal \"prev_result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "C:/Users/brian/Documents/701_project/Selected VHDL source design files/ALU.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716089597448 "|fetch_decode_control|alu:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ALU.vhd(89) " "VHDL Process Statement warning at ALU.vhd(89): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "C:/Users/brian/Documents/701_project/Selected VHDL source design files/ALU.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716089597448 "|fetch_decode_control|alu:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ALU.vhd(92) " "VHDL Process Statement warning at ALU.vhd(92): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "C:/Users/brian/Documents/701_project/Selected VHDL source design files/ALU.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716089597448 "|fetch_decode_control|alu:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset ALU.vhd(102) " "VHDL Process Statement warning at ALU.vhd(102): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "C:/Users/brian/Documents/701_project/Selected VHDL source design files/ALU.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716089597448 "|fetch_decode_control|alu:inst15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OP1 OP1:inst2 " "Elaborating entity \"OP1\" for hierarchy \"OP1:inst2\"" {  } { { "fetch_decode_control.bdf" "inst2" { Schematic "C:/Users/brian/Documents/701_project/fetch_decode_control.bdf" { { 208 968 1208 384 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716089597453 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op1_reset OP1.vhd(67) " "VHDL Process Statement warning at OP1.vhd(67): signal \"op1_reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OP1.vhd" "" { Text "C:/Users/brian/Documents/701_project/OP1.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716089597454 "|fetch_decode_control|OP1:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4_16 OP1:inst2\|Mux4_16:OP1_Mux " "Elaborating entity \"Mux4_16\" for hierarchy \"OP1:inst2\|Mux4_16:OP1_Mux\"" {  } { { "OP1.vhd" "OP1_Mux" { Text "C:/Users/brian/Documents/701_project/OP1.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716089597457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register instruction_register:inst6 " "Elaborating entity \"instruction_register\" for hierarchy \"instruction_register:inst6\"" {  } { { "fetch_decode_control.bdf" "inst6" { Schematic "C:/Users/brian/Documents/701_project/fetch_decode_control.bdf" { { -48 408 608 96 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716089597463 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset instruction_register.vhd(65) " "VHDL Process Statement warning at instruction_register.vhd(65): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "instruction_register.vhd" "" { Text "C:/Users/brian/Documents/701_project/instruction_register.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716089597464 "|fetch_with_control|instruction_register:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:inst3 " "Elaborating entity \"memory\" for hierarchy \"memory:inst3\"" {  } { { "fetch_decode_control.bdf" "inst3" { Schematic "C:/Users/brian/Documents/701_project/fetch_decode_control.bdf" { { -48 -32 216 96 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716089597467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OP2 OP2:inst4 " "Elaborating entity \"OP2\" for hierarchy \"OP2:inst4\"" {  } { { "fetch_decode_control.bdf" "inst4" { Schematic "C:/Users/brian/Documents/701_project/fetch_decode_control.bdf" { { 416 976 1216 592 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716089597473 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op2_reset OP2.vhd(68) " "VHDL Process Statement warning at OP2.vhd(68): signal \"op2_reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OP2.vhd" "" { Text "C:/Users/brian/Documents/701_project/OP2.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716089597474 "|fetch_decode_control|OP2:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:inst " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:inst\"" {  } { { "fetch_decode_control.bdf" "inst" { Schematic "C:/Users/brian/Documents/701_project/fetch_decode_control.bdf" { { -48 -560 -336 96 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716089597480 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset program_counter.vhd(65) " "VHDL Process Statement warning at program_counter.vhd(65): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "program_counter.vhd" "" { Text "C:/Users/brian/Documents/701_project/program_counter.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716089597481 "|fetch_decode_control|program_counter:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3_16 program_counter:inst\|Mux3_16:PC_Mux_16 " "Elaborating entity \"Mux3_16\" for hierarchy \"program_counter:inst\|Mux3_16:PC_Mux_16\"" {  } { { "program_counter.vhd" "PC_Mux_16" { Text "C:/Users/brian/Documents/701_project/program_counter.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716089597484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "present_register present_register:inst19 " "Elaborating entity \"present_register\" for hierarchy \"present_register:inst19\"" {  } { { "fetch_decode_control.bdf" "inst19" { Schematic "C:/Users/brian/Documents/701_project/fetch_decode_control.bdf" { { 832 1008 1232 976 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716089597490 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "present_reset present_register.vhd(26) " "VHDL Process Statement warning at present_register.vhd(26): signal \"present_reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "present_register.vhd" "" { Text "C:/Users/brian/Documents/701_project/present_register.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716089597491 "|fetch_decode_control|present_register:inst19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:inst1 " "Elaborating entity \"regfile\" for hierarchy \"regfile:inst1\"" {  } { { "fetch_decode_control.bdf" "inst1" { Schematic "C:/Users/brian/Documents/701_project/fetch_decode_control.bdf" { { 328 320 520 632 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716089597494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:inst7 " "Elaborating entity \"registers\" for hierarchy \"registers:inst7\"" {  } { { "fetch_decode_control.bdf" "inst7" { Schematic "C:/Users/brian/Documents/701_project/fetch_decode_control.bdf" { { 656 328 536 992 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716089597501 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memory:inst3\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memory:inst3\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716089597894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716089597894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716089597894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716089597894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716089597894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716089597894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716089597894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716089597894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716089597894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716089597894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716089597894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716089597894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716089597894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716089597894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/ReCOP.ram0_memory_e411fb78.hdl.mif " "Parameter INIT_FILE set to db/ReCOP.ram0_memory_e411fb78.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716089597894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716089597894 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1716089597894 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memory:inst3\|memory_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"memory:inst3\|memory_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716089597894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716089597894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716089597894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716089597894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716089597894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716089597894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716089597894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716089597894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716089597894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716089597894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716089597894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716089597894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716089597894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716089597894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/ReCOP.ram0_memory_e411fb78.hdl.mif " "Parameter INIT_FILE set to db/ReCOP.ram0_memory_e411fb78.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716089597894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716089597894 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1716089597894 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1716089597894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:inst3\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"memory:inst3\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716089598013 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:inst3\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"memory:inst3\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716089598013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716089598013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716089598013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716089598013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716089598013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716089598013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716089598013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716089598013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716089598013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716089598013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716089598013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716089598013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716089598013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716089598013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/ReCOP.ram0_memory_e411fb78.hdl.mif " "Parameter \"INIT_FILE\" = \"db/ReCOP.ram0_memory_e411fb78.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716089598013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716089598013 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716089598013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rdr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rdr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rdr1 " "Found entity 1: altsyncram_rdr1" {  } { { "db/altsyncram_rdr1.tdf" "" { Text "C:/Users/brian/Documents/701_project/db/altsyncram_rdr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716089598076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716089598076 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pc_mux_sel\[1\] GND " "Pin \"pc_mux_sel\[1\]\" is stuck at GND" {  } { { "fetch_decode_control.bdf" "" { Schematic "C:/Users/brian/Documents/701_project/fetch_decode_control.bdf" { { 192 72 248 208 "pc_mux_sel\[1..0\]" "" } { 0 -696 -560 17 "pc_mux_sel\[1..0\]" "" } { 184 -72 72 201 "pc_mux_sel\[1..0\]" "" } { 192 -280 -175 209 "pc_mux_sel\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716089598447 "|fetch_decode_control|pc_mux_sel[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result_prev\[15\] GND " "Pin \"alu_result_prev\[15\]\" is stuck at GND" {  } { { "fetch_decode_control.bdf" "" { Schematic "C:/Users/brian/Documents/701_project/fetch_decode_control.bdf" { { 704 1272 1475 720 "alu_result_prev\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716089598447 "|fetch_decode_control|alu_result_prev[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result_prev\[14\] GND " "Pin \"alu_result_prev\[14\]\" is stuck at GND" {  } { { "fetch_decode_control.bdf" "" { Schematic "C:/Users/brian/Documents/701_project/fetch_decode_control.bdf" { { 704 1272 1475 720 "alu_result_prev\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716089598447 "|fetch_decode_control|alu_result_prev[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result_prev\[13\] GND " "Pin \"alu_result_prev\[13\]\" is stuck at GND" {  } { { "fetch_decode_control.bdf" "" { Schematic "C:/Users/brian/Documents/701_project/fetch_decode_control.bdf" { { 704 1272 1475 720 "alu_result_prev\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716089598447 "|fetch_decode_control|alu_result_prev[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result_prev\[12\] GND " "Pin \"alu_result_prev\[12\]\" is stuck at GND" {  } { { "fetch_decode_control.bdf" "" { Schematic "C:/Users/brian/Documents/701_project/fetch_decode_control.bdf" { { 704 1272 1475 720 "alu_result_prev\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716089598447 "|fetch_decode_control|alu_result_prev[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result_prev\[11\] GND " "Pin \"alu_result_prev\[11\]\" is stuck at GND" {  } { { "fetch_decode_control.bdf" "" { Schematic "C:/Users/brian/Documents/701_project/fetch_decode_control.bdf" { { 704 1272 1475 720 "alu_result_prev\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716089598447 "|fetch_decode_control|alu_result_prev[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result_prev\[10\] GND " "Pin \"alu_result_prev\[10\]\" is stuck at GND" {  } { { "fetch_decode_control.bdf" "" { Schematic "C:/Users/brian/Documents/701_project/fetch_decode_control.bdf" { { 704 1272 1475 720 "alu_result_prev\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716089598447 "|fetch_decode_control|alu_result_prev[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result_prev\[9\] GND " "Pin \"alu_result_prev\[9\]\" is stuck at GND" {  } { { "fetch_decode_control.bdf" "" { Schematic "C:/Users/brian/Documents/701_project/fetch_decode_control.bdf" { { 704 1272 1475 720 "alu_result_prev\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716089598447 "|fetch_decode_control|alu_result_prev[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result_prev\[8\] GND " "Pin \"alu_result_prev\[8\]\" is stuck at GND" {  } { { "fetch_decode_control.bdf" "" { Schematic "C:/Users/brian/Documents/701_project/fetch_decode_control.bdf" { { 704 1272 1475 720 "alu_result_prev\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716089598447 "|fetch_decode_control|alu_result_prev[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result_prev\[7\] GND " "Pin \"alu_result_prev\[7\]\" is stuck at GND" {  } { { "fetch_decode_control.bdf" "" { Schematic "C:/Users/brian/Documents/701_project/fetch_decode_control.bdf" { { 704 1272 1475 720 "alu_result_prev\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716089598447 "|fetch_decode_control|alu_result_prev[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result_prev\[6\] GND " "Pin \"alu_result_prev\[6\]\" is stuck at GND" {  } { { "fetch_decode_control.bdf" "" { Schematic "C:/Users/brian/Documents/701_project/fetch_decode_control.bdf" { { 704 1272 1475 720 "alu_result_prev\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716089598447 "|fetch_decode_control|alu_result_prev[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result_prev\[5\] GND " "Pin \"alu_result_prev\[5\]\" is stuck at GND" {  } { { "fetch_decode_control.bdf" "" { Schematic "C:/Users/brian/Documents/701_project/fetch_decode_control.bdf" { { 704 1272 1475 720 "alu_result_prev\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716089598447 "|fetch_decode_control|alu_result_prev[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result_prev\[4\] GND " "Pin \"alu_result_prev\[4\]\" is stuck at GND" {  } { { "fetch_decode_control.bdf" "" { Schematic "C:/Users/brian/Documents/701_project/fetch_decode_control.bdf" { { 704 1272 1475 720 "alu_result_prev\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716089598447 "|fetch_decode_control|alu_result_prev[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result_prev\[3\] GND " "Pin \"alu_result_prev\[3\]\" is stuck at GND" {  } { { "fetch_decode_control.bdf" "" { Schematic "C:/Users/brian/Documents/701_project/fetch_decode_control.bdf" { { 704 1272 1475 720 "alu_result_prev\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716089598447 "|fetch_decode_control|alu_result_prev[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result_prev\[2\] GND " "Pin \"alu_result_prev\[2\]\" is stuck at GND" {  } { { "fetch_decode_control.bdf" "" { Schematic "C:/Users/brian/Documents/701_project/fetch_decode_control.bdf" { { 704 1272 1475 720 "alu_result_prev\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716089598447 "|fetch_decode_control|alu_result_prev[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result_prev\[1\] GND " "Pin \"alu_result_prev\[1\]\" is stuck at GND" {  } { { "fetch_decode_control.bdf" "" { Schematic "C:/Users/brian/Documents/701_project/fetch_decode_control.bdf" { { 704 1272 1475 720 "alu_result_prev\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716089598447 "|fetch_decode_control|alu_result_prev[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result_prev\[0\] GND " "Pin \"alu_result_prev\[0\]\" is stuck at GND" {  } { { "fetch_decode_control.bdf" "" { Schematic "C:/Users/brian/Documents/701_project/fetch_decode_control.bdf" { { 704 1272 1475 720 "alu_result_prev\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716089598447 "|fetch_decode_control|alu_result_prev[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1716089598447 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716089598521 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716089599056 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716089599056 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1076 " "Implemented 1076 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716089599152 ""} { "Info" "ICUT_CUT_TM_OPINS" "268 " "Implemented 268 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716089599152 ""} { "Info" "ICUT_CUT_TM_LCELLS" "758 " "Implemented 758 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716089599152 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1716089599152 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716089599152 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4931 " "Peak virtual memory: 4931 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716089599168 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 15:33:19 2024 " "Processing ended: Sun May 19 15:33:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716089599168 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716089599168 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716089599168 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716089599168 ""}
