#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x127e135b0 .scope module, "testbench_top" "testbench_top" 2 7;
 .timescale -9 -9;
L_0x127e38450 .functor NOT 1, v0x127e35900_0, C4<0>, C4<0>, C4<0>;
v0x127e37b60_0 .net "busyb", 0 0, v0x127e22d20_0;  1 drivers
v0x127e37c20_0 .var "clk", 0 0;
v0x127e37cb0_0 .var "comp_enb", 0 0;
v0x127e37d60_0 .net "done", 0 0, v0x127e35700_0;  1 drivers
v0x127e37e10_0 .var/i "file1", 31 0;
v0x127e37ee0_0 .var/i "i", 31 0;
v0x127e37f70_0 .net "mem_addr", 3 0, v0x127e357a0_0;  1 drivers
v0x127e38040_0 .net "mem_data", 63 0, v0x127e369a0_0;  1 drivers
v0x127e38110_0 .net "mem_read_enb", 0 0, v0x127e35900_0;  1 drivers
v0x127e38220_0 .net "mem_write_enb", 0 0, v0x127e359a0_0;  1 drivers
v0x127e382b0_0 .net "res_addr", 3 0, v0x127e35c00_0;  1 drivers
v0x127e38380_0 .net "res_data", 63 0, v0x127e35cb0_0;  1 drivers
S_0x127e22890 .scope module, "u_accelerator" "accelerator" 2 27, 3 2 0, S_0x127e135b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "comp_enb";
    .port_info 2 /OUTPUT 4 "mem_addr";
    .port_info 3 /INPUT 64 "mem_data";
    .port_info 4 /OUTPUT 1 "mem_read_enb";
    .port_info 5 /OUTPUT 1 "mem_write_enb";
    .port_info 6 /OUTPUT 4 "res_addr";
    .port_info 7 /OUTPUT 64 "res_data";
    .port_info 8 /OUTPUT 1 "busyb";
    .port_info 9 /OUTPUT 1 "done";
P_0x127e13720 .param/l "S_DONE" 0 3 23, +C4<00000000000000000000000000000011>;
P_0x127e13760 .param/l "S_READ" 0 3 23, +C4<00000000000000000000000000000001>;
P_0x127e137a0 .param/l "S_RST" 0 3 23, +C4<00000000000000000000000000000000>;
P_0x127e137e0 .param/l "S_WORK" 0 3 23, +C4<00000000000000000000000000000010>;
v0x127e22d20_0 .var "busyb", 0 0;
v0x127e35540_0 .net "clk", 0 0, v0x127e37c20_0;  1 drivers
v0x127e355e0_0 .net "comp_enb", 0 0, v0x127e37cb0_0;  1 drivers
v0x127e35670_0 .var "counter", 1 0;
v0x127e35700_0 .var "done", 0 0;
v0x127e357a0_0 .var "mem_addr", 3 0;
v0x127e35850_0 .net "mem_data", 63 0, v0x127e369a0_0;  alias, 1 drivers
v0x127e35900_0 .var "mem_read_enb", 0 0;
v0x127e359a0_0 .var "mem_write_enb", 0 0;
v0x127e35ab0_0 .var "reg1", 63 0;
v0x127e35b50_0 .var "reg2", 63 0;
v0x127e35c00_0 .var "res_addr", 3 0;
v0x127e35cb0_0 .var "res_data", 63 0;
v0x127e35d60_0 .var "state", 1 0;
E_0x127e149f0 .event anyedge, v0x127e35d60_0;
E_0x127e14720 .event posedge, v0x127e35540_0;
S_0x127e35f00 .scope module, "u_input_mem" "ram" 2 40, 4 1 0, S_0x127e135b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "address";
    .port_info 2 /INPUT 64 "d";
    .port_info 3 /OUTPUT 64 "q";
    .port_info 4 /INPUT 1 "cs";
    .port_info 5 /INPUT 1 "web";
P_0x127e36070 .param/l "ADDR_WIDTH" 0 4 2, +C4<00000000000000000000000000000100>;
P_0x127e360b0 .param/l "DATA_WIDTH" 0 4 2, +C4<00000000000000000000000001000000>;
P_0x127e360f0 .param/l "RAM_DEPTH" 1 4 12, +C4<000000000000000000000000000000010000>;
v0x127e366f0_0 .net "address", 3 0, v0x127e357a0_0;  alias, 1 drivers
v0x127e367b0_0 .net "clk", 0 0, v0x127e37c20_0;  alias, 1 drivers
L_0x118078010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x127e36860_0 .net "cs", 0 0, L_0x118078010;  1 drivers
o0x1180404c0 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x127e36910_0 .net "d", 63 0, o0x1180404c0;  0 drivers
v0x127e369a0_0 .var "data_out", 63 0;
v0x127e36a90 .array "mem", 15 0, 63 0;
v0x127e36b30_0 .net "q", 63 0, v0x127e369a0_0;  alias, 1 drivers
v0x127e36bd0_0 .net "web", 0 0, L_0x127e38450;  1 drivers
E_0x127e361a0 .event anyedge, v0x127e36bd0_0, v0x127e36860_0, v0x127e357a0_0;
S_0x127e36370 .scope begin, "MEM_READ" "MEM_READ" 4 45, 4 45 0, S_0x127e35f00;
 .timescale -9 -9;
S_0x127e36530 .scope begin, "MEM_WRITE" "MEM_WRITE" 4 36, 4 36 0, S_0x127e35f00;
 .timescale -9 -9;
S_0x127e36cf0 .scope module, "u_res_mem" "ram" 2 49, 4 1 0, S_0x127e135b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "address";
    .port_info 2 /INPUT 64 "d";
    .port_info 3 /OUTPUT 64 "q";
    .port_info 4 /INPUT 1 "cs";
    .port_info 5 /INPUT 1 "web";
P_0x127e36ed0 .param/l "ADDR_WIDTH" 0 4 2, +C4<00000000000000000000000000000100>;
P_0x127e36f10 .param/l "DATA_WIDTH" 0 4 2, +C4<00000000000000000000000001000000>;
P_0x127e36f50 .param/l "RAM_DEPTH" 1 4 12, +C4<000000000000000000000000000000010000>;
v0x127e37550_0 .net "address", 3 0, v0x127e35c00_0;  alias, 1 drivers
v0x127e37610_0 .net "clk", 0 0, v0x127e37c20_0;  alias, 1 drivers
L_0x118078058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x127e376e0_0 .net "cs", 0 0, L_0x118078058;  1 drivers
v0x127e37770_0 .net "d", 63 0, v0x127e35cb0_0;  alias, 1 drivers
v0x127e37820_0 .var "data_out", 63 0;
v0x127e37900 .array "mem", 15 0, 63 0;
v0x127e379a0_0 .net "q", 63 0, v0x127e37820_0;  1 drivers
v0x127e37a50_0 .net "web", 0 0, v0x127e359a0_0;  alias, 1 drivers
E_0x127e37000 .event anyedge, v0x127e359a0_0, v0x127e376e0_0, v0x127e35c00_0;
S_0x127e371d0 .scope begin, "MEM_READ" "MEM_READ" 4 45, 4 45 0, S_0x127e36cf0;
 .timescale -9 -9;
S_0x127e37390 .scope begin, "MEM_WRITE" "MEM_WRITE" 4 36, 4 36 0, S_0x127e36cf0;
 .timescale -9 -9;
    .scope S_0x127e22890;
T_0 ;
    %wait E_0x127e14720;
    %load/vec4 v0x127e355e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x127e35d60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x127e35c00_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x127e35cb0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x127e35ab0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x127e35b50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x127e35670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e35900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127e359a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x127e35d60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %load/vec4 v0x127e355e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x127e35d60_0, 0;
T_0.7 ;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x127e355e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x127e35d60_0, 0;
T_0.9 ;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0x127e35670_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_0.11, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x127e357a0_0, 0;
    %load/vec4 v0x127e35670_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x127e35670_0, 0;
    %jmp T_0.12;
T_0.11 ;
    %load/vec4 v0x127e35670_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_0.13, 4;
    %load/vec4 v0x127e35850_0;
    %assign/vec4 v0x127e35ab0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x127e357a0_0, 0;
    %load/vec4 v0x127e35670_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x127e35670_0, 0;
    %jmp T_0.14;
T_0.13 ;
    %load/vec4 v0x127e35670_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_0.15, 4;
    %load/vec4 v0x127e35850_0;
    %assign/vec4 v0x127e35b50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x127e35670_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x127e35d60_0, 0;
T_0.15 ;
T_0.14 ;
T_0.12 ;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x127e35670_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.17, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e359a0_0, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x127e35c00_0, 0, 4;
    %load/vec4 v0x127e35ab0_0;
    %load/vec4 v0x127e35b50_0;
    %add;
    %store/vec4 v0x127e35cb0_0, 0, 64;
    %load/vec4 v0x127e35670_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x127e35670_0, 0;
    %jmp T_0.18;
T_0.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127e359a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x127e35670_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x127e35d60_0, 0;
T_0.18 ;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x127e22890;
T_1 ;
    %wait E_0x127e149f0;
    %load/vec4 v0x127e35d60_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127e22d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e35700_0, 0;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e22d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e35700_0, 0;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e22d20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127e35700_0, 0;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x127e35f00;
T_2 ;
    %wait E_0x127e14720;
    %fork t_1, S_0x127e36530;
    %jmp t_0;
    .scope S_0x127e36530;
t_1 ;
    %load/vec4 v0x127e36860_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0x127e36bd0_0;
    %inv;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x127e36910_0;
    %load/vec4 v0x127e366f0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x127e36a90, 4, 0;
T_2.0 ;
    %end;
    .scope S_0x127e35f00;
t_0 %join;
    %jmp T_2;
    .thread T_2;
    .scope S_0x127e35f00;
T_3 ;
    %wait E_0x127e361a0;
    %fork t_3, S_0x127e36370;
    %jmp t_2;
    .scope S_0x127e36370;
t_3 ;
    %load/vec4 v0x127e36860_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0x127e36bd0_0;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x127e366f0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x127e36a90, 4;
    %store/vec4 v0x127e369a0_0, 0, 64;
T_3.0 ;
    %end;
    .scope S_0x127e35f00;
t_2 %join;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x127e36cf0;
T_4 ;
    %wait E_0x127e14720;
    %fork t_5, S_0x127e37390;
    %jmp t_4;
    .scope S_0x127e37390;
t_5 ;
    %load/vec4 v0x127e376e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0x127e37a50_0;
    %inv;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x127e37770_0;
    %load/vec4 v0x127e37550_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x127e37900, 4, 0;
T_4.0 ;
    %end;
    .scope S_0x127e36cf0;
t_4 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0x127e36cf0;
T_5 ;
    %wait E_0x127e37000;
    %fork t_7, S_0x127e371d0;
    %jmp t_6;
    .scope S_0x127e371d0;
t_7 ;
    %load/vec4 v0x127e376e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0x127e37a50_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x127e37550_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x127e37900, 4;
    %store/vec4 v0x127e37820_0, 0, 64;
T_5.0 ;
    %end;
    .scope S_0x127e36cf0;
t_6 %join;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x127e135b0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e37c20_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x127e135b0;
T_7 ;
    %delay 1, 0;
    %load/vec4 v0x127e37c20_0;
    %inv;
    %store/vec4 v0x127e37c20_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x127e135b0;
T_8 ;
    %vpi_call 2 23 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x127e135b0;
T_9 ;
    %vpi_call 2 61 "$readmemh", "input_mem.csv", v0x127e36a90 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e37cb0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e37cb0_0, 0, 1;
    %delay 20, 0;
    %vpi_func 2 68 "$fopen" 32, "result_mem.csv", "w" {0 0 0};
    %store/vec4 v0x127e37e10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127e37ee0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x127e37ee0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_9.1, 5;
    %vpi_call 2 70 "$fwrite", v0x127e37e10_0, "%8h\012", &A<v0x127e37900, v0x127e37ee0_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x127e37ee0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x127e37ee0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %vpi_call 2 71 "$fclose", v0x127e37e10_0 {0 0 0};
    %vpi_call 2 72 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbench_top.v";
    "./accelerator.v";
    "./mem.v";
