#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d31ae36c80 .scope module, "bit_slicing" "bit_slicing" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "y";
o000001d31ae36f18 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
L_000001d31ad76c90 .functor BUFZ 8, o000001d31ae36f18, C4<00000000>, C4<00000000>, C4<00000000>;
o000001d31ae36f48 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
L_000001d31ad76df0 .functor BUFZ 8, o000001d31ae36f48, C4<00000000>, C4<00000000>, C4<00000000>;
v000001d31ae36e10_0 .net *"_ivl_3", 7 0, L_000001d31ad76c90;  1 drivers
v000001d31ad76720_0 .net *"_ivl_8", 7 0, L_000001d31ad76df0;  1 drivers
v000001d31ad7ef00_0 .net "a", 7 0, o000001d31ae36f18;  0 drivers
v000001d31ae30b20_0 .net "b", 7 0, o000001d31ae36f48;  0 drivers
v000001d31ae30bc0_0 .net "y", 15 0, L_000001d31ae30c60;  1 drivers
L_000001d31ae30c60 .concat8 [ 8 8 0 0], L_000001d31ad76df0, L_000001d31ad76c90;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "bit_slicing.v";
