// Seed: 2592079759
module module_0 #(
    parameter id_8 = 32'd53,
    parameter id_9 = 32'd69
) (
    input uwire id_0,
    input tri0 id_1,
    output wand id_2,
    input supply0 id_3
);
  assign id_2 = (id_0);
  wire id_5;
  logic [7:0] id_6;
  wire id_7;
  defparam id_8.id_9 = 1 + 1 && id_6[1] && id_3;
endmodule
module module_1 (
    output tri id_0,
    input tri0 id_1,
    input uwire id_2,
    input wand id_3,
    input supply1 id_4
    , id_7,
    input tri1 id_5
);
  module_0 modCall_1 (
      id_3,
      id_5,
      id_0,
      id_2
  );
  assign modCall_1.id_0 = 0;
  wire id_8;
endmodule
