// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/05/CPU.hdl

/**
 * The Hack CPU (Central Processing unit), consisting of an ALU,
 * two registers named A and D, and a program counter named PC.
 * The CPU is designed to fetch and execute instructions written in 
 * the Hack machine language. In particular, functions as follows:
 * Executes the inputted instruction according to the Hack machine 
 * language specification. The D and A in the language specification
 * refer to CPU-resident registers, while M refers to the external
 * memory location addressed by A, i.e. to Memory[A]. The inM input 
 * holds the value of this location. If the current instruction needs 
 * to write a value to M, the value is placed in outM, the address 
 * of the target location is placed in the addressM output, and the 
 * writeM control bit is asserted. (When writeM==0, any value may 
 * appear in outM). The outM and writeM outputs are combinational: 
 * they are affected instantaneously by the execution of the current 
 * instruction. The addressM and pc outputs are clocked: although they 
 * are affected by the execution of the current instruction, they commit 
 * to their new values only in the next time step. If reset==1 then the 
 * CPU jumps to address 0 (i.e. pc is set to 0 in next time step) rather 
 * than to the address resulting from executing the current instruction. 
 */

CHIP CPU {

    IN  inM[16],         // M value input  (M = contents of RAM[A])
        instruction[16], // Instruction for execution
        reset;           // Signals whether to re-start the current
                         // program (reset==1) or continue executing
                         // the current program (reset==0).

    OUT outM[16],        // M value output
        writeM,          // Write to M? 
        addressM[15],    // Address in data memory (of M)
        pc[15];          // address of next instruction

    PARTS:
    // Put your code here:
                                                                // Decode the instruction into bits.
    Not(in=instruction[15], out=aInstruction);                  // Invert last instruction bit.
    And(a=instruction[14], b=instruction[13], out=allOnes);     // Check for all ones [1 1].
    And(a=allOnes, b=instruction[15], out=cInstruction);        // Set C Instruction if instruction is [1 1 1].
    And(a=cInstruction, b=instruction[12], out=sourceM);        // srcM.

    // ALU Decode.
    And(a=cInstruction, b=instruction[11], out=aluZX);          // zx input on ALU.
    And(a=cInstruction, b=instruction[10], out=aluNX);          // nx input on ALU.
    And(a=cInstruction, b=instruction[9], out=aluZY);           // zy input on ALU.
    And(a=cInstruction, b=instruction[8], out=aluNY);           // ny input on ALU.
    And(a=cInstruction, b=instruction[7], out=aluF);            // f input on ALU.
    And(a=cInstruction, b=instruction[6], out=aluNO);           // no input on ALU.

    // Destination Register Decode.
    And(a=cInstruction, b=instruction[5], out=destA);           // destination A Register.
    And(a=cInstruction, b=instruction[4], out=destD);           // destination D Register.
    And(a=cInstruction, b=instruction[3], out=writeM);          // destination M Register, write to memory.

    // JUMP Decode.
    And(a=cInstruction, b=instruction[2], out=jmpLT);           // Jump if Less Than.
    And(a=cInstruction, b=instruction[1], out=jmpEQ);           // Jump if Equal.
    And(a=cInstruction, b=instruction[0], out=jmpGT);           // Jump if Greater Than.

    ALU(x=inM, y=instruction, zx=aluZX, nx=aluNX, zy=aluZY, ny=aluNY, f=aluF, no=aluNO, out=outM, zr=zr, ng=ng);
    
    //MKC 
    // PC with jump test
    Or (a=zr, b=ng, out=zrng);
    Not (in=zrng, out=aluPos);
    And (a=ng, b=jmpLT, out=jlt);
    And (a=zr, b=jmpEQ, out=jeq);
    And (a=aluPos, b=jmpGT, out=jgt);
    Or (a=jlt, b=jeq, out=jle);
    Or (a=jle, b=jgt, out=jmp);
    PC (in=destA, reset=reset, inc=true, load=jmp, out[0..14]=pc);
    
    // Or(a=ng, b=zr, out=oneOrZeroEqualOutput);
    // Not(in=oneOrZeroEqualOutput, out=zeroOut);

    // Not(in=ng, out=ngNotOut);
    // Not(in=zr, out=zrNotOut);

    // Mux8Way16(a=false, b=zeroOut, c=zr, d=ngNotOut, e=ng, f=zrNotOut, g=oneOrZeroEqualOutput, h=true, sel[2]=jmpLT, sel[1]=jmpEQ, sel[0]=jmpGT, out=mux168WayOut);



    // // Check for A or C instruction. [15] out as instructionOut
    // Not(in=intstruction[15], out=instructionOut);
    // // Instruction
    // Mux16(a=aluOutInstruction, b=instruction, sel=instructionOut, out=acInstructionOut);

    // // Is it an A instruction.
    // Or(a=instructionOut, b=instruction[5], out=aInstruction);
    // // A Register
    // Register(in=acInstructionOut, load=aInstruction, out[0..14]=addressM);

    // And(a=instruction[15], b=instruction[12], out=);

    // // D Register
    // Register(in=aluOutDRegister, load=reset, out=dRegisterOut);

    // // A Instruction Input
    // Mux16(a=inM, b=aRegisterOut, sel=reset, out=aInstructionOut);

    // ALU(x=aInstructionOut, y=dRegisterOut, zx=reset, nx=reset, zy=reset, ny=reset, f=reset, no=reset, out=outM, zr=aluOutInstruction, ng=writeM);

    // PC(in=aRegisterOut, load=reset, inc=reset, reset=reset, out=pc);
}