 arch	                       circuit	                                        script_params	  vtr_flow_elapsed_time	  error	  num_io	  num_LAB	  num_DSP	  num_M9K	  num_M144K	  num_PLL	  vpr_status	  vpr_revision	            vpr_build_info	                  vpr_compiler	                                 vpr_compiled	         hostname	                             rundir	                                               max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_time	  placed_wirelength_est	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  routed_wirelength	  total_nets_routed	  total_connections_routed	  total_heap_pushes	  total_heap_pops	  logic_block_area_total	  logic_block_area_used	  routing_area_total	  routing_area_per_tile	  crit_path_route_success_iteration	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_route_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	 
 stratixiv_arch.timing.xml	  carpat_stratixiv_arch_timing.blif	              common	         323.24	                 	       274	     967	      36	       59	       0	          2	        success	     v8.0.0-3092-g466b8bb65	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-11T12:04:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1618888	      22	                  252	                  53001	                29054	                  7	                   24654	                 1338	                    89	            66	             5874	               DSP	                        auto	         23.85	      254565	                 127.80	      0.38	               7.39452	         -38481.5	              -6.39452	              2.80637	                                                        0.0982869	                          0.0755707	              24.2374	                           19.1895	               355388	             -1	                 -1	                        -1	                 -1	               0	                       0	                      1.08076e+08	         18399.1	                51	                                 8.3637	               2.98752	                                             -43469.6	   -7.3637	    0	         0	         54.84	                 37.2504	                               30.5124	                  
 stratixiv_arch.timing.xml	  CH_DFSIN_stratixiv_arch_timing.blif	            common	         279.83	                 	       36	      1583	     10	       10	       0	          0	        success	     v8.0.0-3092-g466b8bb65	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-11T12:04:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1393008	      3	                   33	                   48977	                39238	                  1	                   25960	                 1639	                    54	            40	             2160	               LAB	                        auto	         67.99	      280961	                 118.57	      0.52	               77.2763	         -84936.7	              -76.2763	              77.2763	                                                        0.0924131	                          0.0705823	              19.0287	                           14.0831	               372265	             -1	                 -1	                        -1	                 -1	               0	                       0	                      3.96465e+07	         18354.9	                23	                                 71.7947	              71.7947	                                             -117891	    -70.7947	   0	         0	         29.37	                 25.8677	                               19.8227	                  
 stratixiv_arch.timing.xml	  CHERI_stratixiv_arch_timing.blif	               common	         653.13	                 	       211	     2256	     3	        210	      0	          0	        success	     v8.0.0-3092-g466b8bb65	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-11T12:04:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1870416	      38	                  173	                  62892	                59064	                  3	                   36122	                 2680	                    86	            64	             5504	               M9K	                        auto	         184.92	     655259	                 226.27	      0.93	               12.8176	         -341168	               -11.8176	              7.16711	                                                        0.177755	                           0.12595	                32.1471	                           21.9036	               888857	             -1	                 -1	                        -1	                 -1	               0	                       0	                      1.01289e+08	         18402.8	                88	                                 13.8177	              7.50128	                                             -390545	    -12.8177	   0	         0	         103.13	                70.9863	                               52.9345	                  
 stratixiv_arch.timing.xml	  EKF-SLAM_Jacobians_stratixiv_arch_timing.blif	  common	         659.97	                 	       574	     2805	     16	       0	        0	          0	        success	     v8.0.0-3092-g466b8bb65	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-11T12:04:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1976168	      4	                   570	                  66175	                54803	                  2	                   39637	                 3395	                    91	            67	             6097	               io	                         auto	         156.39	     670735	                 248.29	      1.66	               28.2648	         -109508	               -27.2648	              6.96825	                                                        0.284578	                           0.206011	               29.5449	                           21.152	                944159	             -1	                 -1	                        -1	                 -1	               0	                       0	                      1.12157e+08	         18395.4	                27	                                 30.1241	              7.21372	                                             -125200	    -29.1241	   0	         0	         135.54	                44.4254	                               33.5834	                  
 stratixiv_arch.timing.xml	  fir_cascade_stratixiv_arch_timing.blif	         common	         1049.39	                	       40	      3678	     172	      1	        0	          0	        success	     v8.0.0-3092-g466b8bb65	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-11T12:04:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  4104960	      19	                  21	                   171111	               96274	                  1	                   72623	                 3891	                    194	           144	            27936	              DSP	                        auto	         96.14	      833071	                 369.28	      1.44	               5.37915	         -128621	               -4.37915	              5.01691	                                                        0.297525	                           0.241122	               52.7071	                           43.675	                940204	             -1	                 -1	                        -1	                 -1	               0	                       0	                      5.18919e+08	         18575.3	                11	                                 5.55762	              5.42883	                                             -179829	    -4.55762	   0	         0	         67.45	                 67.665	                                57.2836	                  
 stratixiv_arch.timing.xml	  jacobi_stratixiv_arch_timing.blif	              common	         364.45	                 	       536	     1972	     7	        4	        0	          0	        success	     v8.0.0-3092-g466b8bb65	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-11T12:04:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1646024	      227	                 309	                  49176	                40422	                  1	                   28183	                 2519	                    85	            63	             5355	               io	                         auto	         84.59	      306403	                 135.60	      0.74	               197.561	         -123873	               -196.561	              197.561	                                                        0.108206	                           0.0770057	              15.6924	                           11.212	                400407	             -1	                 -1	                        -1	                 -1	               0	                       0	                      9.84408e+07	         18383.0	                20	                                 189.668	              189.668	                                             -146174	    -188.668	   0	         0	         28.14	                 23.6319	                               17.8489	                  
 stratixiv_arch.timing.xml	  JPEG_stratixiv_arch_timing.blif	                common	         337.87	                 	       36	      1332	     8	        149	      2	          0	        success	     v8.0.0-3092-g466b8bb65	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-11T12:04:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1520436	      3	                   33	                   52402	                39411	                  1	                   28117	                 1527	                    73	            54	             3942	               M9K	                        auto	         85.01	      332734	                 123.12	      0.69	               16.5451	         -303561	               -15.5451	              16.5451	                                                        0.166933	                           0.117595	               19.8017	                           14.0391	               451142	             -1	                 -1	                        -1	                 -1	               0	                       0	                      7.26339e+07	         18425.6	                42	                                 17.3767	              17.3767	                                             -326570	    -16.3767	   0	         0	         39.10	                 31.2577	                               23.6363	                  
 stratixiv_arch.timing.xml	  leon2_stratixiv_arch_timing.blif	               common	         111.33	                 	       251	     951	      1	        17	       0	          0	        success	     v8.0.0-3092-g466b8bb65	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-11T12:04:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1111700	      55	                  196	                  20131	                19956	                  1	                   8395	                  1220	                    44	            33	             1452	               io	                         auto	         36.30	      122066	                 20.51	       0.12	               7.55638	         -76405.9	              -6.55638	              7.55638	                                                        0.0305523	                          0.0245828	              5.196	                             3.38637	               172026	             -1	                 -1	                        -1	                 -1	               0	                       0	                      2.65099e+07	         18257.5	                28	                                 8.37249	              8.37249	                                             -83404.5	   -7.37249	   0	         0	         10.75	                 8.08677	                               5.77613	                  
 stratixiv_arch.timing.xml	  leon3mp_stratixiv_arch_timing.blif	             common	         251.96	                 	       255	     2095	     1	        28	       0	          0	        success	     v8.0.0-3092-g466b8bb65	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-11T12:04:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1421960	      84	                  171	                  36458	                36247	                  3	                   20591	                 2379	                    62	            46	             2852	               LAB	                        auto	         75.61	      299297	                 86.48	       0.39	               12.3011	         -84265.7	              -11.3011	              4.17677	                                                        0.0937736	                          0.0604055	              16.3344	                           10.7334	               401570	             -1	                 -1	                        -1	                 -1	               0	                       0	                      5.24521e+07	         18391.3	                13	                                 13.7168	              4.68819	                                             -96925.5	   -12.7168	   0	         0	         17.70	                 22.2971	                               15.6563	                  
 stratixiv_arch.timing.xml	  MCML_stratixiv_arch_timing.blif	                common	         445.63	                 	       69	      2106	     10	       295	      16	         0	        success	     v8.0.0-3092-g466b8bb65	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-11T12:04:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1933164	      36	                  33	                   57796	                49182	                  1	                   20383	                 2496	                    105	           78	             8190	               M9K	                        auto	         81.56	      251547	                 156.98	      0.48	               8.69345	         -104225	               -7.69345	              8.69345	                                                        0.106867	                           0.0745656	              19.8808	                           14.2914	               401067	             -1	                 -1	                        -1	                 -1	               0	                       0	                      1.50986e+08	         18435.5	                42	                                 8.66865	              8.66865	                                             -152551	    -7.66865	   0	         0	         55.57	                 33.4106	                               25.7323	                  
 stratixiv_arch.timing.xml	  MMM_stratixiv_arch_timing.blif	                 common	         468.58	                 	       478	     1243	     1	        300	      4	          0	        success	     v8.0.0-3092-g466b8bb65	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-11T12:04:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1730460	      202	                 276	                  35125	                30509	                  3	                   21597	                 2026	                    106	           79	             8374	               M9K	                        auto	         73.69	      277103	                 162.02	      0.37	               9.45726	         -40829.1	              -8.45726	              3.25241	                                                        0.106312	                           0.0722787	              18.9134	                           13.4395	               419041	             -1	                 -1	                        -1	                 -1	               0	                       0	                      1.54360e+08	         18433.2	                18	                                 10.0491	              3.55844	                                             -56600.6	   -9.04912	   0	         0	         45.22	                 25.754	                                19.1918	                  
 stratixiv_arch.timing.xml	  radar20_stratixiv_arch_timing.blif	             common	         213.05	                 	       5	       335	      31	       105	      0	          2	        success	     v8.0.0-3092-g466b8bb65	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-11T12:04:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1391400	      3	                   2	                    14862	                10304	                  26	                  7545	                  478	                     89	            66	             5874	               DSP	                        auto	         40.60	      115019	                 48.79	       0.06	               5.78307	         -31329.2	              -4.78307	              3.76459	                                                        0.0364927	                          0.0256575	              5.32979	                           3.88152	               167939	             -1	                 -1	                        -1	                 -1	               0	                       0	                      1.08076e+08	         18399.1	                14	                                 6.02819	              4.0986	                                              -43232.1	   -5.02819	   0	         0	         8.05	                  7.14495	                               5.44627	                  
 stratixiv_arch.timing.xml	  random_stratixiv_arch_timing.blif	              common	         439.57	                 	       693	     1772	     25	       16	       0	          0	        success	     v8.0.0-3092-g466b8bb65	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-11T12:04:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1885520	      35	                  658	                  51416	                37539	                  1	                   27838	                 2506	                    108	           80	             8640	               io	                         auto	         66.30	      250327	                 179.68	      0.53	               37.3078	         -58366.3	              -36.3078	              37.3078	                                                        0.0982004	                          0.0844024	              24.8816	                           18.7349	               346755	             -1	                 -1	                        -1	                 -1	               0	                       0	                      1.59377e+08	         18446.5	                24	                                 37.7143	              37.7143	                                             -63286	     -36.7143	   0	         0	         45.06	                 33.5348	                               26.1733	                  
 stratixiv_arch.timing.xml	  Reed_Solomon_stratixiv_arch_timing.blif	        common	         375.63	                 	       753	     1134	     5	        32	       0	          0	        success	     v8.0.0-3092-g466b8bb65	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-11T12:04:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1767156	      13	                  740	                  25173	                25306	                  1	                   12841	                 1924	                    117	           87	             10179	              io	                         auto	         48.60	      159099	                 108.41	      0.20	               9.29998	         -30373.8	              -8.29998	              7.70525	                                                        0.0446804	                          0.0358222	              8.20973	                           5.64819	               200772	             -1	                 -1	                        -1	                 -1	               0	                       0	                      1.87947e+08	         18464.1	                87	                                 9.96397	              9.2655	                                              -38191.2	   -8.96397	   0	         0	         26.97	                 25.3754	                               19.9655	                  
 stratixiv_arch.timing.xml	  smithwaterman_stratixiv_arch_timing.blif	       common	         308.70	                 	       117	     2162	     0	        0	        0	          0	        success	     v8.0.0-3092-g466b8bb65	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-11T12:04:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1584028	      79	                  38	                   66795	                54922	                  1	                   35874	                 2279	                    62	            46	             2852	               LAB	                        auto	         72.84	      260178	                 138.09	      0.66	               9.81497	         -172061	               -8.81497	              9.81497	                                                        0.114629	                           0.0800483	              18.5573	                           12.7592	               337321	             -1	                 -1	                        -1	                 -1	               0	                       0	                      5.24521e+07	         18391.3	                34	                                 10.3884	              10.3884	                                             -207088	    -9.38839	   0	         0	         31.74	                 33.7149	                               25.218	                   
 stratixiv_arch.timing.xml	  stap_steering_stratixiv_arch_timing.blif	       common	         238.87	                 	       213	     1566	     26	       4	        0	          0	        success	     v8.0.0-3092-g466b8bb65	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-11T12:04:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1590128	      139	                 74	                   57121	                41054	                  1	                   24187	                 1809	                    75	            56	             4200	               DSP	                        auto	         55.12	      169912	                 74.30	       0.34	               5.49687	         -21536.2	              -4.49687	              5.49687	                                                        0.08601	                            0.0709108	              16.8034	                           12.6797	               225851	             -1	                 -1	                        -1	                 -1	               0	                       0	                      7.74195e+07	         18433.2	                15	                                 5.98359	              5.98359	                                             -34972	     -4.98359	   0	         0	         16.67	                 22.2135	                               17.4445	                  
 stratixiv_arch.timing.xml	  sudoku_check_stratixiv_arch_timing.blif	        common	         122.02	                 	       54	      671	      0	        40	       0	          1	        success	     v8.0.0-3092-g466b8bb65	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-11T12:04:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1061744	      2	                   52	                   16673	                16662	                  2	                   12020	                 766	                     38	            28	             1064	               LAB	                        auto	         38.89	      175642	                 27.66	       0.17	               5.48514	         -20302.9	              -4.48514	              4.83256	                                                        0.0694845	                          0.0484703	              9.13157	                           6.4631	                236519	             -1	                 -1	                        -1	                 -1	               0	                       0	                      1.93821e+07	         18216.2	                18	                                 5.8933	               5.23364	                                             -26631.7	   -4.8933	    0	         0	         23.28	                 12.6704	                               9.45569	                  
 stratixiv_arch.timing.xml	  SURF_desc_stratixiv_arch_timing.blif	           common	         363.36	                 	       445	     2166	     19	       51	       0	          0	        success	     v8.0.0-3092-g466b8bb65	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-11T12:04:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1700180	      131	                 314	                  57881	                45152	                  1	                   32966	                 2681	                    73	            54	             3942	               io	                         auto	         80.04	      323895	                 155.96	      0.87	               196.16	          -69945.8	              -195.16	               196.16	                                                         0.148102	                           0.109553	               24.033	                            17.7679	               436113	             -1	                 -1	                        -1	                 -1	               0	                       0	                      7.26339e+07	         18425.6	                43	                                 188.511	              188.511	                                             -83125.5	   -187.511	   0	         0	         45.87	                 43.7068	                               33.6562	                  
 stratixiv_arch.timing.xml	  ucsb_152_tap_fir_stratixiv_arch_timing.blif	    common	         73.65	                  	       42	      750	      0	        0	        0	          0	        success	     v8.0.0-3092-g466b8bb65	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-11T12:04:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1039012	      13	                  29	                   26295	                20086	                  1	                   12417	                 792	                     39	            29	             1131	               LAB	                        auto	         10.70	      76655	                  23.81	       0.08	               5.09986	         -4678.49	              -4.09986	              2.63961	                                                        0.0212566	                          0.0144631	              5.32633	                           3.73813	               81030	              -1	                 -1	                        -1	                 -1	               0	                       0	                      2.05958e+07	         18210.3	                14	                                 5.30878	              2.83046	                                             -5453.71	   -4.30878	   0	         0	         3.23	                  6.71788	                               4.92684	                  
 stratixiv_arch.timing.xml	  uoft_raytracer_stratixiv_arch_timing.blif	      common	         589.56	                 	       964	     982	      19	       34	       0	          0	        success	     v8.0.0-3092-g466b8bb65	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-11T12:04:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  2316228	      542	                 422	                  37277	                26038	                  1	                   20655	                 1999	                    147	           109	            16023	              io	                         auto	         43.58	      262020	                 202.72	      1.01	               8.17398	         -37438	                -7.17398	              7.72483	                                                        0.0832029	                          0.0616213	              12.4585	                           9.27039	               357792	             -1	                 -1	                        -1	                 -1	               0	                       0	                      2.96650e+08	         18514.0	                58	                                 8.82364	              8.53227	                                             -45269.7	   -7.82364	   0	         0	         45.88	                 23.2167	                               18.4835	                  
 stratixiv_arch.timing.xml	  wb_conmax_stratixiv_arch_timing.blif	           common	         584.46	                 	       1107	    724	      0	        0	        0	          0	        success	     v8.0.0-3092-g466b8bb65	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-11T12:04:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  2592408	      403	                 704	                  15490	                16194	                  1	                   8415	                  1831	                    167	           124	            20708	              io	                         auto	         42.43	      192116	                 161.30	      0.12	               12.1874	         -21773.9	              -11.1874	              4.86943	                                                        0.0343488	                          0.0235371	              4.86166	                           3.28316	               234539	             -1	                 -1	                        -1	                 -1	               0	                       0	                      3.84012e+08	         18544.1	                16	                                 12.6422	              5.02385	                                             -26417.7	   -11.6422	   0	         0	         7.78	                  6.96697	                               5.09091	                  
 stratixiv_arch.timing.xml	  picosoc_stratixiv_arch_timing.blif	             common	         109.26	                 	       35	      730	      0	        6	        0	          0	        success	     v8.0.0-3092-g466b8bb65	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-11T12:04:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1044492	      18	                  17	                   16969	                16357	                  1	                   6291	                  771	                     39	            29	             1131	               LAB	                        auto	         42.59	      83985	                  18.63	       0.17	               6.8596	          -44502.8	              -5.8596	               6.8596	                                                         0.0563193	                          0.0389059	              5.29507	                           3.56945	               115029	             -1	                 -1	                        -1	                 -1	               0	                       0	                      2.05958e+07	         18210.3	                28	                                 7.31581	              7.31581	                                             -50018.3	   -6.31581	   0	         0	         12.80	                 9.67931	                               7.28898	                  
 stratixiv_arch.timing.xml	  murax_stratixiv_arch_timing.blif	               common	         21.47	                  	       35	      76	       0	        8	        0	          0	        success	     v8.0.0-3092-g466b8bb65	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-11T12:04:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  810988	       18	                  17	                   2291	                 2142	                   1	                   1504	                  119	                     16	            12	             192	                LAB M9K	                    auto	         4.89	       10141	                  1.53	        0.01	               4.965	           -3392.1	               -3.965	                3.86572	                                                        0.00619	                            0.00451506	             0.762473	                          0.555668	              13902	              -1	                 -1	                        -1	                 -1	               0	                       0	                      3.35078e+06	         17452.0	                44	                                 5.26229	              4.07845	                                             -3707.82	   -4.26229	   0	         0	         1.67	                  1.43595	                               1.15408	                  
