Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx2/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c228c2e156544634a44905bb8a85a28b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ShiftRegister_v1_behav xil_defaultlib.tb_ShiftRegister_v1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ShiftRegister_v1 [\ShiftRegister_v1(sr_depth=1)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_shiftregister_v1
Built simulation snapshot tb_ShiftRegister_v1_behav
