# compile vhdl design source files
vhdl xil_defaultlib  "../../../Adder.srcs/sources_1/new/CarryLookAheadAdder.vhd"
vhdl xil_defaultlib  "../../../Adder.srcs/sim_1/new/CarryLookAheadAdder_tb.vhd"

# Do not sort compile order
nosort
