
****** PlanAhead v14.7
  **** Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
INFO: [Common 17-81] Feature available: PartialReconfiguration
source C:/Users/CST/Desktop/Framework/pa.fromNetlist.tcl
# create_project -name Framework -dir "C:/Users/CST/Desktop/Framework/planAhead_run_3" -part xc7k160tffg676-2L
create_project: Time (s): elapsed = 00:00:05 . Memory (MB): peak = 400.270 ; gain = 22.145
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/CST/Desktop/Framework/Framework.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/CST/Desktop/Framework} }
# set_property target_constrs_file "k7.ucf" [current_fileset -constrset]
Adding file 'C:/Users/CST/Desktop/Framework/k7.ucf' to fileset 'constrs_1'
# add_files [list {k7.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc7k160tffg676-2L
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Framework.ngc ...
WARNING:NetListWriters:298 - No output is written to Framework.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SW_OK<15 : 0> on block Framework is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus XLXI_8/LED<15 : 0> on block Framework is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus XLXI_8/GPIOf0<15 : 0> on block Framework
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus XLXI_17/GPIOf0<7 : 0> on block Framework
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file Framework.edif ...
ngc2edif: Total memory usage is 64792 kilobytes

Parsing EDIF File [./planAhead_run_3/Framework.data/cache/Framework_ngc_zx.edif]
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'link_design' was cancelled
INFO: [Common 17-344] 'source' was cancelled
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Nov 23 14:54:58 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
