// Seed: 2023329723
module module_0 (
    input tri0 id_0,
    input wor id_1,
    input supply1 id_2,
    input wand id_3,
    output tri1 id_4,
    output uwire id_5,
    input tri id_6,
    output wor id_7
);
  wire [1 : 1  >=  -1] id_9;
  wire id_10;
  logic id_11;
  assign id_4 = -1'b0 ? 1 == 1'h0 : id_11 ? 1'd0 : {1{id_9}};
  assign module_1.id_1 = 0;
  assign id_4 = (id_6) - id_2;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input tri id_2,
    output uwire id_3
);
  always @(*) begin : LABEL_0
    $signed(60);
    ;
  end
  assign id_3 = -1 == id_1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_2,
      id_3,
      id_3,
      id_2,
      id_3
  );
endmodule
