#-----------------------------------------------------------
# Vivado v2020.2.2 (64-bit)
# SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
# IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
# Start of session at: Sat May 29 23:21:45 2021
# Process ID: 136618
# Current directory: /home/y/fpga/dct/pixel_8x8_process/project_9.runs/design_1_signal_controller_wr_0_0_synth_1
# Command line: vivado -log design_1_signal_controller_wr_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_signal_controller_wr_0_0.tcl
# Log file: /home/y/fpga/dct/pixel_8x8_process/project_9.runs/design_1_signal_controller_wr_0_0_synth_1/design_1_signal_controller_wr_0_0.vds
# Journal file: /home/y/fpga/dct/pixel_8x8_process/project_9.runs/design_1_signal_controller_wr_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_signal_controller_wr_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/y/fpga/dct/myip_start'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_signal_controller_wr_0_0 -part xczu3eg-sbva484-1-i -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_signal_controller_wr_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 136798
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2711.500 ; gain = 29.906 ; free physical = 151 ; free virtual = 1573
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_signal_controller_wr_0_0' [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/ip/design_1_signal_controller_wr_0_0/synth/design_1_signal_controller_wr_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'signal_controller_wrapper' [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/sources_1/imports/new/signal_controller_wrapper.v:23]
INFO: [Synth 8-6157] synthesizing module 'signal_controller' [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/sources_1/imports/new/signal_controller.sv:23]
	Parameter STATE_IDLE bound to: 4'b0000 
	Parameter STATE_READ bound to: 4'b0001 
	Parameter STATE_READING bound to: 4'b0010 
	Parameter STATE_CALC bound to: 4'b0011 
	Parameter STATE_WRITE bound to: 4'b0100 
	Parameter STATE_WRITEING bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'calc' [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/sources_1/imports/new/calc.sv:23]
INFO: [Synth 8-6157] synthesizing module 'dct_butterfly' [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/sources_1/imports/new/dct_butterfly.sv:23]
	Parameter MATH_COS_PI_4 bound to: 46340 - type: integer 
	Parameter MATH_SIN_PI_8 bound to: 25079 - type: integer 
	Parameter MATH_COS_PI_8 bound to: 60547 - type: integer 
	Parameter MATH_COS_3_PI_8 bound to: 25079 - type: integer 
	Parameter MATH_SIN_3_PI_8 bound to: 60547 - type: integer 
	Parameter MATH_SIN_PI_16 bound to: 12785 - type: integer 
	Parameter MATH_COS_PI_16 bound to: 64276 - type: integer 
	Parameter MATH_SIN_5_PI_16 bound to: 54491 - type: integer 
	Parameter MATH_COS_5_PI_16 bound to: 36409 - type: integer 
	Parameter MATH_COS_3_PI_16 bound to: 54491 - type: integer 
	Parameter MATH_SIN_3_PI_16 bound to: 36409 - type: integer 
	Parameter MATH_COS_7_PI_16 bound to: 12785 - type: integer 
	Parameter MATH_SIN_7_PI_16 bound to: 62276 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dct_butterfly' (1#1) [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/sources_1/imports/new/dct_butterfly.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'calc' (2#1) [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/sources_1/imports/new/calc.sv:23]
WARNING: [Synth 8-324] index 8 out of range [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/sources_1/imports/new/signal_controller.sv:171]
WARNING: [Synth 8-324] index 8 out of range [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/sources_1/imports/new/signal_controller.sv:172]
INFO: [Synth 8-6155] done synthesizing module 'signal_controller' (3#1) [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/sources_1/imports/new/signal_controller.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'signal_controller_wrapper' (4#1) [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/sources_1/imports/new/signal_controller_wrapper.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_signal_controller_wr_0_0' (5#1) [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/ip/design_1_signal_controller_wr_0_0/synth/design_1_signal_controller_wr_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2780.406 ; gain = 98.812 ; free physical = 362 ; free virtual = 2425
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2798.219 ; gain = 116.625 ; free physical = 153 ; free virtual = 2239
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2798.219 ; gain = 116.625 ; free physical = 153 ; free virtual = 2239
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2798.219 ; gain = 0.000 ; free physical = 499 ; free virtual = 2815
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2943.156 ; gain = 0.000 ; free physical = 206 ; free virtual = 2514
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2969.969 ; gain = 26.812 ; free physical = 178 ; free virtual = 2488
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2969.969 ; gain = 288.375 ; free physical = 324 ; free virtual = 2717
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2969.969 ; gain = 288.375 ; free physical = 322 ; free virtual = 2716
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2969.969 ; gain = 288.375 ; free physical = 322 ; free virtual = 2716
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2969.969 ; gain = 288.375 ; free physical = 178 ; free virtual = 2593
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 210   
	   3 Input   32 Bit       Adders := 209   
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 642   
	               16 Bit    Registers := 64    
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 85    
+---Multipliers : 
	              17x32  Multipliers := 192   
	              15x32  Multipliers := 32    
	              16x32  Multipliers := 32    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 32    
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   5 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 8     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 158   
	   3 Input    1 Bit        Muxes := 71    
	   5 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 2969.969 ; gain = 288.375 ; free physical = 156 ; free virtual = 1636
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:03:30 . Memory (MB): peak = 3345.180 ; gain = 663.586 ; free physical = 1844 ; free virtual = 3692
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:03:30 . Memory (MB): peak = 3345.180 ; gain = 663.586 ; free physical = 1844 ; free virtual = 3692
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:05 ; elapsed = 00:03:35 . Memory (MB): peak = 3454.547 ; gain = 772.953 ; free physical = 1717 ; free virtual = 3619
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:11 ; elapsed = 00:03:41 . Memory (MB): peak = 3472.195 ; gain = 790.602 ; free physical = 1729 ; free virtual = 3632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:11 ; elapsed = 00:03:41 . Memory (MB): peak = 3472.195 ; gain = 790.602 ; free physical = 1727 ; free virtual = 3630
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:15 ; elapsed = 00:03:45 . Memory (MB): peak = 3472.195 ; gain = 790.602 ; free physical = 1583 ; free virtual = 3528
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:15 ; elapsed = 00:03:45 . Memory (MB): peak = 3472.195 ; gain = 790.602 ; free physical = 1549 ; free virtual = 3494
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:16 ; elapsed = 00:03:46 . Memory (MB): peak = 3472.195 ; gain = 790.602 ; free physical = 1509 ; free virtual = 3447
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:16 ; elapsed = 00:03:46 . Memory (MB): peak = 3472.195 ; gain = 790.602 ; free physical = 1509 ; free virtual = 3447
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |  5404|
|2     |LUT1   |   882|
|3     |LUT2   | 29176|
|4     |LUT3   |  5652|
|5     |LUT4   |  5127|
|6     |LUT5   |  3079|
|7     |LUT6   |  3448|
|8     |MUXF7  |   128|
|9     |FDRE   | 14384|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:16 ; elapsed = 00:03:46 . Memory (MB): peak = 3472.195 ; gain = 790.602 ; free physical = 1509 ; free virtual = 3446
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:09 ; elapsed = 00:03:39 . Memory (MB): peak = 3472.195 ; gain = 618.852 ; free physical = 1546 ; free virtual = 3484
Synthesis Optimization Complete : Time (s): cpu = 00:01:16 ; elapsed = 00:03:46 . Memory (MB): peak = 3472.203 ; gain = 790.602 ; free physical = 1546 ; free virtual = 3484
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3472.203 ; gain = 0.000 ; free physical = 1733 ; free virtual = 3645
INFO: [Netlist 29-17] Analyzing 5532 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3547.711 ; gain = 0.000 ; free physical = 1623 ; free virtual = 3558
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:39 ; elapsed = 00:04:05 . Memory (MB): peak = 3547.711 ; gain = 1157.352 ; free physical = 1790 ; free virtual = 3726
INFO: [Common 17-1381] The checkpoint '/home/y/fpga/dct/pixel_8x8_process/project_9.runs/design_1_signal_controller_wr_0_0_synth_1/design_1_signal_controller_wr_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3579.727 ; gain = 32.016 ; free physical = 1744 ; free virtual = 3673
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 19 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/y/fpga/dct/pixel_8x8_process/project_9.runs/design_1_signal_controller_wr_0_0_synth_1/design_1_signal_controller_wr_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3579.727 ; gain = 0.000 ; free physical = 1702 ; free virtual = 3691
INFO: [runtcl-4] Executing : report_utilization -file design_1_signal_controller_wr_0_0_utilization_synth.rpt -pb design_1_signal_controller_wr_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 29 23:26:36 2021...
