// Seed: 3012700589
module module_0 (
    input supply1 id_0,
    input wire id_1,
    output supply0 id_2,
    output uwire id_3
);
  wire id_5;
  module_2 modCall_1 ();
  assign id_2 = id_1;
  assign module_1.id_2 = 0;
  logic id_6;
  not primCall (id_2, id_5);
endmodule
module module_1 (
    input  uwire id_0,
    output logic id_1,
    output wor   id_2,
    input  tri0  id_3,
    output wor   id_4
);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_4
  );
  always @(posedge 1 == -1) id_1 = #1 id_3;
endmodule
module module_2;
  wire  id_1;
  logic id_2 = id_1;
  wire  id_3;
  ;
  assign id_3 = id_2;
endmodule
