LISTING FOR LOGIC DESCRIPTION FILE: MMU_16V8.pld                     Page 1

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Sat Sep 19 12:51:01 2020

  1:/*
  2:    C25953-20 EMMU GAL 16v8 implementation that is fully functional,
  3:    but not 1:1 pin compatible (aditional wiring required). 
  4:    Copyright (C) 2020  Bartosz Mikulski
  5:
  6:    This program is free software: you can redistribute it and/or modify
  7:    it under the terms of the GNU General Public License as published by
  8:    the Free Software Foundation, either version 3 of the License, or
  9:    any later version.
 10:
 11:    This program is distributed in the hope that it will be useful,
 12:    but WITHOUT ANY WARRANTY; without even the implied warranty of
 13:    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 14:    GNU General Public License for more details.
 15:
 16:    You should have received a copy of the GNU General Public License
 17:    along with this program.  If not, see <https://www.gnu.org/licenses/>.
 18:*/
 19:
 20:Name     mmu_16v8 ;
 21:PartNo   GAL16v8 ;
 22:Date     5/8/2019 ;
 23:Revision 03 ;
 24:Designer Bartosz Mikulski ;
 25:Company  Mikulski Lab ;
 26:Assembly None ;
 27:Location  ;
 28:Device   g16v8a;
 29:
 30:/* *************** INPUT PINS *********************/
 31:PIN 1 = CLK                        ; /*                                 */ 
 32:PIN 2 = A14                        ; /*                                 */ 
 33:PIN 3 = A15                        ; /*                                 */ 
 34:PIN 4 = PB2_BA14                   ; /*                                 */ 
 35:PIN 5 = PB3_BA15                   ; /*                                 */ 
 36:PIN 6 = PB4_CBE                    ; /*                                 */ 
 37:PIN 7 = CAS                        ; /*                                 */ 
 38:PIN 8 = HALT                         ; /*                                 */ 
 39:PIN 11 = !OE                       ; /*                                 */ 
 40:PIN 17 = PB5_VBE                   ; /*                                 */ 
 41:PIN 18 = PHI2                      ; /*                                 */ 
 42:
 43:/* *************** OUTPUT PINS *********************/
 44:PIN 12 = LHALT;
 45:PIN 13 = CASBANK                  ; /*                                 */ 
 46:PIN 14 = CASMAIN                  ; /*                                 */ 
 47:PIN 15 = FA14                     ; /*                                 */ 
 48:PIN 16 = FA15                     ; /*                                 */
 49:PIN 19 = O2;
 50:
 51:LHALT.D = HALT;
 52:O2 = !PHI2;
 53:

LISTING FOR LOGIC DESCRIPTION FILE: MMU_16V8.pld                     Page 2

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Sat Sep 19 12:51:01 2020

 54:$define mux_sel ((!A15 & A14) & ((!PB4_CBE & LHALT) # (!PB5_VBE & !LHALT)))
 55:
 56:FA14 = !((A14 & !((!A15 & A14) & ((!PB4_CBE & LHALT) # (!PB5_VBE & !LHALT)))) # (PB2_BA14 & ((!A15 & A14) & ((!PB4_CBE & LHALT) # (!PB5_VBE & !LHALT)))));
 57:FA15 = !((A15 & !((!A15 & A14) & ((!PB4_CBE & LHALT) # (!PB5_VBE & !LHALT)))) # (PB3_BA15 & ((!A15 & A14) & ((!PB4_CBE & LHALT) # (!PB5_VBE & !LHALT)))));
 58:
 59:CASBANK = !((!CAS & PHI2) & ((!A15 & A14) & ((!PB4_CBE & LHALT) # (!PB5_VBE & !LHALT)))); 
 60:CASMAIN = !((!CAS & PHI2) & !((!A15 & A14) & ((!PB4_CBE & LHALT) # (!PB5_VBE & !LHALT))));
 61:
 62:



Jedec Fuse Checksum       (554c)
Jedec Transmit Checksum   (178b)
