$date
  Mon Feb 28 15:49:51 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module prio_tb $end
$var reg 4 ! input[3:0] $end
$var reg 2 " index[1:0] $end
$var reg 1 # valid $end
$scope module prio_0 $end
$var reg 4 $ input[3:0] $end
$var reg 2 % index[1:0] $end
$var reg 1 & valid $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b1000 !
b11 "
1#
b1000 $
b11 %
1&
#1000000
b0100 !
b10 "
b0100 $
b10 %
#2000000
b0010 !
b01 "
b0010 $
b01 %
#3000000
b0001 !
b00 "
b0001 $
b00 %
#4000000
b0000 !
0#
b0000 $
0&
#5000000
