// Seed: 1418513279
module module_0 (
    input id_0,
    input id_1,
    output logic id_2
);
  assign id_2 = 1;
  logic id_3;
  assign id_2 = id_1 + 1;
  assign id_2 = 1 - id_0 & 1 && (1);
endmodule
