# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../uart.srcs/sources_1/new/MAIN.vhd" \
"../../../../uart.srcs/sources_1/imports/ASDi/ELABORATO FINALE/esercizio_8_1/esercizio_8_1.srcs/sources_1/new/MEM.vhd" \
"../../../../uart.srcs/sources_1/imports/ASDi/ELABORATO FINALE/esercizio_8_1/esercizio_8_1.srcs/sources_1/new/ROM_N_M.vhd" \
"../../../../uart.srcs/sources_1/imports/ASDi/LEZIONI/5-Protocolli e architetture per la comunicazione/interfaccia seriale/RS232RefComp.vhd" \
"../../../../uart.srcs/sources_1/new/UC_A.vhd" \
"../../../../uart.srcs/sources_1/new/UC_B.vhd" \
"../../../../uart.srcs/sources_1/imports/ASDi/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/cont_mod8.vhd" \
"../../../../uart.srcs/sources_1/new/sistema_A.vhd" \
"../../../../uart.srcs/sources_1/new/sistema_B.vhd" \
"../../../../uart.srcs/sim_1/new/TB_MAIN.vhd" \

# Do not sort compile order
nosort
