library IEEE;
use IEEE.std_logic_1164.all;
use ieee.numeric_std.all;

entity counter is
  	generic (
    	N : integer := 6  -- nÃºmero de bits (padrÃ£o = 6)
  	);
    port (
    	clk	: in STD_LOGIC;
        rst : in STD_LOGIC;
        count : in STD_LOGIC;
        A	: out unsigned(N-1 downto 0);
	);
end counter;

architecture behavior of counter is
	signal counter_reg : unsigned(N-1 downto 0) := (others => '0');
begin
	process (clk)
    begin
    	if rising_edge(clk) then
        	if rst = '1' then
            	counter_reg <= (others => '0');
            else if count = '1' then
            	counter_reg <= coounter_reg + 1;
            end if;
        end if;
    end process;
    
    A <= counter_reg;
end behavior;