

================================================================
== Vitis HLS Report for 'D_drain_IO_L1_out_wrapper_1_2_x0'
================================================================
* Date:           Sun Sep 18 13:52:39 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4873|     4873|  16.242 us|  16.242 us|  4873|  4873|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                      Loop Name                                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- D_drain_IO_L1_out_wrapper_1_2_x0_loop_1_D_drain_IO_L1_out_wrapper_1_2_x0_loop_2   |     4872|     4872|       203|          -|          -|    24|        no|
        | + D_drain_IO_L1_out_wrapper_1_2_x0_loop_3_D_drain_IO_L1_out_wrapper_1_2_x0_loop_4  |      129|      129|         3|          1|          1|   128|       yes|
        | + D_drain_IO_L1_out_wrapper_1_2_x0_loop_6                                          |       70|       70|        35|          -|          -|     2|        no|
        |  ++ D_drain_IO_L1_out_wrapper_1_2_x0_loop_7                                        |       32|       32|         3|          2|          2|    16|       yes|
        |  ++ D_drain_IO_L1_out_wrapper_1_2_x0_loop_9                                        |       32|       32|         3|          2|          2|    16|       yes|
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 2, depth = 3
  * Pipeline-2: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 3
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
  Pipeline-1 : II = 2, D = 3, States = { 8 9 10 }
  Pipeline-2 : II = 2, D = 3, States = { 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 12 2 
8 --> 11 9 
9 --> 10 
10 --> 8 
11 --> 7 
12 --> 11 13 
13 --> 14 
14 --> 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_1_3_x0180, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_1_2_x0179, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_2_1_x0147, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_1_3_x0180, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_1_2_x0179, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_2_1_x0147, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%local_D_V = alloca i64 1" [./dut.cpp:9604]   --->   Operation 21 'alloca' 'local_D_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln9604 = specmemcore void @_ssdm_op_SpecMemCore, i128 %local_D_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:9604]   --->   Operation 22 'specmemcore' 'specmemcore_ln9604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%br_ln9607 = br void" [./dut.cpp:9607]   --->   Operation 23 'br' 'br_ln9607' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i5 0, void, i5 %add_ln890, void %.loopexit426"   --->   Operation 24 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.70ns)   --->   "%add_ln890 = add i5 %indvar_flatten7, i5 1"   --->   Operation 25 'add' 'add_ln890' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.63ns)   --->   "%icmp_ln890 = icmp_eq  i5 %indvar_flatten7, i5 24"   --->   Operation 26 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split24, void"   --->   Operation 27 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L1_out_wrapper_1_2_x0_loop_1_D_drain_IO_L1_out_wrapper_1_2_x0_loop_2_str"   --->   Operation 28 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1433"   --->   Operation 30 'specloopname' 'specloopname_ln1461' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.38ns)   --->   "%br_ln9616 = br void" [./dut.cpp:9616]   --->   Operation 31 'br' 'br_ln9616' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln9675 = ret" [./dut.cpp:9675]   --->   Operation 32 'ret' 'ret_ln9675' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.25>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 0, void %.split24, i8 %add_ln890_70, void %.split88"   --->   Operation 33 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%c7_V = phi i4 0, void %.split24, i4 %select_ln890_38, void %.split88"   --->   Operation 34 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%c8_V = phi i5 0, void %.split24, i5 %add_ln691_891, void %.split88"   --->   Operation 35 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.70ns)   --->   "%add_ln890_70 = add i8 %indvar_flatten, i8 1"   --->   Operation 36 'add' 'add_ln890_70' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.58ns)   --->   "%icmp_ln890_814 = icmp_eq  i8 %indvar_flatten, i8 128"   --->   Operation 37 'icmp' 'icmp_ln890_814' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_814, void %.split10, void %.preheader5.preheader"   --->   Operation 38 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.70ns)   --->   "%add_ln691 = add i4 %c7_V, i4 1"   --->   Operation 39 'add' 'add_ln691' <Predicate = (!icmp_ln890_814)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.63ns)   --->   "%icmp_ln890_815 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 40 'icmp' 'icmp_ln890_815' <Predicate = (!icmp_ln890_814)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.27ns)   --->   "%select_ln890 = select i1 %icmp_ln890_815, i5 0, i5 %c8_V"   --->   Operation 41 'select' 'select_ln890' <Predicate = (!icmp_ln890_814)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.35ns)   --->   "%select_ln890_38 = select i1 %icmp_ln890_815, i4 %add_ln691, i4 %c7_V"   --->   Operation 42 'select' 'select_ln890_38' <Predicate = (!icmp_ln890_814)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_469 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %select_ln890_38, i32 2"   --->   Operation 43 'bitselect' 'tmp_469' <Predicate = (!icmp_ln890_814)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln890 = trunc i4 %select_ln890_38"   --->   Operation 44 'trunc' 'trunc_ln890' <Predicate = (!icmp_ln890_814)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln890, i1 %tmp_469" [./dut.cpp:9626]   --->   Operation 45 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln890_814)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln9626 = zext i6 %tmp" [./dut.cpp:9626]   --->   Operation 46 'zext' 'zext_ln9626' <Predicate = (!icmp_ln890_814)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%local_D_V_addr = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln9626" [./dut.cpp:9626]   --->   Operation 47 'getelementptr' 'local_D_V_addr' <Predicate = (!icmp_ln890_814)> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (1.20ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:9626]   --->   Operation 48 'load' 'out_data_V' <Predicate = (!icmp_ln890_814)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_3 : Operation 49 [1/1] (0.70ns)   --->   "%add_ln691_891 = add i5 %select_ln890, i5 1"   --->   Operation 49 'add' 'add_ln691_891' <Predicate = (!icmp_ln890_814)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.21>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L1_out_wrapper_1_2_x0_loop_3_D_drain_IO_L1_out_wrapper_1_2_x0_loop_4_str"   --->   Operation 50 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_814)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 51 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_814)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln9618 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_536" [./dut.cpp:9618]   --->   Operation 52 'specpipeline' 'specpipeline_ln9618' <Predicate = (!icmp_ln890_814)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln9618 = specloopname void @_ssdm_op_SpecLoopName, void @empty_225" [./dut.cpp:9618]   --->   Operation 53 'specloopname' 'specloopname_ln9618' <Predicate = (!icmp_ln890_814)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.21ns)   --->   "%data_split_V_0_38 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_D_drain_PE_2_1_x0147" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 54 'read' 'data_split_V_0_38' <Predicate = (!icmp_ln890_814)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 55 [1/2] (1.20ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:9626]   --->   Operation 55 'load' 'out_data_V' <Predicate = (!icmp_ln890_814)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%data_split_V_0 = trunc i128 %out_data_V"   --->   Operation 56 'trunc' 'data_split_V_0' <Predicate = (!icmp_ln890_814)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%data_split_V_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 32, i32 63"   --->   Operation 57 'partselect' 'data_split_V_1' <Predicate = (!icmp_ln890_814)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%data_split_V_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 64, i32 95"   --->   Operation 58 'partselect' 'data_split_V_2' <Predicate = (!icmp_ln890_814)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%data_split_V_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 96, i32 127"   --->   Operation 59 'partselect' 'data_split_V_3' <Predicate = (!icmp_ln890_814)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.65ns)   --->   "%switch_ln9636 = switch i2 %trunc_ln890, void %branch3, i2 0, void %.split88, i2 1, void %branch1, i2 2, void %branch2" [./dut.cpp:9636]   --->   Operation 60 'switch' 'switch_ln9636' <Predicate = (!icmp_ln890_814)> <Delay = 0.65>
ST_4 : Operation 61 [1/1] (0.38ns)   --->   "%br_ln9636 = br void %.split88" [./dut.cpp:9636]   --->   Operation 61 'br' 'br_ln9636' <Predicate = (!icmp_ln890_814 & trunc_ln890 == 2)> <Delay = 0.38>
ST_4 : Operation 62 [1/1] (0.38ns)   --->   "%br_ln9636 = br void %.split88" [./dut.cpp:9636]   --->   Operation 62 'br' 'br_ln9636' <Predicate = (!icmp_ln890_814 & trunc_ln890 == 1)> <Delay = 0.38>
ST_4 : Operation 63 [1/1] (0.38ns)   --->   "%br_ln9636 = br void %.split88" [./dut.cpp:9636]   --->   Operation 63 'br' 'br_ln9636' <Predicate = (!icmp_ln890_814 & trunc_ln890 == 3)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 1.20>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%v1_V = phi i32 %data_split_V_0_38, void %branch3, i32 %data_split_V_3, void %branch2, i32 %data_split_V_3, void %branch1, i32 %data_split_V_3, void %.split10"   --->   Operation 64 'phi' 'v1_V' <Predicate = (!icmp_ln890_814)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%v2_V_1754 = phi i32 %data_split_V_2, void %branch3, i32 %data_split_V_0_38, void %branch2, i32 %data_split_V_2, void %branch1, i32 %data_split_V_2, void %.split10"   --->   Operation 65 'phi' 'v2_V_1754' <Predicate = (!icmp_ln890_814)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%v2_V_1753 = phi i32 %data_split_V_1, void %branch3, i32 %data_split_V_1, void %branch2, i32 %data_split_V_0_38, void %branch1, i32 %data_split_V_1, void %.split10"   --->   Operation 66 'phi' 'v2_V_1753' <Predicate = (!icmp_ln890_814)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%v2_V = phi i32 %data_split_V_0, void %branch3, i32 %data_split_V_0, void %branch2, i32 %data_split_V_0, void %branch1, i32 %data_split_V_0_38, void %.split10"   --->   Operation 67 'phi' 'v2_V' <Predicate = (!icmp_ln890_814)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %v1_V, i32 %v2_V_1754, i32 %v2_V_1753, i32 %v2_V"   --->   Operation 68 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln890_814)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.20ns)   --->   "%store_ln9638 = store i128 %p_Result_s, i5 %local_D_V_addr" [./dut.cpp:9638]   --->   Operation 69 'store' 'store_ln9638' <Predicate = (!icmp_ln890_814)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 70 'br' 'br_ln0' <Predicate = (!icmp_ln890_814)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.38>
ST_6 : Operation 71 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader5"   --->   Operation 71 'br' 'br_ln890' <Predicate = true> <Delay = 0.38>

State 7 <SV = 4> <Delay = 0.62>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%c4_V = phi i3 %add_ln691_894, void %.loopexit, i3 2, void %.preheader5.preheader"   --->   Operation 72 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.49ns)   --->   "%icmp_ln890_816 = icmp_eq  i3 %c4_V, i3 4"   --->   Operation 73 'icmp' 'icmp_ln890_816' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 74 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln9642 = br i1 %icmp_ln890_816, void %.split20, void %.loopexit426" [./dut.cpp:9642]   --->   Operation 75 'br' 'br_ln9642' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_386"   --->   Operation 76 'specloopname' 'specloopname_ln1616' <Predicate = (!icmp_ln890_816)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.49ns)   --->   "%icmp_ln870 = icmp_eq  i3 %c4_V, i3 2"   --->   Operation 77 'icmp' 'icmp_ln870' <Predicate = (!icmp_ln890_816)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln9644 = br i1 %icmp_ln870, void %.preheader.preheader, void %.preheader3.preheader" [./dut.cpp:9644]   --->   Operation 78 'br' 'br_ln9644' <Predicate = (!icmp_ln890_816)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 79 'br' 'br_ln890' <Predicate = (!icmp_ln890_816 & !icmp_ln870)> <Delay = 0.38>
ST_7 : Operation 80 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader3"   --->   Operation 80 'br' 'br_ln890' <Predicate = (!icmp_ln890_816 & icmp_ln870)> <Delay = 0.38>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 81 'br' 'br_ln0' <Predicate = (icmp_ln890_816)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 0.70>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%c5_V_38 = phi i5 %add_ln691_893, void %.split14, i5 0, void %.preheader.preheader"   --->   Operation 82 'phi' 'c5_V_38' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.70ns)   --->   "%add_ln691_893 = add i5 %c5_V_38, i5 1"   --->   Operation 83 'add' 'add_ln691_893' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.63ns)   --->   "%icmp_ln890_818 = icmp_eq  i5 %c5_V_38, i5 16"   --->   Operation 84 'icmp' 'icmp_ln890_818' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 85 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln9659 = br i1 %icmp_ln890_818, void %.split14, void %.loopexit.loopexit" [./dut.cpp:9659]   --->   Operation 86 'br' 'br_ln9659' <Predicate = true> <Delay = 0.00>

State 9 <SV = 6> <Delay = 2.43>
ST_9 : Operation 87 [1/1] (1.21ns)   --->   "%fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_1_3_x0180" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 87 'read' 'fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_read' <Predicate = (!icmp_ln890_818)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_9 : Operation 88 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_1_2_x0179, i128 %fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_read" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 88 'write' 'write_ln174' <Predicate = (!icmp_ln890_818)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>

State 10 <SV = 7> <Delay = 2.43>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%specpipeline_ln9659 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_536" [./dut.cpp:9659]   --->   Operation 89 'specpipeline' 'specpipeline_ln9659' <Predicate = (!icmp_ln890_818)> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln9659 = specloopname void @_ssdm_op_SpecLoopName, void @empty_382" [./dut.cpp:9659]   --->   Operation 90 'specloopname' 'specloopname_ln9659' <Predicate = (!icmp_ln890_818)> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (1.21ns)   --->   "%fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_read_1 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_1_3_x0180" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 91 'read' 'fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_read_1' <Predicate = (!icmp_ln890_818)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_10 : Operation 92 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_1_2_x0179, i128 %fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_read_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 92 'write' 'write_ln174' <Predicate = (!icmp_ln890_818)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 93 'br' 'br_ln0' <Predicate = (!icmp_ln890_818)> <Delay = 0.00>

State 11 <SV = 6> <Delay = 0.57>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 94 'br' 'br_ln0' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 95 'br' 'br_ln0' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.57ns)   --->   "%add_ln691_894 = add i3 %c4_V, i3 1"   --->   Operation 96 'add' 'add_ln691_894' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 97 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 12 <SV = 5> <Delay = 1.20>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %add_ln691_892, void %.split18, i5 0, void %.preheader3.preheader"   --->   Operation 98 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.70ns)   --->   "%add_ln691_892 = add i5 %c5_V, i5 1"   --->   Operation 99 'add' 'add_ln691_892' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 100 [1/1] (0.63ns)   --->   "%icmp_ln890_817 = icmp_eq  i5 %c5_V, i5 16"   --->   Operation 100 'icmp' 'icmp_ln890_817' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 101 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln9645 = br i1 %icmp_ln890_817, void %.split18, void %.loopexit.loopexit32" [./dut.cpp:9645]   --->   Operation 102 'br' 'br_ln9645' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %c5_V, i1 0" [./dut.cpp:9652]   --->   Operation 103 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln890_817)> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln9652 = zext i6 %tmp_s" [./dut.cpp:9652]   --->   Operation 104 'zext' 'zext_ln9652' <Predicate = (!icmp_ln890_817)> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%local_D_V_addr_75 = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln9652" [./dut.cpp:9652]   --->   Operation 105 'getelementptr' 'local_D_V_addr_75' <Predicate = (!icmp_ln890_817)> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%or_ln9652 = or i6 %tmp_s, i6 1" [./dut.cpp:9652]   --->   Operation 106 'or' 'or_ln9652' <Predicate = (!icmp_ln890_817)> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_92 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 0, i6 %or_ln9652" [./dut.cpp:9652]   --->   Operation 107 'bitconcatenate' 'tmp_92' <Predicate = (!icmp_ln890_817)> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%local_D_V_addr_76 = getelementptr i128 %local_D_V, i64 0, i64 %tmp_92" [./dut.cpp:9652]   --->   Operation 108 'getelementptr' 'local_D_V_addr_76' <Predicate = (!icmp_ln890_817)> <Delay = 0.00>
ST_12 : Operation 109 [2/2] (1.20ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_75" [./dut.cpp:9652]   --->   Operation 109 'load' 'local_D_V_load' <Predicate = (!icmp_ln890_817)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_12 : Operation 110 [2/2] (1.20ns)   --->   "%local_D_V_load_1 = load i5 %local_D_V_addr_76" [./dut.cpp:9652]   --->   Operation 110 'load' 'local_D_V_load_1' <Predicate = (!icmp_ln890_817)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 13 <SV = 6> <Delay = 2.41>
ST_13 : Operation 111 [1/2] (1.20ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_75" [./dut.cpp:9652]   --->   Operation 111 'load' 'local_D_V_load' <Predicate = (!icmp_ln890_817)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_13 : Operation 112 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_1_2_x0179, i128 %local_D_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 112 'write' 'write_ln174' <Predicate = (!icmp_ln890_817)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_13 : Operation 113 [1/2] (1.20ns)   --->   "%local_D_V_load_1 = load i5 %local_D_V_addr_76" [./dut.cpp:9652]   --->   Operation 113 'load' 'local_D_V_load_1' <Predicate = (!icmp_ln890_817)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 14 <SV = 7> <Delay = 1.21>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%specpipeline_ln9645 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_536" [./dut.cpp:9645]   --->   Operation 114 'specpipeline' 'specpipeline_ln9645' <Predicate = (!icmp_ln890_817)> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln9645 = specloopname void @_ssdm_op_SpecLoopName, void @empty_228" [./dut.cpp:9645]   --->   Operation 115 'specloopname' 'specloopname_ln9645' <Predicate = (!icmp_ln890_817)> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_1_2_x0179, i128 %local_D_V_load_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 116 'write' 'write_ln174' <Predicate = (!icmp_ln890_817)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3"   --->   Operation 117 'br' 'br_ln0' <Predicate = (!icmp_ln890_817)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten7') with incoming values : ('add_ln890') [14]  (0.387 ns)

 <State 2>: 0.707ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten7') with incoming values : ('add_ln890') [14]  (0 ns)
	'add' operation ('add_ln890') [15]  (0.707 ns)

 <State 3>: 2.26ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('select_ln890_38') [25]  (0 ns)
	'add' operation ('add_ln691') [31]  (0.708 ns)
	'select' operation ('select_ln890_38') [36]  (0.351 ns)
	'getelementptr' operation ('local_D_V_addr', ./dut.cpp:9626) [41]  (0 ns)
	'load' operation ('out_data.V', ./dut.cpp:9626) on array 'local_D.V', ./dut.cpp:9604 [45]  (1.2 ns)

 <State 4>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_D_drain_PE_2_1_x0147' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [44]  (1.22 ns)

 <State 5>: 1.2ns
The critical path consists of the following:
	'phi' operation ('data_split.V[3]') with incoming values : ('data_split.V[0]', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) ('data_split.V[3]') [58]  (0 ns)
	'store' operation ('store_ln9638', ./dut.cpp:9638) of variable '__Result__' on array 'local_D.V', ./dut.cpp:9604 [63]  (1.2 ns)

 <State 6>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c4.V') with incoming values : ('add_ln691_894') [69]  (0.387 ns)

 <State 7>: 0.622ns
The critical path consists of the following:
	'phi' operation ('c4.V') with incoming values : ('add_ln691_894') [69]  (0 ns)
	'icmp' operation ('icmp_ln890_816') [70]  (0.5 ns)
	blocking operation 0.122 ns on control path)

 <State 8>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_893') [80]  (0 ns)
	'add' operation ('add_ln691_893') [81]  (0.707 ns)

 <State 9>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_D_drain_D_drain_IO_L1_out_1_3_x0180' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [88]  (1.22 ns)
	fifo write on port 'fifo_D_drain_D_drain_IO_L1_out_1_2_x0179' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [89]  (1.22 ns)

 <State 10>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_D_drain_D_drain_IO_L1_out_1_3_x0180' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [90]  (1.22 ns)
	fifo write on port 'fifo_D_drain_D_drain_IO_L1_out_1_2_x0179' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [91]  (1.22 ns)

 <State 11>: 0.572ns
The critical path consists of the following:
	'add' operation ('add_ln691_894') [120]  (0.572 ns)

 <State 12>: 1.2ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_892') [98]  (0 ns)
	'getelementptr' operation ('local_D_V_addr_75', ./dut.cpp:9652) [106]  (0 ns)
	'load' operation ('local_D_V_load', ./dut.cpp:9652) on array 'local_D.V', ./dut.cpp:9604 [112]  (1.2 ns)

 <State 13>: 2.42ns
The critical path consists of the following:
	'load' operation ('local_D_V_load', ./dut.cpp:9652) on array 'local_D.V', ./dut.cpp:9604 [112]  (1.2 ns)
	fifo write on port 'fifo_D_drain_D_drain_IO_L1_out_1_2_x0179' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [113]  (1.22 ns)

 <State 14>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_D_drain_D_drain_IO_L1_out_1_2_x0179' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [115]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
