Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Aug 21 12:11:44 2023
| Host         : DESKTOP-DI2J504 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file thinpad_top_control_sets_placed.rpt
| Design       : thinpad_top
| Device       : xc7a200t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    61 |
|    Minimum number of control sets                        |    61 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    72 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    61 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    48 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              89 |           38 |
| No           | No                    | Yes                    |             102 |           48 |
| No           | Yes                   | No                     |             366 |          168 |
| Yes          | No                    | No                     |             103 |           35 |
| Yes          | No                    | Yes                    |              22 |            7 |
| Yes          | Yes                   | No                     |            1166 |          559 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+----------------+
|                Clock Signal                |                               Enable Signal                              |                                         Set/Reset Signal                                         | Slice Load Count | Bel Load Count |
+--------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+----------------+
|  clock_gen/inst/clk_out1                   | sram_ctrl_double_try_0/ext_uart_r/tickgen/OversamplingTick               |                                                                                                  |                1 |              1 |
|  clock_gen/inst/clk_out1                   |                                                                          | reset_of_clk10M_i_1_n_0                                                                          |                1 |              1 |
|  clock_gen/inst/clk_out1                   |                                                                          | sram_ctrl_double_try_0/trance/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2 |                1 |              1 |
|  clock_gen/inst/clk_out1                   |                                                                          | sram_ctrl_double_try_0/read/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2   |                1 |              1 |
| ~clock_gen/inst/clk_out1                   |                                                                          |                                                                                                  |                1 |              1 |
|  trymips0/id0/pre_load_baseram_reg_i_2_n_0 |                                                                          | trymips0/id0/store_baseram_reg_i_3_n_0                                                           |                2 |              2 |
|  trymips0/id0/store_baseram_reg_i_2_n_0    |                                                                          | trymips0/id0/store_baseram_reg_i_3_n_0                                                           |                1 |              2 |
|  clock_gen/inst/clk_out1                   | sram_ctrl_double_try_0/ext_uart_t/tickgen/Acc_reg[21]_0[0]               |                                                                                                  |                4 |              8 |
|  clock_gen/inst/clk_out1                   | sram_ctrl_double_try_0/ext_uart_r/tickgen/FSM_onehot_RxD_state_reg[3][0] |                                                                                                  |                3 |              8 |
|  clock_gen/inst/clk_out1                   |                                                                          | sram_ctrl_double_try_0/read/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_i      |                3 |              8 |
|  clock_gen/inst/clk_out1                   | sram_ctrl_double_try_0/ext_uart_t/tickgen/E[0]                           |                                                                                                  |                3 |             11 |
|  clock_gen/inst/clk_out1                   | sram_ctrl_double_try_0/ext_uart_r/tickgen/E[0]                           |                                                                                                  |                3 |             11 |
|  clock_gen/inst/clk_out1                   | trymips0/ex_mem0/mem_wd[4]_i_1_n_0                                       | reset_of_clk10M_BUFG                                                                             |                6 |             14 |
|  clock_gen/inst/clk_out1                   |                                                                          | sram_ctrl_double_try_0/trance/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_i    |                5 |             16 |
|  clock_gen/inst/clk_out1                   |                                                                          | sram_ctrl_double_try_0/ext_uart_t/FSM_onehot_TxD_state_reg_n_0_[0]                               |                5 |             19 |
|  clock_gen/inst/clk_out1                   | sram_ctrl_double_try_0/ext_ram_addr[19]_i_1_n_0                          | reset_of_clk10M_BUFG                                                                             |                7 |             22 |
|                                            |                                                                          | trymips0/id0/reg2_o_reg[31]_i_2_n_0                                                              |               14 |             32 |
| ~reset_of_clk10M_BUFG                      |                                                                          |                                                                                                  |               15 |             32 |
|  clock_btn_IBUF_BUFG                       |                                                                          | reset_btn_IBUF                                                                                   |               11 |             32 |
|  clock_gen/inst/clk_out1                   | trymips0/mem_wb0/wb_wreg_reg_16[0]                                       | reset_of_clk10M_BUFG                                                                             |               15 |             32 |
|                                            |                                                                          | trymips0/id0/reg1_o_reg[31]_i_2_n_0                                                              |               20 |             32 |
|  clock_gen/inst/clk_out1                   | trymips0/mem_wb0/wb_wreg_reg_4[0]                                        | reset_of_clk10M_BUFG                                                                             |               22 |             32 |
|  clock_gen/inst/clk_out1                   | trymips0/mem_wb0/wb_wreg_reg_22[0]                                       | reset_of_clk10M_BUFG                                                                             |               19 |             32 |
|  clock_gen/inst/clk_out1                   | trymips0/id_ex0/CE                                                       | trymips0/ex_mem0/mem_mem_addr_reg[23]_0                                                          |                9 |             32 |
|  clock_gen/inst/clk_out1                   | trymips0/if_id0/id_inst[31]_i_1_n_0                                      |                                                                                                  |               11 |             32 |
|  clock_gen/inst/clk_out1                   | trymips0/if_id0/id_pc[31]_i_1_n_0                                        | reset_of_clk10M_BUFG                                                                             |               16 |             32 |
|  clock_gen/inst/clk_out1                   | trymips0/if_id0/E[0]                                                     |                                                                                                  |               10 |             32 |
|  clock_gen/inst/clk_out1                   | trymips0/if_id0/E[0]                                                     | trymips0/pc_reg0/p_0_in                                                                          |               11 |             32 |
|  clock_gen/inst/clk_out1                   | trymips0/mem_wb0/E[0]                                                    | reset_of_clk10M_BUFG                                                                             |               10 |             32 |
|  clock_gen/inst/clk_out1                   | trymips0/mem_wb0/wb_wreg_reg_11[0]                                       | reset_of_clk10M_BUFG                                                                             |               13 |             32 |
|  clock_gen/inst/clk_out1                   | trymips0/mem_wb0/wb_wreg_reg_13[0]                                       | reset_of_clk10M_BUFG                                                                             |               18 |             32 |
|  clock_gen/inst/clk_out1                   | trymips0/mem_wb0/wb_wreg_reg_15[0]                                       | reset_of_clk10M_BUFG                                                                             |               16 |             32 |
|  clock_gen/inst/clk_out1                   | trymips0/mem_wb0/wb_wreg_reg_18[0]                                       | reset_of_clk10M_BUFG                                                                             |               12 |             32 |
|  clock_gen/inst/clk_out1                   | trymips0/mem_wb0/wb_wreg_reg_21[0]                                       | reset_of_clk10M_BUFG                                                                             |               21 |             32 |
|  clock_gen/inst/clk_out1                   | trymips0/mem_wb0/wb_wreg_reg_26[0]                                       | reset_of_clk10M_BUFG                                                                             |               17 |             32 |
|  clock_gen/inst/clk_out1                   | trymips0/mem_wb0/wb_wreg_reg_27[0]                                       | reset_of_clk10M_BUFG                                                                             |               15 |             32 |
|  clock_gen/inst/clk_out1                   | trymips0/mem_wb0/wb_wreg_reg_28[0]                                       | reset_of_clk10M_BUFG                                                                             |               20 |             32 |
|  clock_gen/inst/clk_out1                   | trymips0/mem_wb0/wb_wreg_reg_29[0]                                       | reset_of_clk10M_BUFG                                                                             |               22 |             32 |
|  clock_gen/inst/clk_out1                   | trymips0/mem_wb0/wb_wreg_reg_6[0]                                        | reset_of_clk10M_BUFG                                                                             |               22 |             32 |
|  clock_gen/inst/clk_out1                   | trymips0/mem_wb0/wb_wreg_reg_0[0]                                        | reset_of_clk10M_BUFG                                                                             |               10 |             32 |
|  clock_gen/inst/clk_out1                   | trymips0/mem_wb0/wb_wreg_reg_10[0]                                       | reset_of_clk10M_BUFG                                                                             |               15 |             32 |
|  clock_gen/inst/clk_out1                   | trymips0/mem_wb0/wb_wreg_reg_7[0]                                        | reset_of_clk10M_BUFG                                                                             |               20 |             32 |
|  clock_gen/inst/clk_out1                   | trymips0/mem_wb0/wb_wreg_reg_8[0]                                        | reset_of_clk10M_BUFG                                                                             |               15 |             32 |
|  clock_gen/inst/clk_out1                   | trymips0/mem_wb0/wb_wreg_reg_9[0]                                        | reset_of_clk10M_BUFG                                                                             |               12 |             32 |
|  clock_gen/inst/clk_out1                   | trymips0/mem_wb0/wb_wreg_reg_23[0]                                       | reset_of_clk10M_BUFG                                                                             |               15 |             32 |
|  clock_gen/inst/clk_out1                   | trymips0/mem_wb0/wb_wreg_reg_12[0]                                       | reset_of_clk10M_BUFG                                                                             |               16 |             32 |
|  clock_gen/inst/clk_out1                   | trymips0/mem_wb0/wb_wreg_reg_1[0]                                        | reset_of_clk10M_BUFG                                                                             |               13 |             32 |
|  clock_gen/inst/clk_out1                   | trymips0/mem_wb0/wb_wreg_reg_14[0]                                       | reset_of_clk10M_BUFG                                                                             |               15 |             32 |
|  clock_gen/inst/clk_out1                   | trymips0/mem_wb0/wb_wreg_reg_17[0]                                       | reset_of_clk10M_BUFG                                                                             |               13 |             32 |
|  clock_gen/inst/clk_out1                   | trymips0/mem_wb0/wb_wreg_reg_19[0]                                       | reset_of_clk10M_BUFG                                                                             |               15 |             32 |
|  clock_gen/inst/clk_out1                   | trymips0/mem_wb0/wb_wreg_reg_2[0]                                        | reset_of_clk10M_BUFG                                                                             |               19 |             32 |
|  clock_gen/inst/clk_out1                   | trymips0/mem_wb0/wb_wreg_reg_20[0]                                       | reset_of_clk10M_BUFG                                                                             |               22 |             32 |
|  clock_gen/inst/clk_out1                   | trymips0/mem_wb0/wb_wreg_reg_3[0]                                        | reset_of_clk10M_BUFG                                                                             |               12 |             32 |
|  clock_gen/inst/clk_out1                   | trymips0/mem_wb0/wb_wreg_reg_24[0]                                       | reset_of_clk10M_BUFG                                                                             |               11 |             32 |
|  clock_gen/inst/clk_out1                   | trymips0/mem_wb0/wb_wreg_reg_25[0]                                       | reset_of_clk10M_BUFG                                                                             |               14 |             32 |
|  clock_gen/inst/clk_out1                   | trymips0/mem_wb0/wb_wreg_reg_5[0]                                        | reset_of_clk10M_BUFG                                                                             |               23 |             32 |
|  clock_gen/inst/clk_out1                   |                                                                          |                                                                                                  |               22 |             58 |
|  clock_gen/inst/clk_out1                   | trymips0/if_id0/id_pc_delay                                              | reset_of_clk10M_BUFG                                                                             |               15 |             64 |
|  clock_gen/inst/clk_out1                   |                                                                          | trymips0/ex_mem0/mem_wdata[31]_i_1_n_0                                                           |               46 |             96 |
|  clock_gen/inst/clk_out1                   |                                                                          | reset_of_clk10M_BUFG                                                                             |               53 |            100 |
|  clock_gen/inst/clk_out1                   |                                                                          | trymips0/ex_mem0/SR[0]                                                                           |               53 |            126 |
+--------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+----------------+


