{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636777774724 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636777774724 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 12 23:29:34 2021 " "Processing started: Fri Nov 12 23:29:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636777774724 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636777774724 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4final -c lab4final " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4final -c lab4final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636777774724 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_lite/20.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/20.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636777774923 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636777775146 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636777775146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/lab4final/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636777783269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636777783269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "ClockDivider.v" "" { Text "C:/intelFPGA_lite/lab4final/ClockDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636777783277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636777783277 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "lab4final.v(44) " "Verilog HDL Event Control warning at lab4final.v(44): Event Control contains a complex event expression" {  } { { "lab4final.v" "" { Text "C:/intelFPGA_lite/lab4final/lab4final.v" 44 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1636777783277 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab4final.v(44) " "Verilog HDL information at lab4final.v(44): always construct contains both blocking and non-blocking assignments" {  } { { "lab4final.v" "" { Text "C:/intelFPGA_lite/lab4final/lab4final.v" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1636777783277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4final.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4final.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4final " "Found entity 1: lab4final" {  } { { "lab4final.v" "" { Text "C:/intelFPGA_lite/lab4final/lab4final.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636777783277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636777783277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimal_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decimal_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decimal_decoder " "Found entity 1: decimal_decoder" {  } { { "decimal_decoder.v" "" { Text "C:/intelFPGA_lite/lab4final/decimal_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636777783277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636777783277 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab4final.v(13) " "Verilog HDL Instantiation warning at lab4final.v(13): instance has no name" {  } { { "lab4final.v" "" { Text "C:/intelFPGA_lite/lab4final/lab4final.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1636777783277 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4final " "Elaborating entity \"lab4final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636777783307 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab4final.v(79) " "Verilog HDL assignment warning at lab4final.v(79): truncated value with size 32 to match size of target (4)" {  } { { "lab4final.v" "" { Text "C:/intelFPGA_lite/lab4final/lab4final.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636777783307 "|lab4final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab4final.v(83) " "Verilog HDL assignment warning at lab4final.v(83): truncated value with size 32 to match size of target (4)" {  } { { "lab4final.v" "" { Text "C:/intelFPGA_lite/lab4final/lab4final.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636777783307 "|lab4final"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider ClockDivider:comb_3 " "Elaborating entity \"ClockDivider\" for hierarchy \"ClockDivider:comb_3\"" {  } { { "lab4final.v" "comb_3" { Text "C:/intelFPGA_lite/lab4final/lab4final.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636777783326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decimal_decoder decimal_decoder:d1 " "Elaborating entity \"decimal_decoder\" for hierarchy \"decimal_decoder:d1\"" {  } { { "lab4final.v" "d1" { Text "C:/intelFPGA_lite/lab4final/lab4final.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636777783326 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "decimal_decoder.v(8) " "Verilog HDL Case Statement warning at decimal_decoder.v(8): incomplete case statement has no default case item" {  } { { "decimal_decoder.v" "" { Text "C:/intelFPGA_lite/lab4final/decimal_decoder.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1636777783326 "|lab4final|decimal_decoder:d1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segment decimal_decoder.v(8) " "Verilog HDL Always Construct warning at decimal_decoder.v(8): inferring latch(es) for variable \"segment\", which holds its previous value in one or more paths through the always construct" {  } { { "decimal_decoder.v" "" { Text "C:/intelFPGA_lite/lab4final/decimal_decoder.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1636777783326 "|lab4final|decimal_decoder:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[0\] decimal_decoder.v(8) " "Inferred latch for \"segment\[0\]\" at decimal_decoder.v(8)" {  } { { "decimal_decoder.v" "" { Text "C:/intelFPGA_lite/lab4final/decimal_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636777783326 "|lab4final|decimal_decoder:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[1\] decimal_decoder.v(8) " "Inferred latch for \"segment\[1\]\" at decimal_decoder.v(8)" {  } { { "decimal_decoder.v" "" { Text "C:/intelFPGA_lite/lab4final/decimal_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636777783326 "|lab4final|decimal_decoder:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[2\] decimal_decoder.v(8) " "Inferred latch for \"segment\[2\]\" at decimal_decoder.v(8)" {  } { { "decimal_decoder.v" "" { Text "C:/intelFPGA_lite/lab4final/decimal_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636777783326 "|lab4final|decimal_decoder:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[3\] decimal_decoder.v(8) " "Inferred latch for \"segment\[3\]\" at decimal_decoder.v(8)" {  } { { "decimal_decoder.v" "" { Text "C:/intelFPGA_lite/lab4final/decimal_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636777783326 "|lab4final|decimal_decoder:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[4\] decimal_decoder.v(8) " "Inferred latch for \"segment\[4\]\" at decimal_decoder.v(8)" {  } { { "decimal_decoder.v" "" { Text "C:/intelFPGA_lite/lab4final/decimal_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636777783326 "|lab4final|decimal_decoder:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[5\] decimal_decoder.v(8) " "Inferred latch for \"segment\[5\]\" at decimal_decoder.v(8)" {  } { { "decimal_decoder.v" "" { Text "C:/intelFPGA_lite/lab4final/decimal_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636777783326 "|lab4final|decimal_decoder:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[6\] decimal_decoder.v(8) " "Inferred latch for \"segment\[6\]\" at decimal_decoder.v(8)" {  } { { "decimal_decoder.v" "" { Text "C:/intelFPGA_lite/lab4final/decimal_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636777783326 "|lab4final|decimal_decoder:d1"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimal_decoder:d1\|segment\[0\] " "Latch decimal_decoder:d1\|segment\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA digit1\[1\] " "Ports D and ENA on the latch are fed by the same signal digit1\[1\]" {  } { { "lab4final.v" "" { Text "C:/intelFPGA_lite/lab4final/lab4final.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636777783823 ""}  } { { "decimal_decoder.v" "" { Text "C:/intelFPGA_lite/lab4final/decimal_decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636777783823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimal_decoder:d1\|segment\[1\] " "Latch decimal_decoder:d1\|segment\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA digit1\[1\] " "Ports D and ENA on the latch are fed by the same signal digit1\[1\]" {  } { { "lab4final.v" "" { Text "C:/intelFPGA_lite/lab4final/lab4final.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636777783823 ""}  } { { "decimal_decoder.v" "" { Text "C:/intelFPGA_lite/lab4final/decimal_decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636777783823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimal_decoder:d1\|segment\[2\] " "Latch decimal_decoder:d1\|segment\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA digit1\[2\] " "Ports D and ENA on the latch are fed by the same signal digit1\[2\]" {  } { { "lab4final.v" "" { Text "C:/intelFPGA_lite/lab4final/lab4final.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636777783823 ""}  } { { "decimal_decoder.v" "" { Text "C:/intelFPGA_lite/lab4final/decimal_decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636777783823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimal_decoder:d1\|segment\[3\] " "Latch decimal_decoder:d1\|segment\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA digit1\[1\] " "Ports D and ENA on the latch are fed by the same signal digit1\[1\]" {  } { { "lab4final.v" "" { Text "C:/intelFPGA_lite/lab4final/lab4final.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636777783823 ""}  } { { "decimal_decoder.v" "" { Text "C:/intelFPGA_lite/lab4final/decimal_decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636777783823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimal_decoder:d1\|segment\[4\] " "Latch decimal_decoder:d1\|segment\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA digit1\[2\] " "Ports D and ENA on the latch are fed by the same signal digit1\[2\]" {  } { { "lab4final.v" "" { Text "C:/intelFPGA_lite/lab4final/lab4final.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636777783823 ""}  } { { "decimal_decoder.v" "" { Text "C:/intelFPGA_lite/lab4final/decimal_decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636777783823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimal_decoder:d1\|segment\[5\] " "Latch decimal_decoder:d1\|segment\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA digit1\[2\] " "Ports D and ENA on the latch are fed by the same signal digit1\[2\]" {  } { { "lab4final.v" "" { Text "C:/intelFPGA_lite/lab4final/lab4final.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636777783823 ""}  } { { "decimal_decoder.v" "" { Text "C:/intelFPGA_lite/lab4final/decimal_decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636777783823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimal_decoder:d1\|segment\[6\] " "Latch decimal_decoder:d1\|segment\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA digit1\[1\] " "Ports D and ENA on the latch are fed by the same signal digit1\[1\]" {  } { { "lab4final.v" "" { Text "C:/intelFPGA_lite/lab4final/lab4final.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636777783823 ""}  } { { "decimal_decoder.v" "" { Text "C:/intelFPGA_lite/lab4final/decimal_decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636777783823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimal_decoder:d2\|segment\[0\] " "Latch decimal_decoder:d2\|segment\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA digit2\[1\] " "Ports D and ENA on the latch are fed by the same signal digit2\[1\]" {  } { { "lab4final.v" "" { Text "C:/intelFPGA_lite/lab4final/lab4final.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636777783823 ""}  } { { "decimal_decoder.v" "" { Text "C:/intelFPGA_lite/lab4final/decimal_decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636777783823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimal_decoder:d2\|segment\[1\] " "Latch decimal_decoder:d2\|segment\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA digit2\[1\] " "Ports D and ENA on the latch are fed by the same signal digit2\[1\]" {  } { { "lab4final.v" "" { Text "C:/intelFPGA_lite/lab4final/lab4final.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636777783823 ""}  } { { "decimal_decoder.v" "" { Text "C:/intelFPGA_lite/lab4final/decimal_decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636777783823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimal_decoder:d2\|segment\[2\] " "Latch decimal_decoder:d2\|segment\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA digit2\[1\] " "Ports D and ENA on the latch are fed by the same signal digit2\[1\]" {  } { { "lab4final.v" "" { Text "C:/intelFPGA_lite/lab4final/lab4final.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636777783823 ""}  } { { "decimal_decoder.v" "" { Text "C:/intelFPGA_lite/lab4final/decimal_decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636777783823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimal_decoder:d2\|segment\[3\] " "Latch decimal_decoder:d2\|segment\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA digit2\[1\] " "Ports D and ENA on the latch are fed by the same signal digit2\[1\]" {  } { { "lab4final.v" "" { Text "C:/intelFPGA_lite/lab4final/lab4final.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636777783823 ""}  } { { "decimal_decoder.v" "" { Text "C:/intelFPGA_lite/lab4final/decimal_decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636777783823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimal_decoder:d2\|segment\[4\] " "Latch decimal_decoder:d2\|segment\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA digit2\[1\] " "Ports D and ENA on the latch are fed by the same signal digit2\[1\]" {  } { { "lab4final.v" "" { Text "C:/intelFPGA_lite/lab4final/lab4final.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636777783823 ""}  } { { "decimal_decoder.v" "" { Text "C:/intelFPGA_lite/lab4final/decimal_decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636777783823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimal_decoder:d2\|segment\[5\] " "Latch decimal_decoder:d2\|segment\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA digit2\[2\] " "Ports D and ENA on the latch are fed by the same signal digit2\[2\]" {  } { { "lab4final.v" "" { Text "C:/intelFPGA_lite/lab4final/lab4final.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636777783823 ""}  } { { "decimal_decoder.v" "" { Text "C:/intelFPGA_lite/lab4final/decimal_decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636777783823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimal_decoder:d2\|segment\[6\] " "Latch decimal_decoder:d2\|segment\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA digit2\[1\] " "Ports D and ENA on the latch are fed by the same signal digit2\[1\]" {  } { { "lab4final.v" "" { Text "C:/intelFPGA_lite/lab4final/lab4final.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636777783823 ""}  } { { "decimal_decoder.v" "" { Text "C:/intelFPGA_lite/lab4final/decimal_decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636777783823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decimal_decoder:d2\|segment\[0\] " "LATCH primitive \"decimal_decoder:d2\|segment\[0\]\" is permanently enabled" {  } { { "decimal_decoder.v" "" { Text "C:/intelFPGA_lite/lab4final/decimal_decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1636777783844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decimal_decoder:d2\|segment\[1\] " "LATCH primitive \"decimal_decoder:d2\|segment\[1\]\" is permanently enabled" {  } { { "decimal_decoder.v" "" { Text "C:/intelFPGA_lite/lab4final/decimal_decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1636777783844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decimal_decoder:d2\|segment\[2\] " "LATCH primitive \"decimal_decoder:d2\|segment\[2\]\" is permanently enabled" {  } { { "decimal_decoder.v" "" { Text "C:/intelFPGA_lite/lab4final/decimal_decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1636777783844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decimal_decoder:d2\|segment\[3\] " "LATCH primitive \"decimal_decoder:d2\|segment\[3\]\" is permanently enabled" {  } { { "decimal_decoder.v" "" { Text "C:/intelFPGA_lite/lab4final/decimal_decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1636777783844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decimal_decoder:d2\|segment\[4\] " "LATCH primitive \"decimal_decoder:d2\|segment\[4\]\" is permanently enabled" {  } { { "decimal_decoder.v" "" { Text "C:/intelFPGA_lite/lab4final/decimal_decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1636777783844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decimal_decoder:d2\|segment\[5\] " "LATCH primitive \"decimal_decoder:d2\|segment\[5\]\" is permanently enabled" {  } { { "decimal_decoder.v" "" { Text "C:/intelFPGA_lite/lab4final/decimal_decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1636777783844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decimal_decoder:d2\|segment\[6\] " "LATCH primitive \"decimal_decoder:d2\|segment\[6\]\" is permanently enabled" {  } { { "decimal_decoder.v" "" { Text "C:/intelFPGA_lite/lab4final/decimal_decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1636777783844 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1636777783926 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/lab4final/output_files/lab4final.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/lab4final/output_files/lab4final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636777784417 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1636777784578 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636777784578 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "106 " "Implemented 106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1636777784649 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1636777784649 ""} { "Info" "ICUT_CUT_TM_LCELLS" "88 " "Implemented 88 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1636777784649 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1636777784649 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636777784685 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 12 23:29:44 2021 " "Processing ended: Fri Nov 12 23:29:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636777784685 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636777784685 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636777784685 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636777784685 ""}
