###############################################################
#  Generated by:      Cadence Encounter 14.26-s039_1
#  OS:                Linux x86_64(Host ID lab1-16.eng.utah.edu)
#  Generated on:      Wed Dec 16 23:04:01 2015
#  Design:            FPU_Control
#  Command:           optDesign -postCTS
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   DOUT[4]                 (v) checked with  leading edge of 'CLK'
Beginpoint: outputRdy_reg_reg_0_/QB (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                  15.000
= Required Time                14.800
- Arrival Time                 10.121
= Slack Time                    4.679
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.224
     = Beginpoint Arrival Time            0.224
     +------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                          |       |                  |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------+-------------+-------+---------+----------| 
     | CLK                      |   ^   | CLK              |             |       |   0.224 |    4.902 | 
     | CLK__L1_I0/IN            |   ^   | CLK              | BUF8X       | 0.000 |   0.224 |    4.902 | 
     | CLK__L1_I0/OUT           |   ^   | CLK__L1_N0       | BUF8X       | 0.499 |   0.723 |    5.402 | 
     | CLK__L2_I0/IN            |   ^   | CLK__L1_N0       | BUF8X       | 0.004 |   0.728 |    5.406 | 
     | CLK__L2_I0/OUT           |   ^   | CLK__L2_N0       | BUF8X       | 0.463 |   1.191 |    5.869 | 
     | CLK__L3_I2/IN            |   ^   | CLK__L2_N0       | BUF8X       | 0.006 |   1.197 |    5.875 | 
     | CLK__L3_I2/OUT           |   ^   | CLK__L3_N2       | BUF8X       | 0.449 |   1.645 |    6.324 | 
     | CLK__L4_I10/IN           |   ^   | CLK__L3_N2       | BUF8X       | 0.001 |   1.646 |    6.325 | 
     | CLK__L4_I10/OUT          |   ^   | CLK__L4_N10      | BUF8X       | 0.482 |   2.129 |    6.807 | 
     | CLK__L5_I47/IN           |   ^   | CLK__L4_N10      | BUF8X       | 0.009 |   2.137 |    6.816 | 
     | CLK__L5_I47/OUT          |   ^   | CLK__L5_N47      | BUF8X       | 0.631 |   2.768 |    7.447 | 
     | outputRdy_reg_reg_0_/CLK |   ^   | CLK__L5_N47      | DFFRX1      | 0.012 |   2.780 |    7.459 | 
     | outputRdy_reg_reg_0_/QB  |   v   | n587             | DFFRX1      | 1.735 |   4.516 |    9.194 | 
     | U1839/IN1                |   v   | n587             | NAND2X1     | 0.001 |   4.516 |    9.195 | 
     | U1839/OUT                |   ^   | n1941            | NAND2X1     | 0.850 |   5.366 |   10.044 | 
     | U2014/IN2                |   ^   | n1941            | NOR2X1      | 0.000 |   5.366 |   10.045 | 
     | U2014/OUT                |   v   | n1974            | NOR2X1      | 0.462 |   5.828 |   10.506 | 
     | U1826/IN                 |   v   | n1974            | BUF4X       | 0.000 |   5.828 |   10.506 | 
     | U1826/OUT                |   v   | n1820            | BUF4X       | 0.946 |   6.774 |   11.453 | 
     | FE_OFC1910_n1820/IN      |   v   | n1820            | BUF4X       | 0.013 |   6.788 |   11.466 | 
     | FE_OFC1910_n1820/OUT     |   v   | FE_OFN1910_n1820 | BUF4X       | 1.019 |   7.806 |   12.485 | 
     | U2026/IN1                |   v   | FE_OFN1910_n1820 | AOI22       | 0.011 |   7.817 |   12.496 | 
     | U2026/OUT                |   ^   | n1952            | AOI22       | 1.034 |   8.851 |   13.530 | 
     | FE_OFC2197_n1952/IN      |   ^   | n1952            | BUF4X       | 0.004 |   8.856 |   13.534 | 
     | FE_OFC2197_n1952/OUT     |   ^   | FE_OFN2197_n1952 | BUF4X       | 0.879 |   9.735 |   14.413 | 
     | U1763/IN                 |   ^   | FE_OFN2197_n1952 | INVX4       | 0.000 |   9.735 |   14.413 | 
     | U1763/OUT                |   v   | DOUT[4]          | INVX4       | 0.380 |  10.115 |   14.794 | 
     | DOUT[4]                  |   v   | DOUT[4]          | FPU_Control | 0.006 |  10.121 |   14.800 | 
     +------------------------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   DOUT[0]                 (v) checked with  leading edge of 'CLK'
Beginpoint: outputRdy_reg_reg_0_/QB (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                  15.000
= Required Time                14.800
- Arrival Time                 10.038
= Slack Time                    4.762
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.224
     = Beginpoint Arrival Time            0.224
     +------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                          |       |                  |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------+-------------+-------+---------+----------| 
     | CLK                      |   ^   | CLK              |             |       |   0.224 |    4.985 | 
     | CLK__L1_I0/IN            |   ^   | CLK              | BUF8X       | 0.000 |   0.224 |    4.986 | 
     | CLK__L1_I0/OUT           |   ^   | CLK__L1_N0       | BUF8X       | 0.499 |   0.723 |    5.485 | 
     | CLK__L2_I0/IN            |   ^   | CLK__L1_N0       | BUF8X       | 0.004 |   0.728 |    5.489 | 
     | CLK__L2_I0/OUT           |   ^   | CLK__L2_N0       | BUF8X       | 0.463 |   1.191 |    5.952 | 
     | CLK__L3_I2/IN            |   ^   | CLK__L2_N0       | BUF8X       | 0.006 |   1.197 |    5.958 | 
     | CLK__L3_I2/OUT           |   ^   | CLK__L3_N2       | BUF8X       | 0.449 |   1.645 |    6.407 | 
     | CLK__L4_I10/IN           |   ^   | CLK__L3_N2       | BUF8X       | 0.001 |   1.646 |    6.408 | 
     | CLK__L4_I10/OUT          |   ^   | CLK__L4_N10      | BUF8X       | 0.482 |   2.129 |    6.890 | 
     | CLK__L5_I47/IN           |   ^   | CLK__L4_N10      | BUF8X       | 0.009 |   2.137 |    6.899 | 
     | CLK__L5_I47/OUT          |   ^   | CLK__L5_N47      | BUF8X       | 0.631 |   2.768 |    7.530 | 
     | outputRdy_reg_reg_0_/CLK |   ^   | CLK__L5_N47      | DFFRX1      | 0.012 |   2.780 |    7.542 | 
     | outputRdy_reg_reg_0_/QB  |   v   | n587             | DFFRX1      | 1.735 |   4.516 |    9.278 | 
     | U1839/IN1                |   v   | n587             | NAND2X1     | 0.001 |   4.516 |    9.278 | 
     | U1839/OUT                |   ^   | n1941            | NAND2X1     | 0.850 |   5.366 |   10.128 | 
     | U2014/IN2                |   ^   | n1941            | NOR2X1      | 0.000 |   5.366 |   10.128 | 
     | U2014/OUT                |   v   | n1974            | NOR2X1      | 0.462 |   5.828 |   10.590 | 
     | U1826/IN                 |   v   | n1974            | BUF4X       | 0.000 |   5.828 |   10.590 | 
     | U1826/OUT                |   v   | n1820            | BUF4X       | 0.946 |   6.774 |   11.536 | 
     | FE_OFC1910_n1820/IN      |   v   | n1820            | BUF4X       | 0.013 |   6.788 |   11.549 | 
     | FE_OFC1910_n1820/OUT     |   v   | FE_OFN1910_n1820 | BUF4X       | 1.019 |   7.806 |   12.568 | 
     | U2016/IN1                |   v   | FE_OFN1910_n1820 | AOI22       | 0.011 |   7.817 |   12.579 | 
     | U2016/OUT                |   ^   | n1942            | AOI22       | 0.954 |   8.771 |   13.533 | 
     | FE_OFC1935_n1942/IN      |   ^   | n1942            | BUF4X       | 0.004 |   8.775 |   13.537 | 
     | FE_OFC1935_n1942/OUT     |   ^   | FE_OFN1935_n1942 | BUF4X       | 0.866 |   9.641 |   14.403 | 
     | U1757/IN                 |   ^   | FE_OFN1935_n1942 | INVX4       | 0.000 |   9.642 |   14.403 | 
     | U1757/OUT                |   v   | DOUT[0]          | INVX4       | 0.390 |  10.032 |   14.793 | 
     | DOUT[0]                  |   v   | DOUT[0]          | FPU_Control | 0.007 |  10.038 |   14.800 | 
     +------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_0_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_0_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.797
- Setup                         0.282
+ Phase Shift                  15.000
= Required Time                17.515
- Arrival Time                 12.690
= Slack Time                    4.825
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.437
     = Beginpoint Arrival Time            0.637
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |              Net              |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                               |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------------------------+---------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                          |         |       |   0.637 |    5.462 | 
     | FE_OFC837_RSTn/IN                       |   v   | RSTn                          | INVX4   | 0.000 |   0.637 |    5.462 | 
     | FE_OFC837_RSTn/OUT                      |   ^   | FE_OFN837_RSTn                | INVX4   | 0.420 |   1.057 |    5.883 | 
     | FE_OFC838_RSTn/IN                       |   ^   | FE_OFN837_RSTn                | INVX8   | 0.000 |   1.058 |    5.883 | 
     | FE_OFC838_RSTn/OUT                      |   v   | FE_OFN838_RSTn                | INVX8   | 0.875 |   1.933 |    6.758 | 
     | U1601/IN                                |   v   | FE_OFN838_RSTn                | INVX8   | 0.071 |   2.005 |    6.830 | 
     | U1601/OUT                               |   ^   | n1833                         | INVX8   | 1.080 |   3.084 |    7.909 | 
     | FE_OFC490_n1833/IN                      |   ^   | n1833                         | INVX4   | 0.011 |   3.095 |    7.920 | 
     | FE_OFC490_n1833/OUT                     |   v   | FE_OFN490_n1833               | INVX4   | 0.445 |   3.540 |    8.365 | 
     | FE_OFC492_n1833/IN                      |   v   | FE_OFN490_n1833               | INVX4   | 0.000 |   3.540 |    8.365 | 
     | FE_OFC492_n1833/OUT                     |   ^   | FE_OFN492_n1833               | INVX4   | 0.894 |   4.434 |    9.259 | 
     | u_adder_cntrl/U1040/IN2                 |   ^   | FE_OFN492_n1833               | NOR2X1  | 0.016 |   4.450 |    9.275 | 
     | u_adder_cntrl/U1040/OUT                 |   v   | u_adder_cntrl/n885            | NOR2X1  | 1.162 |   5.612 |   10.437 | 
     | u_adder_cntrl/FE_OFC916_n885/IN         |   v   | u_adder_cntrl/n885            | BUF4X   | 0.001 |   5.613 |   10.438 | 
     | u_adder_cntrl/FE_OFC916_n885/OUT        |   v   | u_adder_cntrl/FE_OFN916_n885  | BUF4X   | 0.875 |   6.488 |   11.314 | 
     | u_adder_cntrl/U634/IN1                  |   v   | u_adder_cntrl/FE_OFN916_n885  | NANDX2  | 0.004 |   6.492 |   11.318 | 
     | u_adder_cntrl/U634/OUT                  |   ^   | u_adder_cntrl/n1118           | NANDX2  | 0.740 |   7.232 |   12.058 | 
     | u_adder_cntrl/U414/IN                   |   ^   | u_adder_cntrl/n1118           | INVX8   | 0.002 |   7.234 |   12.059 | 
     | u_adder_cntrl/U414/OUT                  |   v   | u_adder_cntrl/n821            | INVX8   | 0.835 |   8.069 |   12.894 | 
     | u_adder_cntrl/U556/IN1                  |   v   | u_adder_cntrl/n821            | NANDX2  | 0.013 |   8.081 |   12.907 | 
     | u_adder_cntrl/U556/OUT                  |   ^   | u_adder_cntrl/n1001           | NANDX2  | 0.605 |   8.687 |   13.512 | 
     | u_adder_cntrl/U1110/IN2                 |   ^   | u_adder_cntrl/n1001           | NOR2X1  | 0.000 |   8.687 |   13.512 | 
     | u_adder_cntrl/U1110/OUT                 |   v   | u_adder_cntrl/n1038           | NOR2X1  | 0.587 |   9.274 |   14.099 | 
     | u_adder_cntrl/FE_OFC917_n1038/IN        |   v   | u_adder_cntrl/n1038           | BUF8X   | 0.000 |   9.274 |   14.099 | 
     | u_adder_cntrl/FE_OFC917_n1038/OUT       |   v   | u_adder_cntrl/FE_OFN917_n1038 | BUF8X   | 0.613 |   9.887 |   14.712 | 
     | u_adder_cntrl/U550/IN2                  |   v   | u_adder_cntrl/FE_OFN917_n1038 | NANDX2  | 0.001 |   9.887 |   14.712 | 
     | u_adder_cntrl/U550/OUT                  |   ^   | u_adder_cntrl/n1055           | NANDX2  | 0.338 |  10.225 |   15.050 | 
     | u_adder_cntrl/U549/IN                   |   ^   | u_adder_cntrl/n1055           | INVX4   | 0.000 |  10.225 |   15.051 | 
     | u_adder_cntrl/U549/OUT                  |   v   | u_adder_cntrl/n1045           | INVX4   | 0.366 |  10.592 |   15.417 | 
     | u_adder_cntrl/U1112/IN3                 |   v   | u_adder_cntrl/n1045           | AOI22   | 0.000 |  10.592 |   15.417 | 
     | u_adder_cntrl/U1112/OUT                 |   ^   | u_adder_cntrl/n956            | AOI22   | 0.612 |  11.204 |   16.030 | 
     | u_adder_cntrl/U1114/IN2                 |   ^   | u_adder_cntrl/n956            | AOI22   | 0.001 |  11.206 |   16.031 | 
     | u_adder_cntrl/U1114/OUT                 |   v   | u_adder_cntrl/n939            | AOI22   | 0.575 |  11.781 |   16.606 | 
     | u_adder_cntrl/U1115/IN2                 |   v   | u_adder_cntrl/n939            | NOR2X1  | 0.000 |  11.781 |   16.606 | 
     | u_adder_cntrl/U1115/OUT                 |   ^   | u_adder_cntrl/n949            | NOR2X1  | 0.437 |  12.218 |   17.043 | 
     | u_adder_cntrl/U1127/IN1                 |   ^   | u_adder_cntrl/n949            | NAND3X1 | 0.000 |  12.218 |   17.043 | 
     | u_adder_cntrl/U1127/OUT                 |   v   | u_adder_cntrl/n1080           | NAND3X1 | 0.472 |  12.690 |   17.515 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_0_/D |   v   | u_adder_cntrl/n1080           | DFFRX1  | 0.000 |  12.690 |   17.515 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.224
     = Beginpoint Arrival Time            0.224
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.224 |   -4.602 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.224 |   -4.601 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.499 |   0.723 |   -4.102 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.004 |   0.727 |   -4.098 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.463 |   1.191 |   -3.635 | 
     | CLK__L3_I0/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.196 |   -3.629 | 
     | CLK__L3_I0/OUT                            |   ^   | CLK__L3_N0  | BUF8X  | 0.462 |   1.659 |   -3.166 | 
     | CLK__L4_I3/IN                             |   ^   | CLK__L3_N0  | BUF8X  | 0.002 |   1.660 |   -3.165 | 
     | CLK__L4_I3/OUT                            |   ^   | CLK__L4_N3  | BUF8X  | 0.433 |   2.093 |   -2.732 | 
     | CLK__L5_I21/IN                            |   ^   | CLK__L4_N3  | BUF8X  | 0.002 |   2.095 |   -2.730 | 
     | CLK__L5_I21/OUT                           |   ^   | CLK__L5_N21 | BUF8X  | 0.670 |   2.765 |   -2.060 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_0_/CLK |   ^   | CLK__L5_N21 | DFFRX1 | 0.032 |   2.797 |   -2.028 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   DOUT[13]                (v) checked with  leading edge of 'CLK'
Beginpoint: outputRdy_reg_reg_0_/QB (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                  15.000
= Required Time                14.800
- Arrival Time                  9.963
= Slack Time                    4.837
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.224
     = Beginpoint Arrival Time            0.224
     +------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                          |       |                  |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------+-------------+-------+---------+----------| 
     | CLK                      |   ^   | CLK              |             |       |   0.224 |    5.060 | 
     | CLK__L1_I0/IN            |   ^   | CLK              | BUF8X       | 0.000 |   0.224 |    5.061 | 
     | CLK__L1_I0/OUT           |   ^   | CLK__L1_N0       | BUF8X       | 0.499 |   0.723 |    5.560 | 
     | CLK__L2_I0/IN            |   ^   | CLK__L1_N0       | BUF8X       | 0.004 |   0.728 |    5.564 | 
     | CLK__L2_I0/OUT           |   ^   | CLK__L2_N0       | BUF8X       | 0.463 |   1.191 |    6.027 | 
     | CLK__L3_I2/IN            |   ^   | CLK__L2_N0       | BUF8X       | 0.006 |   1.197 |    6.033 | 
     | CLK__L3_I2/OUT           |   ^   | CLK__L3_N2       | BUF8X       | 0.449 |   1.645 |    6.482 | 
     | CLK__L4_I10/IN           |   ^   | CLK__L3_N2       | BUF8X       | 0.001 |   1.646 |    6.483 | 
     | CLK__L4_I10/OUT          |   ^   | CLK__L4_N10      | BUF8X       | 0.482 |   2.129 |    6.965 | 
     | CLK__L5_I47/IN           |   ^   | CLK__L4_N10      | BUF8X       | 0.009 |   2.138 |    6.974 | 
     | CLK__L5_I47/OUT          |   ^   | CLK__L5_N47      | BUF8X       | 0.631 |   2.768 |    7.605 | 
     | outputRdy_reg_reg_0_/CLK |   ^   | CLK__L5_N47      | DFFRX1      | 0.012 |   2.781 |    7.617 | 
     | outputRdy_reg_reg_0_/QB  |   v   | n587             | DFFRX1      | 1.735 |   4.516 |    9.353 | 
     | U1839/IN1                |   v   | n587             | NAND2X1     | 0.001 |   4.516 |    9.353 | 
     | U1839/OUT                |   ^   | n1941            | NAND2X1     | 0.850 |   5.366 |   10.203 | 
     | U2014/IN2                |   ^   | n1941            | NOR2X1      | 0.000 |   5.366 |   10.203 | 
     | U2014/OUT                |   v   | n1974            | NOR2X1      | 0.462 |   5.828 |   10.665 | 
     | U1826/IN                 |   v   | n1974            | BUF4X       | 0.000 |   5.828 |   10.665 | 
     | U1826/OUT                |   v   | n1820            | BUF4X       | 0.946 |   6.774 |   11.611 | 
     | FE_OFC1910_n1820/IN      |   v   | n1820            | BUF4X       | 0.013 |   6.788 |   11.624 | 
     | FE_OFC1910_n1820/OUT     |   v   | FE_OFN1910_n1820 | BUF4X       | 1.019 |   7.806 |   12.643 | 
     | U2020/IN1                |   v   | FE_OFN1910_n1820 | AOI22       | 0.008 |   7.814 |   12.651 | 
     | U2020/OUT                |   ^   | n1946            | AOI22       | 0.995 |   8.809 |   13.646 | 
     | FE_OFC1931_n1946/IN      |   ^   | n1946            | BUF4X       | 0.004 |   8.813 |   13.649 | 
     | FE_OFC1931_n1946/OUT     |   ^   | FE_OFN1931_n1946 | BUF4X       | 0.957 |   9.769 |   14.606 | 
     | U1751/IN                 |   ^   | FE_OFN1931_n1946 | INVX4       | 0.002 |   9.772 |   14.608 | 
     | U1751/OUT                |   v   | DOUT[13]         | INVX4       | 0.192 |   9.963 |   14.800 | 
     | DOUT[13]                 |   v   | DOUT[13]         | FPU_Control | 0.000 |   9.963 |   14.800 | 
     +------------------------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   DOUT[1]                 (v) checked with  leading edge of 'CLK'
Beginpoint: outputRdy_reg_reg_0_/QB (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                  15.000
= Required Time                14.800
- Arrival Time                  9.920
= Slack Time                    4.880
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.224
     = Beginpoint Arrival Time            0.224
     +------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                          |       |                  |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------+-------------+-------+---------+----------| 
     | CLK                      |   ^   | CLK              |             |       |   0.224 |    5.104 | 
     | CLK__L1_I0/IN            |   ^   | CLK              | BUF8X       | 0.000 |   0.224 |    5.104 | 
     | CLK__L1_I0/OUT           |   ^   | CLK__L1_N0       | BUF8X       | 0.499 |   0.723 |    5.603 | 
     | CLK__L2_I0/IN            |   ^   | CLK__L1_N0       | BUF8X       | 0.004 |   0.727 |    5.608 | 
     | CLK__L2_I0/OUT           |   ^   | CLK__L2_N0       | BUF8X       | 0.463 |   1.191 |    6.071 | 
     | CLK__L3_I2/IN            |   ^   | CLK__L2_N0       | BUF8X       | 0.006 |   1.196 |    6.077 | 
     | CLK__L3_I2/OUT           |   ^   | CLK__L3_N2       | BUF8X       | 0.449 |   1.645 |    6.526 | 
     | CLK__L4_I10/IN           |   ^   | CLK__L3_N2       | BUF8X       | 0.001 |   1.646 |    6.527 | 
     | CLK__L4_I10/OUT          |   ^   | CLK__L4_N10      | BUF8X       | 0.482 |   2.129 |    7.009 | 
     | CLK__L5_I47/IN           |   ^   | CLK__L4_N10      | BUF8X       | 0.009 |   2.137 |    7.018 | 
     | CLK__L5_I47/OUT          |   ^   | CLK__L5_N47      | BUF8X       | 0.631 |   2.768 |    7.649 | 
     | outputRdy_reg_reg_0_/CLK |   ^   | CLK__L5_N47      | DFFRX1      | 0.012 |   2.780 |    7.661 | 
     | outputRdy_reg_reg_0_/QB  |   v   | n587             | DFFRX1      | 1.735 |   4.516 |    9.396 | 
     | U1839/IN1                |   v   | n587             | NAND2X1     | 0.001 |   4.516 |    9.397 | 
     | U1839/OUT                |   ^   | n1941            | NAND2X1     | 0.850 |   5.366 |   10.246 | 
     | U2014/IN2                |   ^   | n1941            | NOR2X1      | 0.000 |   5.366 |   10.247 | 
     | U2014/OUT                |   v   | n1974            | NOR2X1      | 0.462 |   5.828 |   10.708 | 
     | U1826/IN                 |   v   | n1974            | BUF4X       | 0.000 |   5.828 |   10.708 | 
     | U1826/OUT                |   v   | n1820            | BUF4X       | 0.946 |   6.774 |   11.655 | 
     | FE_OFC1910_n1820/IN      |   v   | n1820            | BUF4X       | 0.013 |   6.788 |   11.668 | 
     | FE_OFC1910_n1820/OUT     |   v   | FE_OFN1910_n1820 | BUF4X       | 1.019 |   7.806 |   12.687 | 
     | U2023/IN1                |   v   | FE_OFN1910_n1820 | AOI22       | 0.011 |   7.817 |   12.697 | 
     | U2023/OUT                |   ^   | n1949            | AOI22       | 0.459 |   8.276 |   13.156 | 
     | FE_OFC2165_n1949/IN      |   ^   | n1949            | BUF4X       | 0.000 |   8.276 |   13.156 | 
     | FE_OFC2165_n1949/OUT     |   ^   | FE_OFN2165_n1949 | BUF4X       | 1.023 |   9.299 |   14.180 | 
     | U1752/IN                 |   ^   | FE_OFN2165_n1949 | INVX4       | 0.018 |   9.317 |   14.198 | 
     | U1752/OUT                |   v   | DOUT[1]          | INVX4       | 0.596 |   9.913 |   14.794 | 
     | DOUT[1]                  |   v   | DOUT[1]          | FPU_Control | 0.006 |   9.920 |   14.800 | 
     +------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_3_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_3_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.799
- Setup                         0.320
+ Phase Shift                  15.000
= Required Time                17.480
- Arrival Time                 12.580
= Slack Time                    4.900
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.437
     = Beginpoint Arrival Time            0.637
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net              |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                              |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------+---------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                         |         |       |   0.637 |    5.537 | 
     | FE_OFC837_RSTn/IN                       |   v   | RSTn                         | INVX4   | 0.000 |   0.637 |    5.537 | 
     | FE_OFC837_RSTn/OUT                      |   ^   | FE_OFN837_RSTn               | INVX4   | 0.420 |   1.057 |    5.957 | 
     | FE_OFC838_RSTn/IN                       |   ^   | FE_OFN837_RSTn               | INVX8   | 0.000 |   1.058 |    5.958 | 
     | FE_OFC838_RSTn/OUT                      |   v   | FE_OFN838_RSTn               | INVX8   | 0.875 |   1.933 |    6.833 | 
     | U1601/IN                                |   v   | FE_OFN838_RSTn               | INVX8   | 0.071 |   2.005 |    6.905 | 
     | U1601/OUT                               |   ^   | n1833                        | INVX8   | 1.080 |   3.084 |    7.984 | 
     | FE_OFC490_n1833/IN                      |   ^   | n1833                        | INVX4   | 0.011 |   3.095 |    7.995 | 
     | FE_OFC490_n1833/OUT                     |   v   | FE_OFN490_n1833              | INVX4   | 0.445 |   3.540 |    8.440 | 
     | FE_OFC492_n1833/IN                      |   v   | FE_OFN490_n1833              | INVX4   | 0.000 |   3.540 |    8.440 | 
     | FE_OFC492_n1833/OUT                     |   ^   | FE_OFN492_n1833              | INVX4   | 0.894 |   4.434 |    9.334 | 
     | u_adder_cntrl/U1040/IN2                 |   ^   | FE_OFN492_n1833              | NOR2X1  | 0.016 |   4.450 |    9.350 | 
     | u_adder_cntrl/U1040/OUT                 |   v   | u_adder_cntrl/n885           | NOR2X1  | 1.162 |   5.612 |   10.512 | 
     | u_adder_cntrl/FE_OFC916_n885/IN         |   v   | u_adder_cntrl/n885           | BUF4X   | 0.001 |   5.613 |   10.513 | 
     | u_adder_cntrl/FE_OFC916_n885/OUT        |   v   | u_adder_cntrl/FE_OFN916_n885 | BUF4X   | 0.875 |   6.488 |   11.388 | 
     | u_adder_cntrl/U717/IN1                  |   v   | u_adder_cntrl/FE_OFN916_n885 | NANDX2  | 0.004 |   6.492 |   11.392 | 
     | u_adder_cntrl/U717/OUT                  |   ^   | u_adder_cntrl/n1116          | NANDX2  | 1.123 |   7.615 |   12.515 | 
     | u_adder_cntrl/U423/IN                   |   ^   | u_adder_cntrl/n1116          | INVX8   | 0.009 |   7.624 |   12.524 | 
     | u_adder_cntrl/U423/OUT                  |   v   | u_adder_cntrl/n822           | INVX8   | 1.058 |   8.682 |   13.582 | 
     | u_adder_cntrl/U452/IN2                  |   v   | u_adder_cntrl/n822           | NANDX2  | 0.002 |   8.684 |   13.584 | 
     | u_adder_cntrl/U452/OUT                  |   ^   | u_adder_cntrl/n924           | NANDX2  | 0.576 |   9.260 |   14.160 | 
     | u_adder_cntrl/U552/IN                   |   ^   | u_adder_cntrl/n924           | INVX4   | 0.000 |   9.260 |   14.160 | 
     | u_adder_cntrl/U552/OUT                  |   v   | u_adder_cntrl/n1053          | INVX4   | 0.418 |   9.678 |   14.578 | 
     | u_adder_cntrl/U1151/IN3                 |   v   | u_adder_cntrl/n1053          | OAI21   | 0.001 |   9.680 |   14.580 | 
     | u_adder_cntrl/U1151/OUT                 |   ^   | u_adder_cntrl/n986           | OAI21   | 0.308 |   9.988 |   14.888 | 
     | u_adder_cntrl/U1152/IN2                 |   ^   | u_adder_cntrl/n986           | NOR2X1  | 0.000 |   9.988 |   14.888 | 
     | u_adder_cntrl/U1152/OUT                 |   v   | u_adder_cntrl/n988           | NOR2X1  | 0.555 |  10.543 |   15.443 | 
     | u_adder_cntrl/U1153/IN3                 |   v   | u_adder_cntrl/n988           | AOI22   | 0.000 |  10.543 |   15.443 | 
     | u_adder_cntrl/U1153/OUT                 |   ^   | u_adder_cntrl/n990           | AOI22   | 0.529 |  11.072 |   15.972 | 
     | u_adder_cntrl/U1154/IN3                 |   ^   | u_adder_cntrl/n990           | OAI21   | 0.000 |  11.073 |   15.973 | 
     | u_adder_cntrl/U1154/OUT                 |   v   | u_adder_cntrl/n1021          | OAI21   | 0.530 |  11.602 |   16.502 | 
     | u_adder_cntrl/U1174/IN4                 |   v   | u_adder_cntrl/n1021          | AOI22   | 0.000 |  11.603 |   16.503 | 
     | u_adder_cntrl/U1174/OUT                 |   ^   | u_adder_cntrl/n1023          | AOI22   | 0.431 |  12.033 |   16.933 | 
     | u_adder_cntrl/FE_RC_893_0/IN2           |   ^   | u_adder_cntrl/n1023          | NAND3X1 | 0.000 |  12.033 |   16.933 | 
     | u_adder_cntrl/FE_RC_893_0/OUT           |   v   | u_adder_cntrl/n1077          | NAND3X1 | 0.545 |  12.579 |   17.479 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_3_/D |   v   | u_adder_cntrl/n1077          | DFFRX1  | 0.001 |  12.580 |   17.480 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.224
     = Beginpoint Arrival Time            0.224
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.224 |   -4.676 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.224 |   -4.676 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.499 |   0.723 |   -4.177 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.004 |   0.727 |   -4.172 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.463 |   1.191 |   -3.709 | 
     | CLK__L3_I0/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.196 |   -3.703 | 
     | CLK__L3_I0/OUT                            |   ^   | CLK__L3_N0  | BUF8X  | 0.462 |   1.659 |   -3.241 | 
     | CLK__L4_I3/IN                             |   ^   | CLK__L3_N0  | BUF8X  | 0.002 |   1.660 |   -3.240 | 
     | CLK__L4_I3/OUT                            |   ^   | CLK__L4_N3  | BUF8X  | 0.433 |   2.093 |   -2.806 | 
     | CLK__L5_I21/IN                            |   ^   | CLK__L4_N3  | BUF8X  | 0.002 |   2.095 |   -2.805 | 
     | CLK__L5_I21/OUT                           |   ^   | CLK__L5_N21 | BUF8X  | 0.670 |   2.765 |   -2.135 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_3_/CLK |   ^   | CLK__L5_N21 | DFFRX1 | 0.034 |   2.799 |   -2.101 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_2_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_2_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.799
- Setup                         0.288
+ Phase Shift                  15.000
= Required Time                17.512
- Arrival Time                 12.607
= Slack Time                    4.905
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.437
     = Beginpoint Arrival Time            0.637
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net              |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                              |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------+---------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                         |         |       |   0.637 |    5.542 | 
     | FE_OFC837_RSTn/IN                       |   v   | RSTn                         | INVX4   | 0.000 |   0.637 |    5.542 | 
     | FE_OFC837_RSTn/OUT                      |   ^   | FE_OFN837_RSTn               | INVX4   | 0.420 |   1.057 |    5.962 | 
     | FE_OFC838_RSTn/IN                       |   ^   | FE_OFN837_RSTn               | INVX8   | 0.000 |   1.058 |    5.963 | 
     | FE_OFC838_RSTn/OUT                      |   v   | FE_OFN838_RSTn               | INVX8   | 0.875 |   1.933 |    6.838 | 
     | U1601/IN                                |   v   | FE_OFN838_RSTn               | INVX8   | 0.071 |   2.005 |    6.909 | 
     | U1601/OUT                               |   ^   | n1833                        | INVX8   | 1.080 |   3.084 |    7.989 | 
     | FE_OFC490_n1833/IN                      |   ^   | n1833                        | INVX4   | 0.011 |   3.095 |    8.000 | 
     | FE_OFC490_n1833/OUT                     |   v   | FE_OFN490_n1833              | INVX4   | 0.445 |   3.540 |    8.444 | 
     | FE_OFC492_n1833/IN                      |   v   | FE_OFN490_n1833              | INVX4   | 0.000 |   3.540 |    8.444 | 
     | FE_OFC492_n1833/OUT                     |   ^   | FE_OFN492_n1833              | INVX4   | 0.894 |   4.434 |    9.338 | 
     | u_adder_cntrl/U1040/IN2                 |   ^   | FE_OFN492_n1833              | NOR2X1  | 0.016 |   4.450 |    9.355 | 
     | u_adder_cntrl/U1040/OUT                 |   v   | u_adder_cntrl/n885           | NOR2X1  | 1.162 |   5.612 |   10.517 | 
     | u_adder_cntrl/FE_OFC916_n885/IN         |   v   | u_adder_cntrl/n885           | BUF4X   | 0.001 |   5.613 |   10.518 | 
     | u_adder_cntrl/FE_OFC916_n885/OUT        |   v   | u_adder_cntrl/FE_OFN916_n885 | BUF4X   | 0.875 |   6.488 |   11.393 | 
     | u_adder_cntrl/U717/IN1                  |   v   | u_adder_cntrl/FE_OFN916_n885 | NANDX2  | 0.004 |   6.492 |   11.397 | 
     | u_adder_cntrl/U717/OUT                  |   ^   | u_adder_cntrl/n1116          | NANDX2  | 1.123 |   7.615 |   12.520 | 
     | u_adder_cntrl/U423/IN                   |   ^   | u_adder_cntrl/n1116          | INVX8   | 0.009 |   7.624 |   12.529 | 
     | u_adder_cntrl/U423/OUT                  |   v   | u_adder_cntrl/n822           | INVX8   | 1.058 |   8.682 |   13.587 | 
     | u_adder_cntrl/U452/IN2                  |   v   | u_adder_cntrl/n822           | NANDX2  | 0.002 |   8.684 |   13.589 | 
     | u_adder_cntrl/U452/OUT                  |   ^   | u_adder_cntrl/n924           | NANDX2  | 0.576 |   9.260 |   14.165 | 
     | u_adder_cntrl/U552/IN                   |   ^   | u_adder_cntrl/n924           | INVX4   | 0.000 |   9.260 |   14.165 | 
     | u_adder_cntrl/U552/OUT                  |   v   | u_adder_cntrl/n1053          | INVX4   | 0.418 |   9.678 |   14.583 | 
     | u_adder_cntrl/U1151/IN3                 |   v   | u_adder_cntrl/n1053          | OAI21   | 0.001 |   9.680 |   14.584 | 
     | u_adder_cntrl/U1151/OUT                 |   ^   | u_adder_cntrl/n986           | OAI21   | 0.308 |   9.988 |   14.892 | 
     | u_adder_cntrl/U1152/IN2                 |   ^   | u_adder_cntrl/n986           | NOR2X1  | 0.000 |   9.988 |   14.893 | 
     | u_adder_cntrl/U1152/OUT                 |   v   | u_adder_cntrl/n988           | NOR2X1  | 0.555 |  10.543 |   15.447 | 
     | u_adder_cntrl/U1153/IN3                 |   v   | u_adder_cntrl/n988           | AOI22   | 0.000 |  10.543 |   15.448 | 
     | u_adder_cntrl/U1153/OUT                 |   ^   | u_adder_cntrl/n990           | AOI22   | 0.529 |  11.072 |   15.977 | 
     | u_adder_cntrl/U1154/IN3                 |   ^   | u_adder_cntrl/n990           | OAI21   | 0.000 |  11.073 |   15.977 | 
     | u_adder_cntrl/U1154/OUT                 |   v   | u_adder_cntrl/n1021          | OAI21   | 0.530 |  11.602 |   16.507 | 
     | u_adder_cntrl/U1164/IN2                 |   v   | u_adder_cntrl/n1021          | AOI21   | 0.000 |  11.603 |   16.507 | 
     | u_adder_cntrl/U1164/OUT                 |   ^   | u_adder_cntrl/n1005          | AOI21   | 0.520 |  12.123 |   17.028 | 
     | u_adder_cntrl/U1165/IN1                 |   ^   | u_adder_cntrl/n1005          | NAND3X1 | 0.000 |  12.123 |   17.028 | 
     | u_adder_cntrl/U1165/OUT                 |   v   | u_adder_cntrl/n1078          | NAND3X1 | 0.483 |  12.606 |   17.511 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_2_/D |   v   | u_adder_cntrl/n1078          | DFFRX1  | 0.000 |  12.607 |   17.512 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.224
     = Beginpoint Arrival Time            0.224
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.224 |   -4.681 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.224 |   -4.681 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.499 |   0.723 |   -4.182 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.004 |   0.727 |   -4.177 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.463 |   1.191 |   -3.714 | 
     | CLK__L3_I0/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.196 |   -3.708 | 
     | CLK__L3_I0/OUT                            |   ^   | CLK__L3_N0  | BUF8X  | 0.462 |   1.659 |   -3.246 | 
     | CLK__L4_I3/IN                             |   ^   | CLK__L3_N0  | BUF8X  | 0.002 |   1.660 |   -3.245 | 
     | CLK__L4_I3/OUT                            |   ^   | CLK__L4_N3  | BUF8X  | 0.433 |   2.093 |   -2.811 | 
     | CLK__L5_I21/IN                            |   ^   | CLK__L4_N3  | BUF8X  | 0.002 |   2.095 |   -2.810 | 
     | CLK__L5_I21/OUT                           |   ^   | CLK__L5_N21 | BUF8X  | 0.670 |   2.765 |   -2.139 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_2_/CLK |   ^   | CLK__L5_N21 | DFFRX1 | 0.034 |   2.799 |   -2.105 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_1_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_1_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.798
- Setup                         0.213
+ Phase Shift                  15.000
= Required Time                17.585
- Arrival Time                 12.515
= Slack Time                    5.070
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.437
     = Beginpoint Arrival Time            0.637
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |              Net              |  Cell  | Delay | Arrival | Required | 
     |                                         |       |                               |        |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------------------------+--------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                          |        |       |   0.637 |    5.707 | 
     | FE_OFC837_RSTn/IN                       |   v   | RSTn                          | INVX4  | 0.000 |   0.637 |    5.708 | 
     | FE_OFC837_RSTn/OUT                      |   ^   | FE_OFN837_RSTn                | INVX4  | 0.420 |   1.058 |    6.128 | 
     | FE_OFC838_RSTn/IN                       |   ^   | FE_OFN837_RSTn                | INVX8  | 0.000 |   1.058 |    6.129 | 
     | FE_OFC838_RSTn/OUT                      |   v   | FE_OFN838_RSTn                | INVX8  | 0.875 |   1.933 |    7.004 | 
     | U1601/IN                                |   v   | FE_OFN838_RSTn                | INVX8  | 0.071 |   2.005 |    7.075 | 
     | U1601/OUT                               |   ^   | n1833                         | INVX8  | 1.080 |   3.084 |    8.155 | 
     | FE_OFC490_n1833/IN                      |   ^   | n1833                         | INVX4  | 0.011 |   3.095 |    8.165 | 
     | FE_OFC490_n1833/OUT                     |   v   | FE_OFN490_n1833               | INVX4  | 0.445 |   3.540 |    8.610 | 
     | FE_OFC492_n1833/IN                      |   v   | FE_OFN490_n1833               | INVX4  | 0.000 |   3.540 |    8.610 | 
     | FE_OFC492_n1833/OUT                     |   ^   | FE_OFN492_n1833               | INVX4  | 0.894 |   4.434 |    9.504 | 
     | u_adder_cntrl/U1040/IN2                 |   ^   | FE_OFN492_n1833               | NOR2X1 | 0.016 |   4.450 |    9.521 | 
     | u_adder_cntrl/U1040/OUT                 |   v   | u_adder_cntrl/n885            | NOR2X1 | 1.162 |   5.612 |   10.683 | 
     | u_adder_cntrl/FE_OFC916_n885/IN         |   v   | u_adder_cntrl/n885            | BUF4X  | 0.001 |   5.613 |   10.684 | 
     | u_adder_cntrl/FE_OFC916_n885/OUT        |   v   | u_adder_cntrl/FE_OFN916_n885  | BUF4X  | 0.875 |   6.488 |   11.559 | 
     | u_adder_cntrl/U634/IN1                  |   v   | u_adder_cntrl/FE_OFN916_n885  | NANDX2 | 0.004 |   6.493 |   11.563 | 
     | u_adder_cntrl/U634/OUT                  |   ^   | u_adder_cntrl/n1118           | NANDX2 | 0.740 |   7.232 |   12.303 | 
     | u_adder_cntrl/U414/IN                   |   ^   | u_adder_cntrl/n1118           | INVX8  | 0.002 |   7.234 |   12.304 | 
     | u_adder_cntrl/U414/OUT                  |   v   | u_adder_cntrl/n821            | INVX8  | 0.835 |   8.069 |   13.139 | 
     | u_adder_cntrl/U556/IN1                  |   v   | u_adder_cntrl/n821            | NANDX2 | 0.013 |   8.082 |   13.152 | 
     | u_adder_cntrl/U556/OUT                  |   ^   | u_adder_cntrl/n1001           | NANDX2 | 0.605 |   8.687 |   13.757 | 
     | u_adder_cntrl/U1110/IN2                 |   ^   | u_adder_cntrl/n1001           | NOR2X1 | 0.000 |   8.687 |   13.757 | 
     | u_adder_cntrl/U1110/OUT                 |   v   | u_adder_cntrl/n1038           | NOR2X1 | 0.587 |   9.274 |   14.344 | 
     | u_adder_cntrl/FE_OFC917_n1038/IN        |   v   | u_adder_cntrl/n1038           | BUF8X  | 0.000 |   9.274 |   14.345 | 
     | u_adder_cntrl/FE_OFC917_n1038/OUT       |   v   | u_adder_cntrl/FE_OFN917_n1038 | BUF8X  | 0.613 |   9.887 |   14.957 | 
     | u_adder_cntrl/U550/IN2                  |   v   | u_adder_cntrl/FE_OFN917_n1038 | NANDX2 | 0.001 |   9.887 |   14.958 | 
     | u_adder_cntrl/U550/OUT                  |   ^   | u_adder_cntrl/n1055           | NANDX2 | 0.338 |  10.225 |   15.296 | 
     | u_adder_cntrl/U549/IN                   |   ^   | u_adder_cntrl/n1055           | INVX4  | 0.000 |  10.225 |   15.296 | 
     | u_adder_cntrl/U549/OUT                  |   v   | u_adder_cntrl/n1045           | INVX4  | 0.366 |  10.592 |   15.662 | 
     | u_adder_cntrl/U1112/IN3                 |   v   | u_adder_cntrl/n1045           | AOI22  | 0.000 |  10.592 |   15.663 | 
     | u_adder_cntrl/U1112/OUT                 |   ^   | u_adder_cntrl/n956            | AOI22  | 0.612 |  11.204 |   16.275 | 
     | u_adder_cntrl/U1133/IN1                 |   ^   | u_adder_cntrl/n956            | OAI21  | 0.001 |  11.206 |   16.276 | 
     | u_adder_cntrl/U1133/OUT                 |   v   | u_adder_cntrl/n957            | OAI21  | 0.561 |  11.767 |   16.837 | 
     | u_adder_cntrl/U109/IN1                  |   v   | u_adder_cntrl/n957            | NOR2X1 | 0.000 |  11.767 |   16.837 | 
     | u_adder_cntrl/U109/OUT                  |   ^   | u_adder_cntrl/n83             | NOR2X1 | 0.443 |  12.210 |   17.280 | 
     | u_adder_cntrl/U111/IN1                  |   ^   | u_adder_cntrl/n83             | NANDX2 | 0.000 |  12.210 |   17.281 | 
     | u_adder_cntrl/U111/OUT                  |   v   | u_adder_cntrl/n1079           | NANDX2 | 0.304 |  12.515 |   17.585 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_1_/D |   v   | u_adder_cntrl/n1079           | DFFRX1 | 0.000 |  12.515 |   17.585 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.224
     = Beginpoint Arrival Time            0.224
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.224 |   -4.847 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.224 |   -4.847 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.499 |   0.723 |   -4.347 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.004 |   0.727 |   -4.343 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.463 |   1.191 |   -3.880 | 
     | CLK__L3_I0/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.196 |   -3.874 | 
     | CLK__L3_I0/OUT                            |   ^   | CLK__L3_N0  | BUF8X  | 0.462 |   1.659 |   -3.412 | 
     | CLK__L4_I3/IN                             |   ^   | CLK__L3_N0  | BUF8X  | 0.002 |   1.660 |   -3.410 | 
     | CLK__L4_I3/OUT                            |   ^   | CLK__L4_N3  | BUF8X  | 0.433 |   2.093 |   -2.977 | 
     | CLK__L5_I21/IN                            |   ^   | CLK__L4_N3  | BUF8X  | 0.002 |   2.095 |   -2.975 | 
     | CLK__L5_I21/OUT                           |   ^   | CLK__L5_N21 | BUF8X  | 0.670 |   2.765 |   -2.305 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_1_/CLK |   ^   | CLK__L5_N21 | DFFRX1 | 0.033 |   2.798 |   -2.272 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   DOUT[5]                 (v) checked with  leading edge of 'CLK'
Beginpoint: outputRdy_reg_reg_0_/QB (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                  15.000
= Required Time                14.800
- Arrival Time                  9.625
= Slack Time                    5.175
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.224
     = Beginpoint Arrival Time            0.224
     +------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                          |       |                  |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------+-------------+-------+---------+----------| 
     | CLK                      |   ^   | CLK              |             |       |   0.224 |    5.398 | 
     | CLK__L1_I0/IN            |   ^   | CLK              | BUF8X       | 0.000 |   0.224 |    5.398 | 
     | CLK__L1_I0/OUT           |   ^   | CLK__L1_N0       | BUF8X       | 0.499 |   0.723 |    5.898 | 
     | CLK__L2_I0/IN            |   ^   | CLK__L1_N0       | BUF8X       | 0.004 |   0.728 |    5.902 | 
     | CLK__L2_I0/OUT           |   ^   | CLK__L2_N0       | BUF8X       | 0.463 |   1.191 |    6.365 | 
     | CLK__L3_I2/IN            |   ^   | CLK__L2_N0       | BUF8X       | 0.006 |   1.197 |    6.371 | 
     | CLK__L3_I2/OUT           |   ^   | CLK__L3_N2       | BUF8X       | 0.449 |   1.645 |    6.820 | 
     | CLK__L4_I10/IN           |   ^   | CLK__L3_N2       | BUF8X       | 0.001 |   1.646 |    6.821 | 
     | CLK__L4_I10/OUT          |   ^   | CLK__L4_N10      | BUF8X       | 0.482 |   2.129 |    7.303 | 
     | CLK__L5_I47/IN           |   ^   | CLK__L4_N10      | BUF8X       | 0.009 |   2.137 |    7.312 | 
     | CLK__L5_I47/OUT          |   ^   | CLK__L5_N47      | BUF8X       | 0.631 |   2.768 |    7.943 | 
     | outputRdy_reg_reg_0_/CLK |   ^   | CLK__L5_N47      | DFFRX1      | 0.012 |   2.780 |    7.955 | 
     | outputRdy_reg_reg_0_/QB  |   v   | n587             | DFFRX1      | 1.735 |   4.516 |    9.690 | 
     | U1839/IN1                |   v   | n587             | NAND2X1     | 0.001 |   4.516 |    9.691 | 
     | U1839/OUT                |   ^   | n1941            | NAND2X1     | 0.850 |   5.366 |   10.540 | 
     | U2014/IN2                |   ^   | n1941            | NOR2X1      | 0.000 |   5.366 |   10.541 | 
     | U2014/OUT                |   v   | n1974            | NOR2X1      | 0.462 |   5.828 |   11.002 | 
     | U1826/IN                 |   v   | n1974            | BUF4X       | 0.000 |   5.828 |   11.002 | 
     | U1826/OUT                |   v   | n1820            | BUF4X       | 0.946 |   6.774 |   11.949 | 
     | FE_OFC1910_n1820/IN      |   v   | n1820            | BUF4X       | 0.013 |   6.788 |   11.962 | 
     | FE_OFC1910_n1820/OUT     |   v   | FE_OFN1910_n1820 | BUF4X       | 1.019 |   7.806 |   12.981 | 
     | U2027/IN1                |   v   | FE_OFN1910_n1820 | AOI22       | 0.009 |   7.815 |   12.990 | 
     | U2027/OUT                |   ^   | n1953            | AOI22       | 0.627 |   8.442 |   13.617 | 
     | FE_OFC1930_n1953/IN      |   ^   | n1953            | BUF4X       | 0.001 |   8.443 |   13.618 | 
     | FE_OFC1930_n1953/OUT     |   ^   | FE_OFN1930_n1953 | BUF4X       | 0.911 |   9.355 |   14.529 | 
     | U1760/IN                 |   ^   | FE_OFN1930_n1953 | INVX4       | 0.010 |   9.365 |   14.539 | 
     | U1760/OUT                |   v   | DOUT[5]          | INVX4       | 0.260 |   9.625 |   14.800 | 
     | DOUT[5]                  |   v   | DOUT[5]          | FPU_Control | 0.000 |   9.625 |   14.800 | 
     +------------------------------------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   DOUT[12]                (v) checked with  leading edge of 'CLK'
Beginpoint: outputRdy_reg_reg_0_/QB (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                  15.000
= Required Time                14.800
- Arrival Time                  9.601
= Slack Time                    5.199
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.224
     = Beginpoint Arrival Time            0.224
     +------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                          |       |                  |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------+-------------+-------+---------+----------| 
     | CLK                      |   ^   | CLK              |             |       |   0.224 |    5.423 | 
     | CLK__L1_I0/IN            |   ^   | CLK              | BUF8X       | 0.000 |   0.224 |    5.423 | 
     | CLK__L1_I0/OUT           |   ^   | CLK__L1_N0       | BUF8X       | 0.499 |   0.723 |    5.922 | 
     | CLK__L2_I0/IN            |   ^   | CLK__L1_N0       | BUF8X       | 0.004 |   0.728 |    5.927 | 
     | CLK__L2_I0/OUT           |   ^   | CLK__L2_N0       | BUF8X       | 0.463 |   1.191 |    6.390 | 
     | CLK__L3_I2/IN            |   ^   | CLK__L2_N0       | BUF8X       | 0.006 |   1.197 |    6.396 | 
     | CLK__L3_I2/OUT           |   ^   | CLK__L3_N2       | BUF8X       | 0.449 |   1.645 |    6.844 | 
     | CLK__L4_I10/IN           |   ^   | CLK__L3_N2       | BUF8X       | 0.001 |   1.646 |    6.846 | 
     | CLK__L4_I10/OUT          |   ^   | CLK__L4_N10      | BUF8X       | 0.482 |   2.129 |    7.328 | 
     | CLK__L5_I47/IN           |   ^   | CLK__L4_N10      | BUF8X       | 0.009 |   2.137 |    7.337 | 
     | CLK__L5_I47/OUT          |   ^   | CLK__L5_N47      | BUF8X       | 0.631 |   2.768 |    7.967 | 
     | outputRdy_reg_reg_0_/CLK |   ^   | CLK__L5_N47      | DFFRX1      | 0.012 |   2.780 |    7.980 | 
     | outputRdy_reg_reg_0_/QB  |   v   | n587             | DFFRX1      | 1.735 |   4.516 |    9.715 | 
     | U1839/IN1                |   v   | n587             | NAND2X1     | 0.001 |   4.516 |    9.716 | 
     | U1839/OUT                |   ^   | n1941            | NAND2X1     | 0.850 |   5.366 |   10.565 | 
     | U2014/IN2                |   ^   | n1941            | NOR2X1      | 0.000 |   5.366 |   10.565 | 
     | U2014/OUT                |   v   | n1974            | NOR2X1      | 0.462 |   5.828 |   11.027 | 
     | U1826/IN                 |   v   | n1974            | BUF4X       | 0.000 |   5.828 |   11.027 | 
     | U1826/OUT                |   v   | n1820            | BUF4X       | 0.946 |   6.774 |   11.974 | 
     | FE_OFC1910_n1820/IN      |   v   | n1820            | BUF4X       | 0.013 |   6.788 |   11.987 | 
     | FE_OFC1910_n1820/OUT     |   v   | FE_OFN1910_n1820 | BUF4X       | 1.019 |   7.806 |   13.005 | 
     | U2019/IN1                |   v   | FE_OFN1910_n1820 | AOI22       | 0.007 |   7.813 |   13.012 | 
     | U2019/OUT                |   ^   | n1945            | AOI22       | 0.655 |   8.467 |   13.666 | 
     | FE_OFC2173_n1945/IN      |   ^   | n1945            | BUF4X       | 0.001 |   8.468 |   13.667 | 
     | FE_OFC2173_n1945/OUT     |   ^   | FE_OFN2173_n1945 | BUF4X       | 0.832 |   9.301 |   14.500 | 
     | U1756/IN                 |   ^   | FE_OFN2173_n1945 | INVX4       | 0.004 |   9.305 |   14.504 | 
     | U1756/OUT                |   v   | DOUT[12]         | INVX4       | 0.294 |   9.599 |   14.799 | 
     | DOUT[12]                 |   v   | DOUT[12]         | FPU_Control | 0.001 |   9.601 |   14.800 | 
     +------------------------------------------------------------------------------------------------+ 
Path 11: MET Late External Delay Assertion 
Endpoint:   DOUT[3]                 (v) checked with  leading edge of 'CLK'
Beginpoint: outputRdy_reg_reg_0_/QB (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                  15.000
= Required Time                14.800
- Arrival Time                  9.591
= Slack Time                    5.209
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.224
     = Beginpoint Arrival Time            0.224
     +------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                          |       |                  |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------+-------------+-------+---------+----------| 
     | CLK                      |   ^   | CLK              |             |       |   0.224 |    5.433 | 
     | CLK__L1_I0/IN            |   ^   | CLK              | BUF8X       | 0.000 |   0.224 |    5.433 | 
     | CLK__L1_I0/OUT           |   ^   | CLK__L1_N0       | BUF8X       | 0.499 |   0.723 |    5.933 | 
     | CLK__L2_I0/IN            |   ^   | CLK__L1_N0       | BUF8X       | 0.004 |   0.728 |    5.937 | 
     | CLK__L2_I0/OUT           |   ^   | CLK__L2_N0       | BUF8X       | 0.463 |   1.191 |    6.400 | 
     | CLK__L3_I2/IN            |   ^   | CLK__L2_N0       | BUF8X       | 0.006 |   1.197 |    6.406 | 
     | CLK__L3_I2/OUT           |   ^   | CLK__L3_N2       | BUF8X       | 0.449 |   1.645 |    6.855 | 
     | CLK__L4_I10/IN           |   ^   | CLK__L3_N2       | BUF8X       | 0.001 |   1.646 |    6.856 | 
     | CLK__L4_I10/OUT          |   ^   | CLK__L4_N10      | BUF8X       | 0.482 |   2.129 |    7.338 | 
     | CLK__L5_I47/IN           |   ^   | CLK__L4_N10      | BUF8X       | 0.009 |   2.137 |    7.347 | 
     | CLK__L5_I47/OUT          |   ^   | CLK__L5_N47      | BUF8X       | 0.631 |   2.768 |    7.978 | 
     | outputRdy_reg_reg_0_/CLK |   ^   | CLK__L5_N47      | DFFRX1      | 0.012 |   2.780 |    7.990 | 
     | outputRdy_reg_reg_0_/QB  |   v   | n587             | DFFRX1      | 1.735 |   4.516 |    9.725 | 
     | U1839/IN1                |   v   | n587             | NAND2X1     | 0.001 |   4.516 |    9.726 | 
     | U1839/OUT                |   ^   | n1941            | NAND2X1     | 0.850 |   5.366 |   10.575 | 
     | U2014/IN2                |   ^   | n1941            | NOR2X1      | 0.000 |   5.366 |   10.576 | 
     | U2014/OUT                |   v   | n1974            | NOR2X1      | 0.462 |   5.828 |   11.037 | 
     | U1826/IN                 |   v   | n1974            | BUF4X       | 0.000 |   5.828 |   11.037 | 
     | U1826/OUT                |   v   | n1820            | BUF4X       | 0.946 |   6.774 |   11.984 | 
     | FE_OFC1910_n1820/IN      |   v   | n1820            | BUF4X       | 0.013 |   6.788 |   11.997 | 
     | FE_OFC1910_n1820/OUT     |   v   | FE_OFN1910_n1820 | BUF4X       | 1.019 |   7.806 |   13.016 | 
     | U2025/IN1                |   v   | FE_OFN1910_n1820 | AOI22       | 0.011 |   7.817 |   13.026 | 
     | U2025/OUT                |   ^   | n1951            | AOI22       | 0.539 |   8.356 |   13.565 | 
     | FE_OFC1936_n1951/IN      |   ^   | n1951            | BUF4X       | 0.000 |   8.356 |   13.566 | 
     | FE_OFC1936_n1951/OUT     |   ^   | FE_OFN1936_n1951 | BUF4X       | 0.862 |   9.219 |   14.428 | 
     | U1770/IN                 |   ^   | FE_OFN1936_n1951 | INVX4       | 0.008 |   9.226 |   14.436 | 
     | U1770/OUT                |   v   | DOUT[3]          | INVX4       | 0.362 |   9.588 |   14.798 | 
     | DOUT[3]                  |   v   | DOUT[3]          | FPU_Control | 0.002 |   9.591 |   14.800 | 
     +------------------------------------------------------------------------------------------------+ 
Path 12: MET Late External Delay Assertion 
Endpoint:   DOUT[6]                 (v) checked with  leading edge of 'CLK'
Beginpoint: outputRdy_reg_reg_0_/QB (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                  15.000
= Required Time                14.800
- Arrival Time                  9.535
= Slack Time                    5.266
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.224
     = Beginpoint Arrival Time            0.224
     +------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                          |       |                  |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------+-------------+-------+---------+----------| 
     | CLK                      |   ^   | CLK              |             |       |   0.224 |    5.489 | 
     | CLK__L1_I0/IN            |   ^   | CLK              | BUF8X       | 0.000 |   0.224 |    5.489 | 
     | CLK__L1_I0/OUT           |   ^   | CLK__L1_N0       | BUF8X       | 0.499 |   0.723 |    5.989 | 
     | CLK__L2_I0/IN            |   ^   | CLK__L1_N0       | BUF8X       | 0.004 |   0.727 |    5.993 | 
     | CLK__L2_I0/OUT           |   ^   | CLK__L2_N0       | BUF8X       | 0.463 |   1.191 |    6.456 | 
     | CLK__L3_I2/IN            |   ^   | CLK__L2_N0       | BUF8X       | 0.006 |   1.196 |    6.462 | 
     | CLK__L3_I2/OUT           |   ^   | CLK__L3_N2       | BUF8X       | 0.449 |   1.645 |    6.911 | 
     | CLK__L4_I10/IN           |   ^   | CLK__L3_N2       | BUF8X       | 0.001 |   1.646 |    6.912 | 
     | CLK__L4_I10/OUT          |   ^   | CLK__L4_N10      | BUF8X       | 0.482 |   2.129 |    7.394 | 
     | CLK__L5_I47/IN           |   ^   | CLK__L4_N10      | BUF8X       | 0.009 |   2.137 |    7.403 | 
     | CLK__L5_I47/OUT          |   ^   | CLK__L5_N47      | BUF8X       | 0.631 |   2.768 |    8.034 | 
     | outputRdy_reg_reg_0_/CLK |   ^   | CLK__L5_N47      | DFFRX1      | 0.012 |   2.780 |    8.046 | 
     | outputRdy_reg_reg_0_/QB  |   v   | n587             | DFFRX1      | 1.735 |   4.516 |    9.781 | 
     | U1839/IN1                |   v   | n587             | NAND2X1     | 0.001 |   4.516 |    9.782 | 
     | U1839/OUT                |   ^   | n1941            | NAND2X1     | 0.850 |   5.366 |   10.631 | 
     | U2014/IN2                |   ^   | n1941            | NOR2X1      | 0.000 |   5.366 |   10.632 | 
     | U2014/OUT                |   v   | n1974            | NOR2X1      | 0.462 |   5.828 |   11.093 | 
     | U1826/IN                 |   v   | n1974            | BUF4X       | 0.000 |   5.828 |   11.093 | 
     | U1826/OUT                |   v   | n1820            | BUF4X       | 0.946 |   6.774 |   12.040 | 
     | FE_OFC1910_n1820/IN      |   v   | n1820            | BUF4X       | 0.013 |   6.788 |   12.053 | 
     | FE_OFC1910_n1820/OUT     |   v   | FE_OFN1910_n1820 | BUF4X       | 1.019 |   7.806 |   13.072 | 
     | U2028/IN1                |   v   | FE_OFN1910_n1820 | AOI22       | 0.008 |   7.814 |   13.080 | 
     | U2028/OUT                |   ^   | n1954            | AOI22       | 0.526 |   8.341 |   13.606 | 
     | FE_OFC1934_n1954/IN      |   ^   | n1954            | BUF4X       | 0.000 |   8.341 |   13.607 | 
     | FE_OFC1934_n1954/OUT     |   ^   | FE_OFN1934_n1954 | BUF4X       | 0.899 |   9.240 |   14.506 | 
     | U1761/IN                 |   ^   | FE_OFN1934_n1954 | INVX4       | 0.013 |   9.253 |   14.519 | 
     | U1761/OUT                |   v   | DOUT[6]          | INVX4       | 0.281 |   9.534 |   14.800 | 
     | DOUT[6]                  |   v   | DOUT[6]          | FPU_Control | 0.000 |   9.535 |   14.800 | 
     +------------------------------------------------------------------------------------------------+ 
Path 13: MET Late External Delay Assertion 
Endpoint:   DOUT[2]                 (v) checked with  leading edge of 'CLK'
Beginpoint: outputRdy_reg_reg_0_/QB (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                  15.000
= Required Time                14.800
- Arrival Time                  9.488
= Slack Time                    5.312
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.224
     = Beginpoint Arrival Time            0.224
     +------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                          |       |                  |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------+-------------+-------+---------+----------| 
     | CLK                      |   ^   | CLK              |             |       |   0.224 |    5.535 | 
     | CLK__L1_I0/IN            |   ^   | CLK              | BUF8X       | 0.000 |   0.224 |    5.536 | 
     | CLK__L1_I0/OUT           |   ^   | CLK__L1_N0       | BUF8X       | 0.499 |   0.723 |    6.035 | 
     | CLK__L2_I0/IN            |   ^   | CLK__L1_N0       | BUF8X       | 0.004 |   0.727 |    6.039 | 
     | CLK__L2_I0/OUT           |   ^   | CLK__L2_N0       | BUF8X       | 0.463 |   1.191 |    6.502 | 
     | CLK__L3_I2/IN            |   ^   | CLK__L2_N0       | BUF8X       | 0.006 |   1.196 |    6.508 | 
     | CLK__L3_I2/OUT           |   ^   | CLK__L3_N2       | BUF8X       | 0.449 |   1.645 |    6.957 | 
     | CLK__L4_I10/IN           |   ^   | CLK__L3_N2       | BUF8X       | 0.001 |   1.646 |    6.958 | 
     | CLK__L4_I10/OUT          |   ^   | CLK__L4_N10      | BUF8X       | 0.482 |   2.129 |    7.440 | 
     | CLK__L5_I47/IN           |   ^   | CLK__L4_N10      | BUF8X       | 0.009 |   2.137 |    7.449 | 
     | CLK__L5_I47/OUT          |   ^   | CLK__L5_N47      | BUF8X       | 0.631 |   2.768 |    8.080 | 
     | outputRdy_reg_reg_0_/CLK |   ^   | CLK__L5_N47      | DFFRX1      | 0.012 |   2.780 |    8.092 | 
     | outputRdy_reg_reg_0_/QB  |   v   | n587             | DFFRX1      | 1.735 |   4.516 |    9.827 | 
     | U1839/IN1                |   v   | n587             | NAND2X1     | 0.001 |   4.516 |    9.828 | 
     | U1839/OUT                |   ^   | n1941            | NAND2X1     | 0.850 |   5.366 |   10.677 | 
     | U2014/IN2                |   ^   | n1941            | NOR2X1      | 0.000 |   5.366 |   10.678 | 
     | U2014/OUT                |   v   | n1974            | NOR2X1      | 0.462 |   5.828 |   11.139 | 
     | U1826/IN                 |   v   | n1974            | BUF4X       | 0.000 |   5.828 |   11.139 | 
     | U1826/OUT                |   v   | n1820            | BUF4X       | 0.946 |   6.774 |   12.086 | 
     | FE_OFC1910_n1820/IN      |   v   | n1820            | BUF4X       | 0.013 |   6.788 |   12.099 | 
     | FE_OFC1910_n1820/OUT     |   v   | FE_OFN1910_n1820 | BUF4X       | 1.019 |   7.806 |   13.118 | 
     | U2024/IN1                |   v   | FE_OFN1910_n1820 | AOI22       | 0.011 |   7.817 |   13.129 | 
     | U2024/OUT                |   ^   | n1950            | AOI22       | 0.969 |   8.786 |   14.098 | 
     | U1747/IN                 |   ^   | n1950            | INVX4       | 0.004 |   8.790 |   14.102 | 
     | U1747/OUT                |   v   | DOUT[2]          | INVX4       | 0.693 |   9.483 |   14.795 | 
     | DOUT[2]                  |   v   | DOUT[2]          | FPU_Control | 0.005 |   9.488 |   14.800 | 
     +------------------------------------------------------------------------------------------------+ 
Path 14: MET Late External Delay Assertion 
Endpoint:   EXC[0]                  (v) checked with  leading edge of 'CLK'
Beginpoint: outputRdy_reg_reg_0_/QB (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                  15.000
= Required Time                14.800
- Arrival Time                  9.395
= Slack Time                    5.405
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.224
     = Beginpoint Arrival Time            0.224
     +------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                          |       |                  |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------+-------------+-------+---------+----------| 
     | CLK                      |   ^   | CLK              |             |       |   0.224 |    5.629 | 
     | CLK__L1_I0/IN            |   ^   | CLK              | BUF8X       | 0.000 |   0.224 |    5.629 | 
     | CLK__L1_I0/OUT           |   ^   | CLK__L1_N0       | BUF8X       | 0.499 |   0.723 |    6.128 | 
     | CLK__L2_I0/IN            |   ^   | CLK__L1_N0       | BUF8X       | 0.004 |   0.728 |    6.133 | 
     | CLK__L2_I0/OUT           |   ^   | CLK__L2_N0       | BUF8X       | 0.463 |   1.191 |    6.596 | 
     | CLK__L3_I2/IN            |   ^   | CLK__L2_N0       | BUF8X       | 0.006 |   1.197 |    6.602 | 
     | CLK__L3_I2/OUT           |   ^   | CLK__L3_N2       | BUF8X       | 0.449 |   1.645 |    7.050 | 
     | CLK__L4_I10/IN           |   ^   | CLK__L3_N2       | BUF8X       | 0.001 |   1.646 |    7.052 | 
     | CLK__L4_I10/OUT          |   ^   | CLK__L4_N10      | BUF8X       | 0.482 |   2.129 |    7.534 | 
     | CLK__L5_I47/IN           |   ^   | CLK__L4_N10      | BUF8X       | 0.009 |   2.138 |    7.543 | 
     | CLK__L5_I47/OUT          |   ^   | CLK__L5_N47      | BUF8X       | 0.631 |   2.768 |    8.173 | 
     | outputRdy_reg_reg_0_/CLK |   ^   | CLK__L5_N47      | DFFRX1      | 0.012 |   2.781 |    8.186 | 
     | outputRdy_reg_reg_0_/QB  |   v   | n587             | DFFRX1      | 1.735 |   4.516 |    9.921 | 
     | U1839/IN1                |   v   | n587             | NAND2X1     | 0.001 |   4.516 |    9.922 | 
     | U1839/OUT                |   ^   | n1941            | NAND2X1     | 0.850 |   5.366 |   10.771 | 
     | U2014/IN2                |   ^   | n1941            | NOR2X1      | 0.000 |   5.366 |   10.771 | 
     | U2014/OUT                |   v   | n1974            | NOR2X1      | 0.462 |   5.828 |   11.233 | 
     | U1826/IN                 |   v   | n1974            | BUF4X       | 0.000 |   5.828 |   11.233 | 
     | U1826/OUT                |   v   | n1820            | BUF4X       | 0.946 |   6.774 |   12.180 | 
     | FE_OFC1910_n1820/IN      |   v   | n1820            | BUF4X       | 0.013 |   6.788 |   12.193 | 
     | FE_OFC1910_n1820/OUT     |   v   | FE_OFN1910_n1820 | BUF4X       | 1.019 |   7.806 |   13.211 | 
     | U2033/IN1                |   v   | FE_OFN1910_n1820 | AOI22       | 0.001 |   7.807 |   13.212 | 
     | U2033/OUT                |   ^   | n1959            | AOI22       | 1.037 |   8.844 |   14.249 | 
     | U1762/IN                 |   ^   | n1959            | INVX4       | 0.004 |   8.848 |   14.253 | 
     | U1762/OUT                |   v   | EXC[0]           | INVX4       | 0.546 |   9.394 |   14.799 | 
     | EXC[0]                   |   v   | EXC[0]           | FPU_Control | 0.001 |   9.395 |   14.800 | 
     +------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin u_adder_cntrl/Final_Exponent_reg_reg_6_/CLK 
Endpoint:   u_adder_cntrl/Final_Exponent_reg_reg_6_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                      (^) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.670
- Setup                         0.572
+ Phase Shift                  15.000
= Required Time                17.098
- Arrival Time                 11.568
= Slack Time                    5.529
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.321
     = Beginpoint Arrival Time            0.521
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |              Net              |  Cell   | Delay | Arrival | Required | 
     |                                           |       |                               |         |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------------------------+---------+-------+---------+----------| 
     | RSTn                                      |   ^   | RSTn                          |         |       |   0.521 |    6.051 | 
     | FE_OFC837_RSTn/IN                         |   ^   | RSTn                          | INVX4   | 0.000 |   0.522 |    6.051 | 
     | FE_OFC837_RSTn/OUT                        |   v   | FE_OFN837_RSTn                | INVX4   | 0.342 |   0.863 |    6.393 | 
     | FE_OFC838_RSTn/IN                         |   v   | FE_OFN837_RSTn                | INVX8   | 0.001 |   0.864 |    6.393 | 
     | FE_OFC838_RSTn/OUT                        |   ^   | FE_OFN838_RSTn                | INVX8   | 0.824 |   1.688 |    7.217 | 
     | U1601/IN                                  |   ^   | FE_OFN838_RSTn                | INVX8   | 0.072 |   1.760 |    7.289 | 
     | U1601/OUT                                 |   v   | n1833                         | INVX8   | 1.070 |   2.829 |    8.359 | 
     | FE_OFC490_n1833/IN                        |   v   | n1833                         | INVX4   | 0.011 |   2.840 |    8.369 | 
     | FE_OFC490_n1833/OUT                       |   ^   | FE_OFN490_n1833               | INVX4   | 0.488 |   3.328 |    8.857 | 
     | FE_OFC492_n1833/IN                        |   ^   | FE_OFN490_n1833               | INVX4   | 0.000 |   3.328 |    8.857 | 
     | FE_OFC492_n1833/OUT                       |   v   | FE_OFN492_n1833               | INVX4   | 0.944 |   4.272 |    9.801 | 
     | u_adder_cntrl/U469/IN                     |   v   | FE_OFN492_n1833               | INVX4   | 0.014 |   4.286 |    9.815 | 
     | u_adder_cntrl/U469/OUT                    |   ^   | u_adder_cntrl/n285            | INVX4   | 1.359 |   5.644 |   11.174 | 
     | u_adder_cntrl/U715/IN1                    |   ^   | u_adder_cntrl/n285            | NAND2X1 | 0.004 |   5.648 |   11.178 | 
     | u_adder_cntrl/U715/OUT                    |   v   | u_adder_cntrl/n1146           | NAND2X1 | 0.532 |   6.180 |   11.710 | 
     | u_adder_cntrl/FE_OFC571_n1146/IN          |   v   | u_adder_cntrl/n1146           | BUF4X   | 0.000 |   6.180 |   11.710 | 
     | u_adder_cntrl/FE_OFC571_n1146/OUT         |   v   | u_adder_cntrl/FE_OFN571_n1146 | BUF4X   | 0.926 |   7.106 |   12.635 | 
     | u_adder_cntrl/U870/IN                     |   v   | u_adder_cntrl/FE_OFN571_n1146 | INVX4   | 0.006 |   7.112 |   12.641 | 
     | u_adder_cntrl/U870/OUT                    |   ^   | u_adder_cntrl/n823            | INVX4   | 0.728 |   7.840 |   13.369 | 
     | u_adder_cntrl/U203/IN1                    |   ^   | u_adder_cntrl/n823            | NAND2X1 | 0.001 |   7.840 |   13.369 | 
     | u_adder_cntrl/U203/OUT                    |   v   | u_adder_cntrl/n580            | NAND2X1 | 0.488 |   8.328 |   13.857 | 
     | u_adder_cntrl/U626/IN1                    |   v   | u_adder_cntrl/n580            | NANDX2  | 0.000 |   8.328 |   13.857 | 
     | u_adder_cntrl/U626/OUT                    |   ^   | u_adder_cntrl/n647            | NANDX2  | 0.950 |   9.278 |   14.807 | 
     | u_adder_cntrl/U6/IN2                      |   ^   | u_adder_cntrl/n647            | AOI22   | 0.005 |   9.283 |   14.812 | 
     | u_adder_cntrl/U6/OUT                      |   v   | u_adder_cntrl/n2              | AOI22   | 0.674 |   9.957 |   15.486 | 
     | u_adder_cntrl/FE_RC_819_0/IN1             |   v   | u_adder_cntrl/n2              | NAND2X1 | 0.000 |   9.957 |   15.486 | 
     | u_adder_cntrl/FE_RC_819_0/OUT             |   ^   | u_adder_cntrl/FE_RN_594_0     | NAND2X1 | 0.541 |  10.498 |   16.028 | 
     | u_adder_cntrl/FE_RC_818_0/IN              |   ^   | u_adder_cntrl/FE_RN_594_0     | INVX1   | 0.000 |  10.499 |   16.028 | 
     | u_adder_cntrl/FE_RC_818_0/OUT             |   v   | u_adder_cntrl/FE_RN_593_0     | INVX1   | 0.536 |  11.035 |   16.564 | 
     | u_adder_cntrl/FE_RC_829_0/IN1             |   v   | u_adder_cntrl/FE_RN_593_0     | NANDX2  | 0.000 |  11.035 |   16.565 | 
     | u_adder_cntrl/FE_RC_829_0/OUT             |   ^   | u_adder_cntrl/n1100           | NANDX2  | 0.532 |  11.567 |   17.096 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_6_/D |   ^   | u_adder_cntrl/n1100           | DFFRX1  | 0.001 |  11.568 |   17.098 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.224
     = Beginpoint Arrival Time            0.224
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                             |       |             |        |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK         |        |       |   0.224 |   -5.306 | 
     | CLK__L1_I0/IN                               |   ^   | CLK         | BUF8X  | 0.000 |   0.224 |   -5.305 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0  | BUF8X  | 0.499 |   0.723 |   -4.806 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0  | BUF8X  | 0.004 |   0.728 |   -4.802 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0  | BUF8X  | 0.463 |   1.191 |   -4.339 | 
     | CLK__L3_I2/IN                               |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.197 |   -4.333 | 
     | CLK__L3_I2/OUT                              |   ^   | CLK__L3_N2  | BUF8X  | 0.449 |   1.645 |   -3.884 | 
     | CLK__L4_I8/IN                               |   ^   | CLK__L3_N2  | BUF8X  | 0.001 |   1.647 |   -3.883 | 
     | CLK__L4_I8/OUT                              |   ^   | CLK__L4_N8  | BUF8X  | 0.452 |   2.098 |   -3.431 | 
     | CLK__L5_I41/IN                              |   ^   | CLK__L4_N8  | BUF8X  | 0.004 |   2.103 |   -3.427 | 
     | CLK__L5_I41/OUT                             |   ^   | CLK__L5_N41 | BUF8X  | 0.563 |   2.666 |   -2.863 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_6_/CLK |   ^   | CLK__L5_N41 | DFFRX1 | 0.004 |   2.670 |   -2.859 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin u_adder_cntrl/Final_Exponent_reg_reg_7_/CLK 
Endpoint:   u_adder_cntrl/Final_Exponent_reg_reg_7_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                      (^) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.716
- Setup                         0.541
+ Phase Shift                  15.000
= Required Time                17.174
- Arrival Time                 11.641
= Slack Time                    5.534
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.321
     = Beginpoint Arrival Time            0.521
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |              Net              |  Cell   | Delay | Arrival | Required | 
     |                                           |       |                               |         |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------------------------+---------+-------+---------+----------| 
     | RSTn                                      |   ^   | RSTn                          |         |       |   0.521 |    6.055 | 
     | FE_OFC837_RSTn/IN                         |   ^   | RSTn                          | INVX4   | 0.000 |   0.522 |    6.055 | 
     | FE_OFC837_RSTn/OUT                        |   v   | FE_OFN837_RSTn                | INVX4   | 0.342 |   0.863 |    6.397 | 
     | FE_OFC838_RSTn/IN                         |   v   | FE_OFN837_RSTn                | INVX8   | 0.001 |   0.864 |    6.397 | 
     | FE_OFC838_RSTn/OUT                        |   ^   | FE_OFN838_RSTn                | INVX8   | 0.824 |   1.688 |    7.222 | 
     | U1601/IN                                  |   ^   | FE_OFN838_RSTn                | INVX8   | 0.072 |   1.760 |    7.293 | 
     | U1601/OUT                                 |   v   | n1833                         | INVX8   | 1.070 |   2.829 |    8.363 | 
     | FE_OFC490_n1833/IN                        |   v   | n1833                         | INVX4   | 0.011 |   2.840 |    8.373 | 
     | FE_OFC490_n1833/OUT                       |   ^   | FE_OFN490_n1833               | INVX4   | 0.488 |   3.328 |    8.861 | 
     | FE_OFC492_n1833/IN                        |   ^   | FE_OFN490_n1833               | INVX4   | 0.000 |   3.328 |    8.861 | 
     | FE_OFC492_n1833/OUT                       |   v   | FE_OFN492_n1833               | INVX4   | 0.944 |   4.272 |    9.806 | 
     | u_adder_cntrl/U469/IN                     |   v   | FE_OFN492_n1833               | INVX4   | 0.014 |   4.286 |    9.819 | 
     | u_adder_cntrl/U469/OUT                    |   ^   | u_adder_cntrl/n285            | INVX4   | 1.359 |   5.644 |   11.178 | 
     | u_adder_cntrl/U715/IN1                    |   ^   | u_adder_cntrl/n285            | NAND2X1 | 0.004 |   5.648 |   11.182 | 
     | u_adder_cntrl/U715/OUT                    |   v   | u_adder_cntrl/n1146           | NAND2X1 | 0.532 |   6.180 |   11.714 | 
     | u_adder_cntrl/FE_OFC571_n1146/IN          |   v   | u_adder_cntrl/n1146           | BUF4X   | 0.000 |   6.180 |   11.714 | 
     | u_adder_cntrl/FE_OFC571_n1146/OUT         |   v   | u_adder_cntrl/FE_OFN571_n1146 | BUF4X   | 0.926 |   7.106 |   12.640 | 
     | u_adder_cntrl/U870/IN                     |   v   | u_adder_cntrl/FE_OFN571_n1146 | INVX4   | 0.006 |   7.112 |   12.645 | 
     | u_adder_cntrl/U870/OUT                    |   ^   | u_adder_cntrl/n823            | INVX4   | 0.728 |   7.840 |   13.373 | 
     | u_adder_cntrl/U203/IN1                    |   ^   | u_adder_cntrl/n823            | NAND2X1 | 0.001 |   7.840 |   13.374 | 
     | u_adder_cntrl/U203/OUT                    |   v   | u_adder_cntrl/n580            | NAND2X1 | 0.488 |   8.328 |   13.861 | 
     | u_adder_cntrl/U626/IN1                    |   v   | u_adder_cntrl/n580            | NANDX2  | 0.000 |   8.328 |   13.861 | 
     | u_adder_cntrl/U626/OUT                    |   ^   | u_adder_cntrl/n647            | NANDX2  | 0.950 |   9.278 |   14.811 | 
     | u_adder_cntrl/U908/IN2                    |   ^   | u_adder_cntrl/n647            | AOI22   | 0.005 |   9.283 |   14.817 | 
     | u_adder_cntrl/U908/OUT                    |   v   | u_adder_cntrl/n648            | AOI22   | 0.724 |  10.007 |   15.541 | 
     | u_adder_cntrl/U182/IN                     |   v   | u_adder_cntrl/n648            | INVX1   | 0.000 |  10.007 |   15.541 | 
     | u_adder_cntrl/U182/OUT                    |   ^   | u_adder_cntrl/n649            | INVX1   | 0.436 |  10.443 |   15.977 | 
     | u_adder_cntrl/U909/IN3                    |   ^   | u_adder_cntrl/n649            | AOI21   | 0.000 |  10.443 |   15.977 | 
     | u_adder_cntrl/U909/OUT                    |   v   | u_adder_cntrl/n652            | AOI21   | 0.652 |  11.095 |   16.629 | 
     | u_adder_cntrl/U161/IN1                    |   v   | u_adder_cntrl/n652            | NANDX2  | 0.000 |  11.096 |   16.629 | 
     | u_adder_cntrl/U161/OUT                    |   ^   | u_adder_cntrl/n1102           | NANDX2  | 0.545 |  11.641 |   17.174 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_7_/D |   ^   | u_adder_cntrl/n1102           | DFFRX1  | 0.000 |  11.641 |   17.174 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.224
     = Beginpoint Arrival Time            0.224
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                                             |       |            |        |       |  Time   |   Time   | 
     |---------------------------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK        |        |       |   0.224 |   -5.310 | 
     | CLK__L1_I0/IN                               |   ^   | CLK        | BUF8X  | 0.000 |   0.224 |   -5.310 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0 | BUF8X  | 0.499 |   0.723 |   -4.811 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0 | BUF8X  | 0.004 |   0.727 |   -4.806 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0 | BUF8X  | 0.463 |   1.191 |   -4.343 | 
     | CLK__L3_I0/IN                               |   ^   | CLK__L2_N0 | BUF8X  | 0.006 |   1.196 |   -4.337 | 
     | CLK__L3_I0/OUT                              |   ^   | CLK__L3_N0 | BUF8X  | 0.462 |   1.659 |   -3.875 | 
     | CLK__L4_I1/IN                               |   ^   | CLK__L3_N0 | BUF8X  | 0.002 |   1.660 |   -3.873 | 
     | CLK__L4_I1/OUT                              |   ^   | CLK__L4_N1 | BUF8X  | 0.456 |   2.117 |   -3.417 | 
     | CLK__L5_I4/IN                               |   ^   | CLK__L4_N1 | BUF8X  | 0.001 |   2.118 |   -3.416 | 
     | CLK__L5_I4/OUT                              |   ^   | CLK__L5_N4 | BUF8X  | 0.597 |   2.715 |   -2.818 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_7_/CLK |   ^   | CLK__L5_N4 | DFFRX1 | 0.001 |   2.716 |   -2.818 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_4_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_4_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.797
- Setup                         0.221
+ Phase Shift                  15.000
= Required Time                17.576
- Arrival Time                 11.790
= Slack Time                    5.787
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.437
     = Beginpoint Arrival Time            0.637
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net              |  Cell  | Delay | Arrival | Required | 
     |                                         |       |                              |        |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------+--------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                         |        |       |   0.637 |    6.424 | 
     | FE_OFC837_RSTn/IN                       |   v   | RSTn                         | INVX4  | 0.000 |   0.637 |    6.424 | 
     | FE_OFC837_RSTn/OUT                      |   ^   | FE_OFN837_RSTn               | INVX4  | 0.420 |   1.057 |    6.844 | 
     | FE_OFC838_RSTn/IN                       |   ^   | FE_OFN837_RSTn               | INVX8  | 0.000 |   1.058 |    6.845 | 
     | FE_OFC838_RSTn/OUT                      |   v   | FE_OFN838_RSTn               | INVX8  | 0.875 |   1.933 |    7.720 | 
     | U1601/IN                                |   v   | FE_OFN838_RSTn               | INVX8  | 0.071 |   2.005 |    7.791 | 
     | U1601/OUT                               |   ^   | n1833                        | INVX8  | 1.080 |   3.084 |    8.871 | 
     | FE_OFC490_n1833/IN                      |   ^   | n1833                        | INVX4  | 0.011 |   3.095 |    8.882 | 
     | FE_OFC490_n1833/OUT                     |   v   | FE_OFN490_n1833              | INVX4  | 0.445 |   3.540 |    9.326 | 
     | FE_OFC492_n1833/IN                      |   v   | FE_OFN490_n1833              | INVX4  | 0.000 |   3.540 |    9.326 | 
     | FE_OFC492_n1833/OUT                     |   ^   | FE_OFN492_n1833              | INVX4  | 0.894 |   4.434 |   10.220 | 
     | u_adder_cntrl/U1040/IN2                 |   ^   | FE_OFN492_n1833              | NOR2X1 | 0.016 |   4.450 |   10.237 | 
     | u_adder_cntrl/U1040/OUT                 |   v   | u_adder_cntrl/n885           | NOR2X1 | 1.162 |   5.612 |   11.399 | 
     | u_adder_cntrl/FE_OFC916_n885/IN         |   v   | u_adder_cntrl/n885           | BUF4X  | 0.001 |   5.613 |   11.400 | 
     | u_adder_cntrl/FE_OFC916_n885/OUT        |   v   | u_adder_cntrl/FE_OFN916_n885 | BUF4X  | 0.875 |   6.488 |   12.275 | 
     | u_adder_cntrl/U717/IN1                  |   v   | u_adder_cntrl/FE_OFN916_n885 | NANDX2 | 0.004 |   6.492 |   12.279 | 
     | u_adder_cntrl/U717/OUT                  |   ^   | u_adder_cntrl/n1116          | NANDX2 | 1.123 |   7.615 |   13.402 | 
     | u_adder_cntrl/U423/IN                   |   ^   | u_adder_cntrl/n1116          | INVX8  | 0.009 |   7.624 |   13.411 | 
     | u_adder_cntrl/U423/OUT                  |   v   | u_adder_cntrl/n822           | INVX8  | 1.058 |   8.682 |   14.468 | 
     | u_adder_cntrl/U452/IN2                  |   v   | u_adder_cntrl/n822           | NANDX2 | 0.002 |   8.684 |   14.471 | 
     | u_adder_cntrl/U452/OUT                  |   ^   | u_adder_cntrl/n924           | NANDX2 | 0.576 |   9.260 |   15.046 | 
     | u_adder_cntrl/U552/IN                   |   ^   | u_adder_cntrl/n924           | INVX4  | 0.000 |   9.260 |   15.047 | 
     | u_adder_cntrl/U552/OUT                  |   v   | u_adder_cntrl/n1053          | INVX4  | 0.418 |   9.678 |   15.465 | 
     | u_adder_cntrl/U1094/IN3                 |   v   | u_adder_cntrl/n1053          | AOI22  | 0.002 |   9.680 |   15.466 | 
     | u_adder_cntrl/U1094/OUT                 |   ^   | u_adder_cntrl/n1027          | AOI22  | 0.567 |  10.247 |   16.033 | 
     | u_adder_cntrl/U1176/IN                  |   ^   | u_adder_cntrl/n1027          | INVX1  | 0.000 |  10.247 |   16.034 | 
     | u_adder_cntrl/U1176/OUT                 |   v   | u_adder_cntrl/n1028          | INVX1  | 0.643 |  10.890 |   16.676 | 
     | u_adder_cntrl/U1177/IN2                 |   v   | u_adder_cntrl/n1028          | AOI22  | 0.000 |  10.890 |   16.677 | 
     | u_adder_cntrl/U1177/OUT                 |   ^   | u_adder_cntrl/n1033          | AOI22  | 0.506 |  11.396 |   17.182 | 
     | u_adder_cntrl/U177/IN1                  |   ^   | u_adder_cntrl/n1033          | NANDX2 | 0.000 |  11.396 |   17.183 | 
     | u_adder_cntrl/U177/OUT                  |   v   | u_adder_cntrl/n1076          | NANDX2 | 0.393 |  11.789 |   17.575 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_4_/D |   v   | u_adder_cntrl/n1076          | DFFRX1 | 0.001 |  11.790 |   17.576 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.224
     = Beginpoint Arrival Time            0.224
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.224 |   -5.563 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.224 |   -5.563 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.499 |   0.723 |   -5.064 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.004 |   0.727 |   -5.059 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.463 |   1.191 |   -4.596 | 
     | CLK__L3_I0/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.196 |   -4.590 | 
     | CLK__L3_I0/OUT                            |   ^   | CLK__L3_N0  | BUF8X  | 0.462 |   1.659 |   -4.128 | 
     | CLK__L4_I3/IN                             |   ^   | CLK__L3_N0  | BUF8X  | 0.002 |   1.660 |   -4.127 | 
     | CLK__L4_I3/OUT                            |   ^   | CLK__L4_N3  | BUF8X  | 0.433 |   2.093 |   -3.693 | 
     | CLK__L5_I21/IN                            |   ^   | CLK__L4_N3  | BUF8X  | 0.002 |   2.095 |   -3.691 | 
     | CLK__L5_I21/OUT                           |   ^   | CLK__L5_N21 | BUF8X  | 0.670 |   2.765 |   -3.021 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_4_/CLK |   ^   | CLK__L5_N21 | DFFRX1 | 0.032 |   2.797 |   -2.989 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin MulCntrl_Op1_reg_9_/CLK 
Endpoint:   MulCntrl_Op1_reg_9_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                  (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.766
- Setup                         0.645
+ Phase Shift                  15.000
= Required Time                17.121
- Arrival Time                 11.321
= Slack Time                    5.800
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.437
     = Beginpoint Arrival Time            0.637
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                       |       |                  |        |       |  Time   |   Time   | 
     |-----------------------+-------+------------------+--------+-------+---------+----------| 
     | RSTn                  |   v   | RSTn             |        |       |   0.637 |    6.437 | 
     | FE_OFC837_RSTn/IN     |   v   | RSTn             | INVX4  | 0.000 |   0.637 |    6.438 | 
     | FE_OFC837_RSTn/OUT    |   ^   | FE_OFN837_RSTn   | INVX4  | 0.420 |   1.058 |    6.858 | 
     | FE_OFC838_RSTn/IN     |   ^   | FE_OFN837_RSTn   | INVX8  | 0.000 |   1.058 |    6.858 | 
     | FE_OFC838_RSTn/OUT    |   v   | FE_OFN838_RSTn   | INVX8  | 0.875 |   1.933 |    7.734 | 
     | U1601/IN              |   v   | FE_OFN838_RSTn   | INVX8  | 0.071 |   2.005 |    7.805 | 
     | U1601/OUT             |   ^   | n1833            | INVX8  | 1.080 |   3.084 |    8.885 | 
     | U2215/IN2             |   ^   | n1833            | NOR2X1 | 0.006 |   3.091 |    8.891 | 
     | U2215/OUT             |   v   | n2176            | NOR2X1 | 1.094 |   4.185 |    9.985 | 
     | FE_OFC1876_n2176/IN   |   v   | n2176            | BUF4X  | 0.001 |   4.186 |    9.986 | 
     | FE_OFC1876_n2176/OUT  |   v   | FE_OFN1876_n2176 | BUF4X  | 1.261 |   5.447 |   11.247 | 
     | U1769/IN              |   v   | FE_OFN1876_n2176 | INVX4  | 0.031 |   5.478 |   11.278 | 
     | U1769/OUT             |   ^   | n1828            | INVX4  | 0.459 |   5.937 |   11.738 | 
     | U1885/IN              |   ^   | n1828            | INVX4  | 0.000 |   5.937 |   11.738 | 
     | U1885/OUT             |   v   | n1827            | INVX4  | 1.070 |   7.008 |   12.808 | 
     | U2216/IN1             |   v   | n1827            | NOR2X1 | 0.003 |   7.011 |   12.811 | 
     | U2216/OUT             |   ^   | n2175            | NOR2X1 | 0.514 |   7.525 |   13.325 | 
     | FE_OFC533_n2175/IN    |   ^   | n2175            | BUF4X  | 0.000 |   7.525 |   13.325 | 
     | FE_OFC533_n2175/OUT   |   ^   | FE_OFN533_n2175  | BUF4X  | 0.801 |   8.326 |   14.127 | 
     | U1716/IN              |   ^   | FE_OFN533_n2175  | INVX4  | 0.001 |   8.327 |   14.127 | 
     | U1716/OUT             |   v   | n1826            | INVX4  | 0.286 |   8.614 |   14.414 | 
     | U1805/IN              |   v   | n1826            | INVX4  | 0.000 |   8.614 |   14.414 | 
     | U1805/OUT             |   ^   | n1825            | INVX4  | 1.042 |   9.655 |   15.456 | 
     | U2242/IN3             |   ^   | n1825            | AOI22  | 0.011 |   9.666 |   15.467 | 
     | U2242/OUT             |   v   | n2169            | AOI22  | 0.836 |  10.502 |   16.302 | 
     | U1658/IN              |   v   | n2169            | INVX1  | 0.001 |  10.503 |   16.303 | 
     | U1658/OUT             |   ^   | n558             | INVX1  | 0.817 |  11.320 |   17.120 | 
     | MulCntrl_Op1_reg_9_/D |   ^   | n558             | DFFRX1 | 0.000 |  11.321 |   17.121 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.224
     = Beginpoint Arrival Time            0.224
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                         |       |            |        |       |  Time   |   Time   | 
     |-------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                     |   ^   | CLK        |        |       |   0.224 |   -5.577 | 
     | CLK__L1_I0/IN           |   ^   | CLK        | BUF8X  | 0.000 |   0.224 |   -5.576 | 
     | CLK__L1_I0/OUT          |   ^   | CLK__L1_N0 | BUF8X  | 0.499 |   0.723 |   -5.077 | 
     | CLK__L2_I0/IN           |   ^   | CLK__L1_N0 | BUF8X  | 0.004 |   0.727 |   -5.073 | 
     | CLK__L2_I0/OUT          |   ^   | CLK__L2_N0 | BUF8X  | 0.463 |   1.191 |   -4.610 | 
     | CLK__L3_I0/IN           |   ^   | CLK__L2_N0 | BUF8X  | 0.006 |   1.196 |   -4.604 | 
     | CLK__L3_I0/OUT          |   ^   | CLK__L3_N0 | BUF8X  | 0.462 |   1.659 |   -4.142 | 
     | CLK__L4_I1/IN           |   ^   | CLK__L3_N0 | BUF8X  | 0.002 |   1.660 |   -4.140 | 
     | CLK__L4_I1/OUT          |   ^   | CLK__L4_N1 | BUF8X  | 0.456 |   2.117 |   -3.683 | 
     | CLK__L5_I8/IN           |   ^   | CLK__L4_N1 | BUF8X  | 0.001 |   2.118 |   -3.682 | 
     | CLK__L5_I8/OUT          |   ^   | CLK__L5_N8 | BUF8X  | 0.637 |   2.755 |   -3.045 | 
     | MulCntrl_Op1_reg_9_/CLK |   ^   | CLK__L5_N8 | DFFRX1 | 0.010 |   2.766 |   -3.034 | 
     +------------------------------------------------------------------------------------+ 
Path 19: MET Late External Delay Assertion 
Endpoint:   EXC[1]                  (v) checked with  leading edge of 'CLK'
Beginpoint: outputRdy_reg_reg_0_/QB (^) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                  15.000
= Required Time                14.800
- Arrival Time                  8.992
= Slack Time                    5.808
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.224
     = Beginpoint Arrival Time            0.224
     +------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                          |       |                  |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------+-------------+-------+---------+----------| 
     | CLK                      |   ^   | CLK              |             |       |   0.224 |    6.032 | 
     | CLK__L1_I0/IN            |   ^   | CLK              | BUF8X       | 0.000 |   0.224 |    6.032 | 
     | CLK__L1_I0/OUT           |   ^   | CLK__L1_N0       | BUF8X       | 0.499 |   0.723 |    6.531 | 
     | CLK__L2_I0/IN            |   ^   | CLK__L1_N0       | BUF8X       | 0.004 |   0.728 |    6.536 | 
     | CLK__L2_I0/OUT           |   ^   | CLK__L2_N0       | BUF8X       | 0.463 |   1.191 |    6.999 | 
     | CLK__L3_I2/IN            |   ^   | CLK__L2_N0       | BUF8X       | 0.006 |   1.197 |    7.005 | 
     | CLK__L3_I2/OUT           |   ^   | CLK__L3_N2       | BUF8X       | 0.449 |   1.645 |    7.453 | 
     | CLK__L4_I10/IN           |   ^   | CLK__L3_N2       | BUF8X       | 0.001 |   1.646 |    7.455 | 
     | CLK__L4_I10/OUT          |   ^   | CLK__L4_N10      | BUF8X       | 0.482 |   2.129 |    7.937 | 
     | CLK__L5_I47/IN           |   ^   | CLK__L4_N10      | BUF8X       | 0.009 |   2.137 |    7.946 | 
     | CLK__L5_I47/OUT          |   ^   | CLK__L5_N47      | BUF8X       | 0.631 |   2.768 |    8.576 | 
     | outputRdy_reg_reg_0_/CLK |   ^   | CLK__L5_N47      | DFFRX1      | 0.012 |   2.781 |    8.589 | 
     | outputRdy_reg_reg_0_/QB  |   ^   | n587             | DFFRX1      | 1.762 |   4.542 |   10.350 | 
     | U2015/IN1                |   ^   | n587             | NOR2X1      | 0.001 |   4.542 |   10.351 | 
     | U2015/OUT                |   v   | n1971            | NOR2X1      | 0.811 |   5.354 |   11.162 | 
     | U1825/IN                 |   v   | n1971            | BUF4X       | 0.000 |   5.354 |   11.162 | 
     | U1825/OUT                |   v   | n1821            | BUF4X       | 0.698 |   6.052 |   11.860 | 
     | FE_OFC422_n1821/IN       |   v   | n1821            | BUF4X       | 0.003 |   6.054 |   11.862 | 
     | FE_OFC422_n1821/OUT      |   v   | FE_OFN422_n1821  | BUF4X       | 1.046 |   7.101 |   12.909 | 
     | U2034/IN4                |   v   | FE_OFN422_n1821  | AOI22       | 0.009 |   7.109 |   12.918 | 
     | U2034/OUT                |   ^   | n1960            | AOI22       | 0.814 |   7.923 |   13.731 | 
     | FE_OFC2195_n1960/IN      |   ^   | n1960            | BUF4X       | 0.001 |   7.924 |   13.732 | 
     | FE_OFC2195_n1960/OUT     |   ^   | FE_OFN2195_n1960 | BUF4X       | 0.856 |   8.781 |   14.589 | 
     | U1764/IN                 |   ^   | FE_OFN2195_n1960 | INVX4       | 0.004 |   8.785 |   14.593 | 
     | U1764/OUT                |   v   | EXC[1]           | INVX4       | 0.207 |   8.992 |   14.800 | 
     | EXC[1]                   |   v   | EXC[1]           | FPU_Control | 0.000 |   8.992 |   14.800 | 
     +------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin MulCntrl_Op2_reg_15_/CLK 
Endpoint:   MulCntrl_Op2_reg_15_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                   (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.680
- Setup                         0.690
+ Phase Shift                  15.000
= Required Time                16.989
- Arrival Time                 11.110
= Slack Time                    5.879
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.437
     = Beginpoint Arrival Time            0.637
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                        |       |                  |        |       |  Time   |   Time   | 
     |------------------------+-------+------------------+--------+-------+---------+----------| 
     | RSTn                   |   v   | RSTn             |        |       |   0.637 |    6.516 | 
     | FE_OFC837_RSTn/IN      |   v   | RSTn             | INVX4  | 0.000 |   0.637 |    6.516 | 
     | FE_OFC837_RSTn/OUT     |   ^   | FE_OFN837_RSTn   | INVX4  | 0.420 |   1.057 |    6.937 | 
     | FE_OFC838_RSTn/IN      |   ^   | FE_OFN837_RSTn   | INVX8  | 0.000 |   1.058 |    6.937 | 
     | FE_OFC838_RSTn/OUT     |   v   | FE_OFN838_RSTn   | INVX8  | 0.875 |   1.933 |    7.812 | 
     | U1601/IN               |   v   | FE_OFN838_RSTn   | INVX8  | 0.071 |   2.005 |    7.884 | 
     | U1601/OUT              |   ^   | n1833            | INVX8  | 1.080 |   3.084 |    8.964 | 
     | U2215/IN2              |   ^   | n1833            | NOR2X1 | 0.006 |   3.091 |    8.970 | 
     | U2215/OUT              |   v   | n2176            | NOR2X1 | 1.094 |   4.185 |   10.064 | 
     | FE_OFC1876_n2176/IN    |   v   | n2176            | BUF4X  | 0.001 |   4.186 |   10.065 | 
     | FE_OFC1876_n2176/OUT   |   v   | FE_OFN1876_n2176 | BUF4X  | 1.261 |   5.447 |   11.326 | 
     | U1769/IN               |   v   | FE_OFN1876_n2176 | INVX4  | 0.031 |   5.478 |   11.357 | 
     | U1769/OUT              |   ^   | n1828            | INVX4  | 0.459 |   5.937 |   11.816 | 
     | U1885/IN               |   ^   | n1828            | INVX4  | 0.000 |   5.937 |   11.817 | 
     | U1885/OUT              |   v   | n1827            | INVX4  | 1.070 |   7.008 |   12.887 | 
     | U2216/IN1              |   v   | n1827            | NOR2X1 | 0.003 |   7.011 |   12.890 | 
     | U2216/OUT              |   ^   | n2175            | NOR2X1 | 0.514 |   7.525 |   13.404 | 
     | FE_OFC533_n2175/IN     |   ^   | n2175            | BUF4X  | 0.000 |   7.525 |   13.404 | 
     | FE_OFC533_n2175/OUT    |   ^   | FE_OFN533_n2175  | BUF4X  | 0.801 |   8.326 |   14.205 | 
     | U1716/IN               |   ^   | FE_OFN533_n2175  | INVX4  | 0.001 |   8.327 |   14.206 | 
     | U1716/OUT              |   v   | n1826            | INVX4  | 0.286 |   8.613 |   14.493 | 
     | U1805/IN               |   v   | n1826            | INVX4  | 0.000 |   8.614 |   14.493 | 
     | U1805/OUT              |   ^   | n1825            | INVX4  | 1.042 |   9.655 |   15.535 | 
     | U2232/IN3              |   ^   | n1825            | AOI22  | 0.004 |   9.659 |   15.538 | 
     | U2232/OUT              |   v   | n2159            | AOI22  | 0.632 |  10.291 |   16.170 | 
     | U1638/IN               |   v   | n2159            | INVX1  | 0.000 |  10.291 |   16.171 | 
     | U1638/OUT              |   ^   | n568             | INVX1  | 0.818 |  11.109 |   16.988 | 
     | MulCntrl_Op2_reg_15_/D |   ^   | n568             | DFFRX1 | 0.001 |  11.110 |   16.989 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.224
     = Beginpoint Arrival Time            0.224
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                          |       |             |        |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                      |   ^   | CLK         |        |       |   0.224 |   -5.656 | 
     | CLK__L1_I0/IN            |   ^   | CLK         | BUF8X  | 0.000 |   0.224 |   -5.655 | 
     | CLK__L1_I0/OUT           |   ^   | CLK__L1_N0  | BUF8X  | 0.499 |   0.723 |   -5.156 | 
     | CLK__L2_I0/IN            |   ^   | CLK__L1_N0  | BUF8X  | 0.004 |   0.727 |   -5.152 | 
     | CLK__L2_I0/OUT           |   ^   | CLK__L2_N0  | BUF8X  | 0.463 |   1.191 |   -4.689 | 
     | CLK__L3_I0/IN            |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.196 |   -4.683 | 
     | CLK__L3_I0/OUT           |   ^   | CLK__L3_N0  | BUF8X  | 0.462 |   1.659 |   -4.221 | 
     | CLK__L4_I3/IN            |   ^   | CLK__L3_N0  | BUF8X  | 0.002 |   1.660 |   -4.219 | 
     | CLK__L4_I3/OUT           |   ^   | CLK__L4_N3  | BUF8X  | 0.433 |   2.093 |   -3.786 | 
     | CLK__L5_I18/IN           |   ^   | CLK__L4_N3  | BUF8X  | 0.001 |   2.095 |   -3.785 | 
     | CLK__L5_I18/OUT          |   ^   | CLK__L5_N18 | BUF8X  | 0.574 |   2.669 |   -3.210 | 
     | MulCntrl_Op2_reg_15_/CLK |   ^   | CLK__L5_N18 | DFFRX1 | 0.011 |   2.680 |   -3.200 | 
     +--------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_6_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_6_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.763
- Setup                         0.232
+ Phase Shift                  15.000
= Required Time                17.531
- Arrival Time                 11.646
= Slack Time                    5.885
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.437
     = Beginpoint Arrival Time            0.637
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |              Net              |  Cell  | Delay | Arrival | Required | 
     |                                         |       |                               |        |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------------------------+--------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                          |        |       |   0.637 |    6.521 | 
     | FE_OFC837_RSTn/IN                       |   v   | RSTn                          | INVX4  | 0.000 |   0.637 |    6.522 | 
     | FE_OFC837_RSTn/OUT                      |   ^   | FE_OFN837_RSTn                | INVX4  | 0.420 |   1.057 |    6.942 | 
     | FE_OFC838_RSTn/IN                       |   ^   | FE_OFN837_RSTn                | INVX8  | 0.000 |   1.058 |    6.943 | 
     | FE_OFC838_RSTn/OUT                      |   v   | FE_OFN838_RSTn                | INVX8  | 0.875 |   1.933 |    7.818 | 
     | U1601/IN                                |   v   | FE_OFN838_RSTn                | INVX8  | 0.071 |   2.005 |    7.889 | 
     | U1601/OUT                               |   ^   | n1833                         | INVX8  | 1.080 |   3.084 |    8.969 | 
     | FE_OFC490_n1833/IN                      |   ^   | n1833                         | INVX4  | 0.011 |   3.095 |    8.979 | 
     | FE_OFC490_n1833/OUT                     |   v   | FE_OFN490_n1833               | INVX4  | 0.445 |   3.540 |    9.424 | 
     | FE_OFC492_n1833/IN                      |   v   | FE_OFN490_n1833               | INVX4  | 0.000 |   3.540 |    9.424 | 
     | FE_OFC492_n1833/OUT                     |   ^   | FE_OFN492_n1833               | INVX4  | 0.894 |   4.434 |   10.318 | 
     | u_adder_cntrl/U1040/IN2                 |   ^   | FE_OFN492_n1833               | NOR2X1 | 0.016 |   4.450 |   10.335 | 
     | u_adder_cntrl/U1040/OUT                 |   v   | u_adder_cntrl/n885            | NOR2X1 | 1.162 |   5.612 |   11.497 | 
     | u_adder_cntrl/FE_OFC916_n885/IN         |   v   | u_adder_cntrl/n885            | BUF4X  | 0.001 |   5.613 |   11.498 | 
     | u_adder_cntrl/FE_OFC916_n885/OUT        |   v   | u_adder_cntrl/FE_OFN916_n885  | BUF4X  | 0.875 |   6.488 |   12.373 | 
     | u_adder_cntrl/U634/IN1                  |   v   | u_adder_cntrl/FE_OFN916_n885  | NANDX2 | 0.004 |   6.492 |   12.377 | 
     | u_adder_cntrl/U634/OUT                  |   ^   | u_adder_cntrl/n1118           | NANDX2 | 0.740 |   7.232 |   13.117 | 
     | u_adder_cntrl/U414/IN                   |   ^   | u_adder_cntrl/n1118           | INVX8  | 0.002 |   7.234 |   13.118 | 
     | u_adder_cntrl/U414/OUT                  |   v   | u_adder_cntrl/n821            | INVX8  | 0.835 |   8.069 |   13.953 | 
     | u_adder_cntrl/U556/IN1                  |   v   | u_adder_cntrl/n821            | NANDX2 | 0.013 |   8.082 |   13.966 | 
     | u_adder_cntrl/U556/OUT                  |   ^   | u_adder_cntrl/n1001           | NANDX2 | 0.605 |   8.687 |   14.571 | 
     | u_adder_cntrl/U1110/IN2                 |   ^   | u_adder_cntrl/n1001           | NOR2X1 | 0.000 |   8.687 |   14.571 | 
     | u_adder_cntrl/U1110/OUT                 |   v   | u_adder_cntrl/n1038           | NOR2X1 | 0.587 |   9.274 |   15.158 | 
     | u_adder_cntrl/FE_OFC917_n1038/IN        |   v   | u_adder_cntrl/n1038           | BUF8X  | 0.000 |   9.274 |   15.159 | 
     | u_adder_cntrl/FE_OFC917_n1038/OUT       |   v   | u_adder_cntrl/FE_OFN917_n1038 | BUF8X  | 0.613 |   9.887 |   15.771 | 
     | u_adder_cntrl/U550/IN2                  |   v   | u_adder_cntrl/FE_OFN917_n1038 | NANDX2 | 0.001 |   9.887 |   15.772 | 
     | u_adder_cntrl/U550/OUT                  |   ^   | u_adder_cntrl/n1055           | NANDX2 | 0.338 |  10.225 |   16.110 | 
     | u_adder_cntrl/U549/IN                   |   ^   | u_adder_cntrl/n1055           | INVX4  | 0.000 |  10.225 |   16.110 | 
     | u_adder_cntrl/U549/OUT                  |   v   | u_adder_cntrl/n1045           | INVX4  | 0.366 |  10.592 |   16.476 | 
     | u_adder_cntrl/U1183/IN1                 |   v   | u_adder_cntrl/n1045           | AOI22  | 0.000 |  10.592 |   16.477 | 
     | u_adder_cntrl/U1183/OUT                 |   ^   | u_adder_cntrl/n1050           | AOI22  | 0.660 |  11.252 |   17.137 | 
     | u_adder_cntrl/U176/IN1                  |   ^   | u_adder_cntrl/n1050           | NANDX2 | 0.001 |  11.253 |   17.138 | 
     | u_adder_cntrl/U176/OUT                  |   v   | u_adder_cntrl/n1074           | NANDX2 | 0.392 |  11.646 |   17.530 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_6_/D |   v   | u_adder_cntrl/n1074           | DFFRX1 | 0.000 |  11.646 |   17.531 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.224
     = Beginpoint Arrival Time            0.224
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.224 |   -5.661 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.224 |   -5.661 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.499 |   0.723 |   -5.162 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.004 |   0.727 |   -5.157 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.463 |   1.191 |   -4.694 | 
     | CLK__L3_I0/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.196 |   -4.688 | 
     | CLK__L3_I0/OUT                            |   ^   | CLK__L3_N0  | BUF8X  | 0.462 |   1.659 |   -4.226 | 
     | CLK__L4_I3/IN                             |   ^   | CLK__L3_N0  | BUF8X  | 0.002 |   1.660 |   -4.224 | 
     | CLK__L4_I3/OUT                            |   ^   | CLK__L4_N3  | BUF8X  | 0.433 |   2.093 |   -3.791 | 
     | CLK__L5_I19/IN                            |   ^   | CLK__L4_N3  | BUF8X  | 0.002 |   2.095 |   -3.789 | 
     | CLK__L5_I19/OUT                           |   ^   | CLK__L5_N19 | BUF8X  | 0.648 |   2.743 |   -3.142 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_6_/CLK |   ^   | CLK__L5_N19 | DFFRX1 | 0.020 |   2.763 |   -3.122 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_5_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_5_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.799
- Setup                         0.200
+ Phase Shift                  15.000
= Required Time                17.599
- Arrival Time                 11.706
= Slack Time                    5.893
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.437
     = Beginpoint Arrival Time            0.637
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net              |  Cell  | Delay | Arrival | Required | 
     |                                         |       |                              |        |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------+--------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                         |        |       |   0.637 |    6.530 | 
     | FE_OFC837_RSTn/IN                       |   v   | RSTn                         | INVX4  | 0.000 |   0.637 |    6.530 | 
     | FE_OFC837_RSTn/OUT                      |   ^   | FE_OFN837_RSTn               | INVX4  | 0.420 |   1.057 |    6.951 | 
     | FE_OFC838_RSTn/IN                       |   ^   | FE_OFN837_RSTn               | INVX8  | 0.000 |   1.058 |    6.951 | 
     | FE_OFC838_RSTn/OUT                      |   v   | FE_OFN838_RSTn               | INVX8  | 0.875 |   1.933 |    7.826 | 
     | U1601/IN                                |   v   | FE_OFN838_RSTn               | INVX8  | 0.071 |   2.005 |    7.898 | 
     | U1601/OUT                               |   ^   | n1833                        | INVX8  | 1.080 |   3.084 |    8.977 | 
     | FE_OFC490_n1833/IN                      |   ^   | n1833                        | INVX4  | 0.011 |   3.095 |    8.988 | 
     | FE_OFC490_n1833/OUT                     |   v   | FE_OFN490_n1833              | INVX4  | 0.445 |   3.540 |    9.433 | 
     | FE_OFC492_n1833/IN                      |   v   | FE_OFN490_n1833              | INVX4  | 0.000 |   3.540 |    9.433 | 
     | FE_OFC492_n1833/OUT                     |   ^   | FE_OFN492_n1833              | INVX4  | 0.894 |   4.434 |   10.327 | 
     | u_adder_cntrl/U1040/IN2                 |   ^   | FE_OFN492_n1833              | NOR2X1 | 0.016 |   4.450 |   10.343 | 
     | u_adder_cntrl/U1040/OUT                 |   v   | u_adder_cntrl/n885           | NOR2X1 | 1.162 |   5.612 |   11.505 | 
     | u_adder_cntrl/FE_OFC916_n885/IN         |   v   | u_adder_cntrl/n885           | BUF4X  | 0.001 |   5.613 |   11.506 | 
     | u_adder_cntrl/FE_OFC916_n885/OUT        |   v   | u_adder_cntrl/FE_OFN916_n885 | BUF4X  | 0.875 |   6.488 |   12.382 | 
     | u_adder_cntrl/U717/IN1                  |   v   | u_adder_cntrl/FE_OFN916_n885 | NANDX2 | 0.004 |   6.492 |   12.386 | 
     | u_adder_cntrl/U717/OUT                  |   ^   | u_adder_cntrl/n1116          | NANDX2 | 1.123 |   7.615 |   13.508 | 
     | u_adder_cntrl/U423/IN                   |   ^   | u_adder_cntrl/n1116          | INVX8  | 0.009 |   7.624 |   13.517 | 
     | u_adder_cntrl/U423/OUT                  |   v   | u_adder_cntrl/n822           | INVX8  | 1.058 |   8.682 |   14.575 | 
     | u_adder_cntrl/U452/IN2                  |   v   | u_adder_cntrl/n822           | NANDX2 | 0.002 |   8.684 |   14.577 | 
     | u_adder_cntrl/U452/OUT                  |   ^   | u_adder_cntrl/n924           | NANDX2 | 0.576 |   9.260 |   15.153 | 
     | u_adder_cntrl/U552/IN                   |   ^   | u_adder_cntrl/n924           | INVX4  | 0.000 |   9.260 |   15.153 | 
     | u_adder_cntrl/U552/OUT                  |   v   | u_adder_cntrl/n1053          | INVX4  | 0.418 |   9.678 |   15.571 | 
     | u_adder_cntrl/U1135/IN3                 |   v   | u_adder_cntrl/n1053          | AOI22  | 0.002 |   9.680 |   15.573 | 
     | u_adder_cntrl/U1135/OUT                 |   ^   | u_adder_cntrl/n961           | AOI22  | 0.410 |  10.089 |   15.982 | 
     | u_adder_cntrl/U1136/IN3                 |   ^   | u_adder_cntrl/n961           | AOI22  | 0.000 |  10.089 |   15.983 | 
     | u_adder_cntrl/U1136/OUT                 |   v   | u_adder_cntrl/n1034          | AOI22  | 0.635 |  10.725 |   16.618 | 
     | u_adder_cntrl/U1179/IN1                 |   v   | u_adder_cntrl/n1034          | AOI22  | 0.000 |  10.725 |   16.618 | 
     | u_adder_cntrl/U1179/OUT                 |   ^   | u_adder_cntrl/n1040          | AOI22  | 0.640 |  11.365 |   17.258 | 
     | u_adder_cntrl/U178/IN1                  |   ^   | u_adder_cntrl/n1040          | NANDX2 | 0.000 |  11.365 |   17.258 | 
     | u_adder_cntrl/U178/OUT                  |   v   | u_adder_cntrl/n1075          | NANDX2 | 0.340 |  11.706 |   17.599 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_5_/D |   v   | u_adder_cntrl/n1075          | DFFRX1 | 0.000 |  11.706 |   17.599 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.224
     = Beginpoint Arrival Time            0.224
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.224 |   -5.670 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.224 |   -5.669 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.499 |   0.723 |   -5.170 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.004 |   0.727 |   -5.166 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.463 |   1.191 |   -4.703 | 
     | CLK__L3_I0/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.196 |   -4.697 | 
     | CLK__L3_I0/OUT                            |   ^   | CLK__L3_N0  | BUF8X  | 0.462 |   1.659 |   -4.235 | 
     | CLK__L4_I3/IN                             |   ^   | CLK__L3_N0  | BUF8X  | 0.002 |   1.660 |   -4.233 | 
     | CLK__L4_I3/OUT                            |   ^   | CLK__L4_N3  | BUF8X  | 0.433 |   2.093 |   -3.800 | 
     | CLK__L5_I21/IN                            |   ^   | CLK__L4_N3  | BUF8X  | 0.002 |   2.095 |   -3.798 | 
     | CLK__L5_I21/OUT                           |   ^   | CLK__L5_N21 | BUF8X  | 0.670 |   2.765 |   -3.128 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_5_/CLK |   ^   | CLK__L5_N21 | DFFRX1 | 0.034 |   2.799 |   -3.094 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 23: MET Late External Delay Assertion 
Endpoint:   DOUT[15]                (v) checked with  leading edge of 'CLK'
Beginpoint: outputRdy_reg_reg_0_/QB (^) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                  15.000
= Required Time                14.800
- Arrival Time                  8.861
= Slack Time                    5.939
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.224
     = Beginpoint Arrival Time            0.224
     +-----------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                          |       |                 |             |       |  Time   |   Time   | 
     |--------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | CLK                      |   ^   | CLK             |             |       |   0.224 |    6.163 | 
     | CLK__L1_I0/IN            |   ^   | CLK             | BUF8X       | 0.000 |   0.224 |    6.163 | 
     | CLK__L1_I0/OUT           |   ^   | CLK__L1_N0      | BUF8X       | 0.499 |   0.723 |    6.662 | 
     | CLK__L2_I0/IN            |   ^   | CLK__L1_N0      | BUF8X       | 0.004 |   0.728 |    6.667 | 
     | CLK__L2_I0/OUT           |   ^   | CLK__L2_N0      | BUF8X       | 0.463 |   1.191 |    7.130 | 
     | CLK__L3_I2/IN            |   ^   | CLK__L2_N0      | BUF8X       | 0.006 |   1.197 |    7.136 | 
     | CLK__L3_I2/OUT           |   ^   | CLK__L3_N2      | BUF8X       | 0.449 |   1.645 |    7.585 | 
     | CLK__L4_I10/IN           |   ^   | CLK__L3_N2      | BUF8X       | 0.001 |   1.646 |    7.586 | 
     | CLK__L4_I10/OUT          |   ^   | CLK__L4_N10     | BUF8X       | 0.482 |   2.129 |    8.068 | 
     | CLK__L5_I47/IN           |   ^   | CLK__L4_N10     | BUF8X       | 0.009 |   2.137 |    8.077 | 
     | CLK__L5_I47/OUT          |   ^   | CLK__L5_N47     | BUF8X       | 0.631 |   2.768 |    8.708 | 
     | outputRdy_reg_reg_0_/CLK |   ^   | CLK__L5_N47     | DFFRX1      | 0.012 |   2.781 |    8.720 | 
     | outputRdy_reg_reg_0_/QB  |   ^   | n587            | DFFRX1      | 1.762 |   4.542 |   10.481 | 
     | U2015/IN1                |   ^   | n587            | NOR2X1      | 0.001 |   4.542 |   10.482 | 
     | U2015/OUT                |   v   | n1971           | NOR2X1      | 0.811 |   5.354 |   11.293 | 
     | U1825/IN                 |   v   | n1971           | BUF4X       | 0.000 |   5.354 |   11.293 | 
     | U1825/OUT                |   v   | n1821           | BUF4X       | 0.698 |   6.052 |   11.991 | 
     | FE_OFC422_n1821/IN       |   v   | n1821           | BUF4X       | 0.003 |   6.054 |   11.994 | 
     | FE_OFC422_n1821/OUT      |   v   | FE_OFN422_n1821 | BUF4X       | 1.046 |   7.101 |   13.040 | 
     | U2022/IN4                |   v   | FE_OFN422_n1821 | AOI22       | 0.005 |   7.106 |   13.045 | 
     | U2022/OUT                |   ^   | n1948           | AOI22       | 1.029 |   8.135 |   14.074 | 
     | U1748/IN                 |   ^   | n1948           | INVX1       | 0.004 |   8.138 |   14.078 | 
     | U1748/OUT                |   v   | DOUT[15]        | INVX1       | 0.722 |   8.860 |   14.800 | 
     | DOUT[15]                 |   v   | DOUT[15]        | FPU_Control | 0.000 |   8.861 |   14.800 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin MulCntrl_Op2_reg_4_/CLK 
Endpoint:   MulCntrl_Op2_reg_4_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                  (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.696
- Setup                         0.694
+ Phase Shift                  15.000
= Required Time                17.003
- Arrival Time                 11.042
= Slack Time                    5.960
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.437
     = Beginpoint Arrival Time            0.637
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                       |       |                  |        |       |  Time   |   Time   | 
     |-----------------------+-------+------------------+--------+-------+---------+----------| 
     | RSTn                  |   v   | RSTn             |        |       |   0.637 |    6.597 | 
     | FE_OFC837_RSTn/IN     |   v   | RSTn             | INVX4  | 0.000 |   0.637 |    6.598 | 
     | FE_OFC837_RSTn/OUT    |   ^   | FE_OFN837_RSTn   | INVX4  | 0.420 |   1.058 |    7.018 | 
     | FE_OFC838_RSTn/IN     |   ^   | FE_OFN837_RSTn   | INVX8  | 0.000 |   1.058 |    7.019 | 
     | FE_OFC838_RSTn/OUT    |   v   | FE_OFN838_RSTn   | INVX8  | 0.875 |   1.933 |    7.894 | 
     | U1601/IN              |   v   | FE_OFN838_RSTn   | INVX8  | 0.071 |   2.005 |    7.965 | 
     | U1601/OUT             |   ^   | n1833            | INVX8  | 1.080 |   3.084 |    9.045 | 
     | U2215/IN2             |   ^   | n1833            | NOR2X1 | 0.006 |   3.091 |    9.051 | 
     | U2215/OUT             |   v   | n2176            | NOR2X1 | 1.094 |   4.185 |   10.145 | 
     | FE_OFC1876_n2176/IN   |   v   | n2176            | BUF4X  | 0.001 |   4.186 |   10.146 | 
     | FE_OFC1876_n2176/OUT  |   v   | FE_OFN1876_n2176 | BUF4X  | 1.261 |   5.447 |   11.408 | 
     | U1769/IN              |   v   | FE_OFN1876_n2176 | INVX4  | 0.031 |   5.478 |   11.439 | 
     | U1769/OUT             |   ^   | n1828            | INVX4  | 0.459 |   5.937 |   11.898 | 
     | U1885/IN              |   ^   | n1828            | INVX4  | 0.000 |   5.937 |   11.898 | 
     | U1885/OUT             |   v   | n1827            | INVX4  | 1.070 |   7.008 |   12.968 | 
     | U2216/IN1             |   v   | n1827            | NOR2X1 | 0.003 |   7.011 |   12.971 | 
     | U2216/OUT             |   ^   | n2175            | NOR2X1 | 0.514 |   7.525 |   13.486 | 
     | FE_OFC533_n2175/IN    |   ^   | n2175            | BUF4X  | 0.000 |   7.525 |   13.486 | 
     | FE_OFC533_n2175/OUT   |   ^   | FE_OFN533_n2175  | BUF4X  | 0.801 |   8.326 |   14.287 | 
     | U1716/IN              |   ^   | FE_OFN533_n2175  | INVX4  | 0.001 |   8.327 |   14.288 | 
     | U1716/OUT             |   v   | n1826            | INVX4  | 0.286 |   8.613 |   14.574 | 
     | U1805/IN              |   v   | n1826            | INVX4  | 0.000 |   8.614 |   14.574 | 
     | U1805/OUT             |   ^   | n1825            | INVX4  | 1.042 |   9.655 |   15.616 | 
     | U2221/IN3             |   ^   | n1825            | AOI22  | 0.009 |   9.664 |   15.625 | 
     | U2221/OUT             |   v   | n2148            | AOI22  | 0.583 |  10.248 |   16.208 | 
     | U1636/IN              |   v   | n2148            | INVX1  | 0.000 |  10.248 |   16.208 | 
     | U1636/OUT             |   ^   | n579             | INVX1  | 0.793 |  11.041 |   17.002 | 
     | MulCntrl_Op2_reg_4_/D |   ^   | n579             | DFFRX1 | 0.001 |  11.042 |   17.003 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.224
     = Beginpoint Arrival Time            0.224
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                         |       |             |        |       |  Time   |   Time   | 
     |-------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                     |   ^   | CLK         |        |       |   0.224 |   -5.737 | 
     | CLK__L1_I0/IN           |   ^   | CLK         | BUF8X  | 0.000 |   0.224 |   -5.737 | 
     | CLK__L1_I0/OUT          |   ^   | CLK__L1_N0  | BUF8X  | 0.499 |   0.723 |   -5.237 | 
     | CLK__L2_I0/IN           |   ^   | CLK__L1_N0  | BUF8X  | 0.004 |   0.728 |   -5.233 | 
     | CLK__L2_I0/OUT          |   ^   | CLK__L2_N0  | BUF8X  | 0.463 |   1.191 |   -4.770 | 
     | CLK__L3_I1/IN           |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.197 |   -4.764 | 
     | CLK__L3_I1/OUT          |   ^   | CLK__L3_N1  | BUF8X  | 0.422 |   1.618 |   -4.342 | 
     | CLK__L4_I6/IN           |   ^   | CLK__L3_N1  | BUF8X  | 0.000 |   1.618 |   -4.342 | 
     | CLK__L4_I6/OUT          |   ^   | CLK__L4_N6  | BUF8X  | 0.447 |   2.065 |   -3.895 | 
     | CLK__L5_I31/IN          |   ^   | CLK__L4_N6  | BUF8X  | 0.002 |   2.067 |   -3.893 | 
     | CLK__L5_I31/OUT         |   ^   | CLK__L5_N31 | BUF8X  | 0.621 |   2.689 |   -3.272 | 
     | MulCntrl_Op2_reg_4_/CLK |   ^   | CLK__L5_N31 | DFFRX1 | 0.008 |   2.696 |   -3.264 | 
     +-------------------------------------------------------------------------------------+ 
Path 25: MET Late External Delay Assertion 
Endpoint:   EXC[2]                  (v) checked with  leading edge of 'CLK'
Beginpoint: outputRdy_reg_reg_0_/QB (^) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                  15.000
= Required Time                14.800
- Arrival Time                  8.832
= Slack Time                    5.968
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.224
     = Beginpoint Arrival Time            0.224
     +-----------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                          |       |                 |             |       |  Time   |   Time   | 
     |--------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | CLK                      |   ^   | CLK             |             |       |   0.224 |    6.192 | 
     | CLK__L1_I0/IN            |   ^   | CLK             | BUF8X       | 0.000 |   0.224 |    6.192 | 
     | CLK__L1_I0/OUT           |   ^   | CLK__L1_N0      | BUF8X       | 0.499 |   0.723 |    6.691 | 
     | CLK__L2_I0/IN            |   ^   | CLK__L1_N0      | BUF8X       | 0.004 |   0.728 |    6.696 | 
     | CLK__L2_I0/OUT           |   ^   | CLK__L2_N0      | BUF8X       | 0.463 |   1.191 |    7.159 | 
     | CLK__L3_I2/IN            |   ^   | CLK__L2_N0      | BUF8X       | 0.006 |   1.197 |    7.165 | 
     | CLK__L3_I2/OUT           |   ^   | CLK__L3_N2      | BUF8X       | 0.449 |   1.645 |    7.614 | 
     | CLK__L4_I10/IN           |   ^   | CLK__L3_N2      | BUF8X       | 0.001 |   1.646 |    7.615 | 
     | CLK__L4_I10/OUT          |   ^   | CLK__L4_N10     | BUF8X       | 0.482 |   2.129 |    8.097 | 
     | CLK__L5_I47/IN           |   ^   | CLK__L4_N10     | BUF8X       | 0.009 |   2.138 |    8.106 | 
     | CLK__L5_I47/OUT          |   ^   | CLK__L5_N47     | BUF8X       | 0.631 |   2.768 |    8.736 | 
     | outputRdy_reg_reg_0_/CLK |   ^   | CLK__L5_N47     | DFFRX1      | 0.012 |   2.781 |    8.749 | 
     | outputRdy_reg_reg_0_/QB  |   ^   | n587            | DFFRX1      | 1.762 |   4.542 |   10.510 | 
     | U2015/IN1                |   ^   | n587            | NOR2X1      | 0.001 |   4.543 |   10.511 | 
     | U2015/OUT                |   v   | n1971           | NOR2X1      | 0.811 |   5.354 |   11.322 | 
     | U1825/IN                 |   v   | n1971           | BUF4X       | 0.000 |   5.354 |   11.322 | 
     | U1825/OUT                |   v   | n1821           | BUF4X       | 0.698 |   6.052 |   12.020 | 
     | FE_OFC422_n1821/IN       |   v   | n1821           | BUF4X       | 0.003 |   6.054 |   12.023 | 
     | FE_OFC422_n1821/OUT      |   v   | FE_OFN422_n1821 | BUF4X       | 1.046 |   7.101 |   13.069 | 
     | U2035/IN4                |   v   | FE_OFN422_n1821 | AOI22       | 0.009 |   7.110 |   13.078 | 
     | U2035/OUT                |   ^   | n1961           | AOI22       | 1.009 |   8.119 |   14.087 | 
     | U1767/IN                 |   ^   | n1961           | INVX1       | 0.004 |   8.123 |   14.091 | 
     | U1767/OUT                |   v   | EXC[2]          | INVX1       | 0.709 |   8.832 |   14.800 | 
     | EXC[2]                   |   v   | EXC[2]          | FPU_Control | 0.000 |   8.832 |   14.800 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin u_adder_cntrl/Final_Exponent_reg_reg_3_/CLK 
Endpoint:   u_adder_cntrl/Final_Exponent_reg_reg_3_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                      (^) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.725
- Setup                         0.788
+ Phase Shift                  15.000
= Required Time                16.937
- Arrival Time                 10.940
= Slack Time                    5.997
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.321
     = Beginpoint Arrival Time            0.521
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |              Net              |  Cell   | Delay | Arrival | Required | 
     |                                           |       |                               |         |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------------------------+---------+-------+---------+----------| 
     | RSTn                                      |   ^   | RSTn                          |         |       |   0.521 |    6.518 | 
     | FE_OFC837_RSTn/IN                         |   ^   | RSTn                          | INVX4   | 0.000 |   0.521 |    6.518 | 
     | FE_OFC837_RSTn/OUT                        |   v   | FE_OFN837_RSTn                | INVX4   | 0.342 |   0.863 |    6.860 | 
     | FE_OFC838_RSTn/IN                         |   v   | FE_OFN837_RSTn                | INVX8   | 0.001 |   0.864 |    6.860 | 
     | FE_OFC838_RSTn/OUT                        |   ^   | FE_OFN838_RSTn                | INVX8   | 0.824 |   1.688 |    7.685 | 
     | U1601/IN                                  |   ^   | FE_OFN838_RSTn                | INVX8   | 0.072 |   1.759 |    7.756 | 
     | U1601/OUT                                 |   v   | n1833                         | INVX8   | 1.070 |   2.829 |    8.826 | 
     | FE_OFC490_n1833/IN                        |   v   | n1833                         | INVX4   | 0.011 |   2.840 |    8.836 | 
     | FE_OFC490_n1833/OUT                       |   ^   | FE_OFN490_n1833               | INVX4   | 0.488 |   3.327 |    9.324 | 
     | FE_OFC492_n1833/IN                        |   ^   | FE_OFN490_n1833               | INVX4   | 0.000 |   3.328 |    9.324 | 
     | FE_OFC492_n1833/OUT                       |   v   | FE_OFN492_n1833               | INVX4   | 0.944 |   4.272 |   10.269 | 
     | u_adder_cntrl/U469/IN                     |   v   | FE_OFN492_n1833               | INVX4   | 0.014 |   4.286 |   10.282 | 
     | u_adder_cntrl/U469/OUT                    |   ^   | u_adder_cntrl/n285            | INVX4   | 1.359 |   5.644 |   11.641 | 
     | u_adder_cntrl/U715/IN1                    |   ^   | u_adder_cntrl/n285            | NAND2X1 | 0.004 |   5.648 |   11.645 | 
     | u_adder_cntrl/U715/OUT                    |   v   | u_adder_cntrl/n1146           | NAND2X1 | 0.532 |   6.180 |   12.177 | 
     | u_adder_cntrl/FE_OFC571_n1146/IN          |   v   | u_adder_cntrl/n1146           | BUF4X   | 0.000 |   6.180 |   12.177 | 
     | u_adder_cntrl/FE_OFC571_n1146/OUT         |   v   | u_adder_cntrl/FE_OFN571_n1146 | BUF4X   | 0.926 |   7.106 |   13.103 | 
     | u_adder_cntrl/U870/IN                     |   v   | u_adder_cntrl/FE_OFN571_n1146 | INVX4   | 0.006 |   7.112 |   13.108 | 
     | u_adder_cntrl/U870/OUT                    |   ^   | u_adder_cntrl/n823            | INVX4   | 0.728 |   7.840 |   13.836 | 
     | u_adder_cntrl/U203/IN1                    |   ^   | u_adder_cntrl/n823            | NAND2X1 | 0.001 |   7.840 |   13.837 | 
     | u_adder_cntrl/U203/OUT                    |   v   | u_adder_cntrl/n580            | NAND2X1 | 0.488 |   8.328 |   14.324 | 
     | u_adder_cntrl/U626/IN1                    |   v   | u_adder_cntrl/n580            | NANDX2  | 0.000 |   8.328 |   14.325 | 
     | u_adder_cntrl/U626/OUT                    |   ^   | u_adder_cntrl/n647            | NANDX2  | 0.950 |   9.278 |   15.274 | 
     | u_adder_cntrl/U875/IN2                    |   ^   | u_adder_cntrl/n647            | AOI22   | 0.006 |   9.284 |   15.281 | 
     | u_adder_cntrl/U875/OUT                    |   v   | u_adder_cntrl/n586            | AOI22   | 0.675 |   9.959 |   15.956 | 
     | u_adder_cntrl/U876/IN1                    |   v   | u_adder_cntrl/n586            | NAND3X1 | 0.000 |   9.959 |   15.956 | 
     | u_adder_cntrl/U876/OUT                    |   ^   | u_adder_cntrl/n1097           | NAND3X1 | 0.980 |  10.939 |   16.936 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_3_/D |   ^   | u_adder_cntrl/n1097           | DFFRX1  | 0.001 |  10.940 |   16.937 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.224
     = Beginpoint Arrival Time            0.224
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                             |       |             |        |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK         |        |       |   0.224 |   -5.773 | 
     | CLK__L1_I0/IN                               |   ^   | CLK         | BUF8X  | 0.000 |   0.224 |   -5.773 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0  | BUF8X  | 0.499 |   0.723 |   -5.274 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0  | BUF8X  | 0.004 |   0.728 |   -5.269 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0  | BUF8X  | 0.463 |   1.191 |   -4.806 | 
     | CLK__L3_I2/IN                               |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.197 |   -4.800 | 
     | CLK__L3_I2/OUT                              |   ^   | CLK__L3_N2  | BUF8X  | 0.449 |   1.645 |   -4.351 | 
     | CLK__L4_I8/IN                               |   ^   | CLK__L3_N2  | BUF8X  | 0.001 |   1.647 |   -4.350 | 
     | CLK__L4_I8/OUT                              |   ^   | CLK__L4_N8  | BUF8X  | 0.452 |   2.098 |   -3.898 | 
     | CLK__L5_I43/IN                              |   ^   | CLK__L4_N8  | BUF8X  | 0.004 |   2.102 |   -3.894 | 
     | CLK__L5_I43/OUT                             |   ^   | CLK__L5_N43 | BUF8X  | 0.614 |   2.716 |   -3.281 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_3_/CLK |   ^   | CLK__L5_N43 | DFFRX1 | 0.009 |   2.725 |   -3.272 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 27: MET Late External Delay Assertion 
Endpoint:   DOUT[14]                (v) checked with  leading edge of 'CLK'
Beginpoint: outputRdy_reg_reg_0_/QB (^) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                  15.000
= Required Time                14.800
- Arrival Time                  8.801
= Slack Time                    5.999
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.224
     = Beginpoint Arrival Time            0.224
     +-----------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                          |       |                 |             |       |  Time   |   Time   | 
     |--------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | CLK                      |   ^   | CLK             |             |       |   0.224 |    6.223 | 
     | CLK__L1_I0/IN            |   ^   | CLK             | BUF8X       | 0.000 |   0.224 |    6.223 | 
     | CLK__L1_I0/OUT           |   ^   | CLK__L1_N0      | BUF8X       | 0.499 |   0.723 |    6.722 | 
     | CLK__L2_I0/IN            |   ^   | CLK__L1_N0      | BUF8X       | 0.004 |   0.727 |    6.726 | 
     | CLK__L2_I0/OUT           |   ^   | CLK__L2_N0      | BUF8X       | 0.463 |   1.191 |    7.190 | 
     | CLK__L3_I2/IN            |   ^   | CLK__L2_N0      | BUF8X       | 0.006 |   1.196 |    7.195 | 
     | CLK__L3_I2/OUT           |   ^   | CLK__L3_N2      | BUF8X       | 0.449 |   1.645 |    7.644 | 
     | CLK__L4_I10/IN           |   ^   | CLK__L3_N2      | BUF8X       | 0.001 |   1.646 |    7.645 | 
     | CLK__L4_I10/OUT          |   ^   | CLK__L4_N10     | BUF8X       | 0.482 |   2.129 |    8.128 | 
     | CLK__L5_I47/IN           |   ^   | CLK__L4_N10     | BUF8X       | 0.009 |   2.137 |    8.136 | 
     | CLK__L5_I47/OUT          |   ^   | CLK__L5_N47     | BUF8X       | 0.631 |   2.768 |    8.767 | 
     | outputRdy_reg_reg_0_/CLK |   ^   | CLK__L5_N47     | DFFRX1      | 0.012 |   2.780 |    8.779 | 
     | outputRdy_reg_reg_0_/QB  |   ^   | n587            | DFFRX1      | 1.762 |   4.542 |   10.541 | 
     | U2015/IN1                |   ^   | n587            | NOR2X1      | 0.001 |   4.542 |   10.541 | 
     | U2015/OUT                |   v   | n1971           | NOR2X1      | 0.811 |   5.354 |   11.353 | 
     | U1825/IN                 |   v   | n1971           | BUF4X       | 0.000 |   5.354 |   11.353 | 
     | U1825/OUT                |   v   | n1821           | BUF4X       | 0.698 |   6.052 |   12.051 | 
     | FE_OFC422_n1821/IN       |   v   | n1821           | BUF4X       | 0.003 |   6.054 |   12.053 | 
     | FE_OFC422_n1821/OUT      |   v   | FE_OFN422_n1821 | BUF4X       | 1.046 |   7.100 |   13.099 | 
     | U2021/IN4                |   v   | FE_OFN422_n1821 | AOI22       | 0.005 |   7.105 |   13.104 | 
     | U2021/OUT                |   ^   | n1947           | AOI22       | 0.989 |   8.094 |   14.093 | 
     | U1753/IN                 |   ^   | n1947           | INVX1       | 0.003 |   8.097 |   14.096 | 
     | U1753/OUT                |   v   | DOUT[14]        | INVX1       | 0.704 |   8.801 |   14.800 | 
     | DOUT[14]                 |   v   | DOUT[14]        | FPU_Control | 0.000 |   8.801 |   14.800 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin MulCntrl_Op2_reg_0_/CLK 
Endpoint:   MulCntrl_Op2_reg_0_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                  (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.762
- Setup                         0.635
+ Phase Shift                  15.000
= Required Time                17.127
- Arrival Time                 11.118
= Slack Time                    6.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.437
     = Beginpoint Arrival Time            0.637
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                       |       |                  |        |       |  Time   |   Time   | 
     |-----------------------+-------+------------------+--------+-------+---------+----------| 
     | RSTn                  |   v   | RSTn             |        |       |   0.637 |    6.646 | 
     | FE_OFC837_RSTn/IN     |   v   | RSTn             | INVX4  | 0.000 |   0.637 |    6.647 | 
     | FE_OFC837_RSTn/OUT    |   ^   | FE_OFN837_RSTn   | INVX4  | 0.420 |   1.057 |    7.067 | 
     | FE_OFC838_RSTn/IN     |   ^   | FE_OFN837_RSTn   | INVX8  | 0.000 |   1.058 |    7.067 | 
     | FE_OFC838_RSTn/OUT    |   v   | FE_OFN838_RSTn   | INVX8  | 0.875 |   1.933 |    7.943 | 
     | U1601/IN              |   v   | FE_OFN838_RSTn   | INVX8  | 0.071 |   2.005 |    8.014 | 
     | U1601/OUT             |   ^   | n1833            | INVX8  | 1.080 |   3.084 |    9.094 | 
     | U2215/IN2             |   ^   | n1833            | NOR2X1 | 0.006 |   3.091 |    9.100 | 
     | U2215/OUT             |   v   | n2176            | NOR2X1 | 1.094 |   4.185 |   10.194 | 
     | FE_OFC1876_n2176/IN   |   v   | n2176            | BUF4X  | 0.001 |   4.186 |   10.195 | 
     | FE_OFC1876_n2176/OUT  |   v   | FE_OFN1876_n2176 | BUF4X  | 1.261 |   5.447 |   11.456 | 
     | U1769/IN              |   v   | FE_OFN1876_n2176 | INVX4  | 0.031 |   5.478 |   11.487 | 
     | U1769/OUT             |   ^   | n1828            | INVX4  | 0.459 |   5.937 |   11.946 | 
     | U1885/IN              |   ^   | n1828            | INVX4  | 0.000 |   5.937 |   11.947 | 
     | U1885/OUT             |   v   | n1827            | INVX4  | 1.070 |   7.008 |   13.017 | 
     | U2216/IN1             |   v   | n1827            | NOR2X1 | 0.003 |   7.011 |   13.020 | 
     | U2216/OUT             |   ^   | n2175            | NOR2X1 | 0.514 |   7.525 |   13.534 | 
     | FE_OFC533_n2175/IN    |   ^   | n2175            | BUF4X  | 0.000 |   7.525 |   13.534 | 
     | FE_OFC533_n2175/OUT   |   ^   | FE_OFN533_n2175  | BUF4X  | 0.801 |   8.326 |   14.335 | 
     | U1716/IN              |   ^   | FE_OFN533_n2175  | INVX4  | 0.001 |   8.327 |   14.336 | 
     | U1716/OUT             |   v   | n1826            | INVX4  | 0.286 |   8.613 |   14.623 | 
     | U1805/IN              |   v   | n1826            | INVX4  | 0.000 |   8.614 |   14.623 | 
     | U1805/OUT             |   ^   | n1825            | INVX4  | 1.042 |   9.655 |   15.665 | 
     | U2217/IN2             |   ^   | n1825            | AOI22  | 0.002 |   9.657 |   15.667 | 
     | U2217/OUT             |   v   | n2144            | AOI22  | 0.738 |  10.395 |   16.404 | 
     | U1642/IN              |   v   | n2144            | INVX1  | 0.000 |  10.395 |   16.404 | 
     | U1642/OUT             |   ^   | n583             | INVX1  | 0.722 |  11.117 |   17.127 | 
     | MulCntrl_Op2_reg_0_/D |   ^   | n583             | DFFRX1 | 0.001 |  11.118 |   17.127 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.224
     = Beginpoint Arrival Time            0.224
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                         |       |             |        |       |  Time   |   Time   | 
     |-------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                     |   ^   | CLK         |        |       |   0.224 |   -5.786 | 
     | CLK__L1_I0/IN           |   ^   | CLK         | BUF8X  | 0.000 |   0.224 |   -5.785 | 
     | CLK__L1_I0/OUT          |   ^   | CLK__L1_N0  | BUF8X  | 0.499 |   0.723 |   -5.286 | 
     | CLK__L2_I0/IN           |   ^   | CLK__L1_N0  | BUF8X  | 0.004 |   0.727 |   -5.282 | 
     | CLK__L2_I0/OUT          |   ^   | CLK__L2_N0  | BUF8X  | 0.463 |   1.191 |   -4.819 | 
     | CLK__L3_I3/IN           |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.196 |   -4.813 | 
     | CLK__L3_I3/OUT          |   ^   | CLK__L3_N3  | BUF8X  | 0.454 |   1.650 |   -4.359 | 
     | CLK__L4_I13/IN          |   ^   | CLK__L3_N3  | BUF8X  | 0.002 |   1.652 |   -4.358 | 
     | CLK__L4_I13/OUT         |   ^   | CLK__L4_N13 | BUF8X  | 0.488 |   2.139 |   -3.870 | 
     | CLK__L5_I61/IN          |   ^   | CLK__L4_N13 | BUF8X  | 0.006 |   2.145 |   -3.864 | 
     | CLK__L5_I61/OUT         |   ^   | CLK__L5_N61 | BUF8X  | 0.608 |   2.753 |   -3.256 | 
     | MulCntrl_Op2_reg_0_/CLK |   ^   | CLK__L5_N61 | DFFRX1 | 0.009 |   2.762 |   -3.247 | 
     +-------------------------------------------------------------------------------------+ 
Path 29: MET Late External Delay Assertion 
Endpoint:   DOUT[7]                 (v) checked with  leading edge of 'CLK'
Beginpoint: outputRdy_reg_reg_0_/QB (^) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                  15.000
= Required Time                14.800
- Arrival Time                  8.764
= Slack Time                    6.036
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.224
     = Beginpoint Arrival Time            0.224
     +-----------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                          |       |                 |             |       |  Time   |   Time   | 
     |--------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | CLK                      |   ^   | CLK             |             |       |   0.224 |    6.259 | 
     | CLK__L1_I0/IN            |   ^   | CLK             | BUF8X       | 0.000 |   0.224 |    6.260 | 
     | CLK__L1_I0/OUT           |   ^   | CLK__L1_N0      | BUF8X       | 0.499 |   0.723 |    6.759 | 
     | CLK__L2_I0/IN            |   ^   | CLK__L1_N0      | BUF8X       | 0.004 |   0.728 |    6.763 | 
     | CLK__L2_I0/OUT           |   ^   | CLK__L2_N0      | BUF8X       | 0.463 |   1.191 |    7.226 | 
     | CLK__L3_I2/IN            |   ^   | CLK__L2_N0      | BUF8X       | 0.006 |   1.197 |    7.232 | 
     | CLK__L3_I2/OUT           |   ^   | CLK__L3_N2      | BUF8X       | 0.449 |   1.645 |    7.681 | 
     | CLK__L4_I10/IN           |   ^   | CLK__L3_N2      | BUF8X       | 0.001 |   1.646 |    7.682 | 
     | CLK__L4_I10/OUT          |   ^   | CLK__L4_N10     | BUF8X       | 0.482 |   2.129 |    8.164 | 
     | CLK__L5_I47/IN           |   ^   | CLK__L4_N10     | BUF8X       | 0.009 |   2.137 |    8.173 | 
     | CLK__L5_I47/OUT          |   ^   | CLK__L5_N47     | BUF8X       | 0.631 |   2.768 |    8.804 | 
     | outputRdy_reg_reg_0_/CLK |   ^   | CLK__L5_N47     | DFFRX1      | 0.012 |   2.781 |    8.816 | 
     | outputRdy_reg_reg_0_/QB  |   ^   | n587            | DFFRX1      | 1.762 |   4.542 |   10.578 | 
     | U2015/IN1                |   ^   | n587            | NOR2X1      | 0.001 |   4.542 |   10.578 | 
     | U2015/OUT                |   v   | n1971           | NOR2X1      | 0.811 |   5.354 |   11.390 | 
     | U1825/IN                 |   v   | n1971           | BUF4X       | 0.000 |   5.354 |   11.390 | 
     | U1825/OUT                |   v   | n1821           | BUF4X       | 0.698 |   6.052 |   12.087 | 
     | FE_OFC422_n1821/IN       |   v   | n1821           | BUF4X       | 0.003 |   6.054 |   12.090 | 
     | FE_OFC422_n1821/OUT      |   v   | FE_OFN422_n1821 | BUF4X       | 1.046 |   7.101 |   13.136 | 
     | U2029/IN4                |   v   | FE_OFN422_n1821 | AOI22       | 0.001 |   7.101 |   13.137 | 
     | U2029/OUT                |   ^   | n1955           | AOI22       | 0.980 |   8.081 |   14.117 | 
     | U1765/IN                 |   ^   | n1955           | INVX1       | 0.003 |   8.084 |   14.120 | 
     | U1765/OUT                |   v   | DOUT[7]         | INVX1       | 0.680 |   8.764 |   14.800 | 
     | DOUT[7]                  |   v   | DOUT[7]         | FPU_Control | 0.000 |   8.764 |   14.800 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin MulCntrl_Op1_reg_15_/CLK 
Endpoint:   MulCntrl_Op1_reg_15_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                   (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.730
- Setup                         0.650
+ Phase Shift                  15.000
= Required Time                17.080
- Arrival Time                 11.007
= Slack Time                    6.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.437
     = Beginpoint Arrival Time            0.637
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                        |       |                  |        |       |  Time   |   Time   | 
     |------------------------+-------+------------------+--------+-------+---------+----------| 
     | RSTn                   |   v   | RSTn             |        |       |   0.637 |    6.710 | 
     | FE_OFC837_RSTn/IN      |   v   | RSTn             | INVX4  | 0.000 |   0.637 |    6.710 | 
     | FE_OFC837_RSTn/OUT     |   ^   | FE_OFN837_RSTn   | INVX4  | 0.420 |   1.058 |    7.130 | 
     | FE_OFC838_RSTn/IN      |   ^   | FE_OFN837_RSTn   | INVX8  | 0.000 |   1.058 |    7.131 | 
     | FE_OFC838_RSTn/OUT     |   v   | FE_OFN838_RSTn   | INVX8  | 0.875 |   1.933 |    8.006 | 
     | U1601/IN               |   v   | FE_OFN838_RSTn   | INVX8  | 0.071 |   2.005 |    8.077 | 
     | U1601/OUT              |   ^   | n1833            | INVX8  | 1.080 |   3.084 |    9.157 | 
     | U2215/IN2              |   ^   | n1833            | NOR2X1 | 0.006 |   3.091 |    9.163 | 
     | U2215/OUT              |   v   | n2176            | NOR2X1 | 1.094 |   4.185 |   10.258 | 
     | FE_OFC1876_n2176/IN    |   v   | n2176            | BUF4X  | 0.001 |   4.186 |   10.259 | 
     | FE_OFC1876_n2176/OUT   |   v   | FE_OFN1876_n2176 | BUF4X  | 1.261 |   5.447 |   11.520 | 
     | U1769/IN               |   v   | FE_OFN1876_n2176 | INVX4  | 0.031 |   5.478 |   11.551 | 
     | U1769/OUT              |   ^   | n1828            | INVX4  | 0.459 |   5.937 |   12.010 | 
     | U1885/IN               |   ^   | n1828            | INVX4  | 0.000 |   5.937 |   12.010 | 
     | U1885/OUT              |   v   | n1827            | INVX4  | 1.070 |   7.008 |   13.081 | 
     | U2216/IN1              |   v   | n1827            | NOR2X1 | 0.003 |   7.011 |   13.084 | 
     | U2216/OUT              |   ^   | n2175            | NOR2X1 | 0.514 |   7.525 |   13.598 | 
     | FE_OFC533_n2175/IN     |   ^   | n2175            | BUF4X  | 0.000 |   7.525 |   13.598 | 
     | FE_OFC533_n2175/OUT    |   ^   | FE_OFN533_n2175  | BUF4X  | 0.801 |   8.326 |   14.399 | 
     | U1716/IN               |   ^   | FE_OFN533_n2175  | INVX4  | 0.001 |   8.327 |   14.400 | 
     | U1716/OUT              |   v   | n1826            | INVX4  | 0.286 |   8.613 |   14.686 | 
     | U1805/IN               |   v   | n1826            | INVX4  | 0.000 |   8.614 |   14.687 | 
     | U1805/OUT              |   ^   | n1825            | INVX4  | 1.042 |   9.655 |   15.728 | 
     | U2248/IN3              |   ^   | n1825            | AOI22  | 0.010 |   9.665 |   15.738 | 
     | U2248/OUT              |   v   | n2177            | AOI22  | 0.586 |  10.251 |   16.324 | 
     | U1651/IN               |   v   | n2177            | INVX1  | 0.000 |  10.251 |   16.324 | 
     | U1651/OUT              |   ^   | n552             | INVX1  | 0.755 |  11.007 |   17.079 | 
     | MulCntrl_Op1_reg_15_/D |   ^   | n552             | DFFRX1 | 0.001 |  11.007 |   17.080 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.224
     = Beginpoint Arrival Time            0.224
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                          |       |            |        |       |  Time   |   Time   | 
     |--------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                      |   ^   | CLK        |        |       |   0.224 |   -5.849 | 
     | CLK__L1_I0/IN            |   ^   | CLK        | BUF8X  | 0.000 |   0.224 |   -5.849 | 
     | CLK__L1_I0/OUT           |   ^   | CLK__L1_N0 | BUF8X  | 0.499 |   0.723 |   -5.350 | 
     | CLK__L2_I0/IN            |   ^   | CLK__L1_N0 | BUF8X  | 0.004 |   0.727 |   -5.345 | 
     | CLK__L2_I0/OUT           |   ^   | CLK__L2_N0 | BUF8X  | 0.463 |   1.191 |   -4.882 | 
     | CLK__L3_I0/IN            |   ^   | CLK__L2_N0 | BUF8X  | 0.006 |   1.196 |   -4.876 | 
     | CLK__L3_I0/OUT           |   ^   | CLK__L3_N0 | BUF8X  | 0.462 |   1.659 |   -4.414 | 
     | CLK__L4_I1/IN            |   ^   | CLK__L3_N0 | BUF8X  | 0.002 |   1.660 |   -4.412 | 
     | CLK__L4_I1/OUT           |   ^   | CLK__L4_N1 | BUF8X  | 0.456 |   2.117 |   -3.956 | 
     | CLK__L5_I9/IN            |   ^   | CLK__L4_N1 | BUF8X  | 0.001 |   2.118 |   -3.955 | 
     | CLK__L5_I9/OUT           |   ^   | CLK__L5_N9 | BUF8X  | 0.607 |   2.725 |   -3.348 | 
     | MulCntrl_Op1_reg_15_/CLK |   ^   | CLK__L5_N9 | DFFRX1 | 0.005 |   2.730 |   -3.343 | 
     +-------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin MulCntrl_Op2_reg_5_/CLK 
Endpoint:   MulCntrl_Op2_reg_5_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                  (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.701
- Setup                         0.615
+ Phase Shift                  15.000
= Required Time                17.086
- Arrival Time                 11.010
= Slack Time                    6.076
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.437
     = Beginpoint Arrival Time            0.637
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                       |       |                  |        |       |  Time   |   Time   | 
     |-----------------------+-------+------------------+--------+-------+---------+----------| 
     | RSTn                  |   v   | RSTn             |        |       |   0.637 |    6.712 | 
     | FE_OFC837_RSTn/IN     |   v   | RSTn             | INVX4  | 0.000 |   0.637 |    6.713 | 
     | FE_OFC837_RSTn/OUT    |   ^   | FE_OFN837_RSTn   | INVX4  | 0.420 |   1.058 |    7.133 | 
     | FE_OFC838_RSTn/IN     |   ^   | FE_OFN837_RSTn   | INVX8  | 0.000 |   1.058 |    7.134 | 
     | FE_OFC838_RSTn/OUT    |   v   | FE_OFN838_RSTn   | INVX8  | 0.875 |   1.933 |    8.009 | 
     | U1601/IN              |   v   | FE_OFN838_RSTn   | INVX8  | 0.071 |   2.005 |    8.080 | 
     | U1601/OUT             |   ^   | n1833            | INVX8  | 1.080 |   3.084 |    9.160 | 
     | U2215/IN2             |   ^   | n1833            | NOR2X1 | 0.006 |   3.091 |    9.166 | 
     | U2215/OUT             |   v   | n2176            | NOR2X1 | 1.094 |   4.185 |   10.260 | 
     | FE_OFC1876_n2176/IN   |   v   | n2176            | BUF4X  | 0.001 |   4.186 |   10.261 | 
     | FE_OFC1876_n2176/OUT  |   v   | FE_OFN1876_n2176 | BUF4X  | 1.261 |   5.447 |   11.523 | 
     | U1769/IN              |   v   | FE_OFN1876_n2176 | INVX4  | 0.031 |   5.478 |   11.554 | 
     | U1769/OUT             |   ^   | n1828            | INVX4  | 0.459 |   5.937 |   12.013 | 
     | U1885/IN              |   ^   | n1828            | INVX4  | 0.000 |   5.937 |   12.013 | 
     | U1885/OUT             |   v   | n1827            | INVX4  | 1.070 |   7.008 |   13.083 | 
     | U2216/IN1             |   v   | n1827            | NOR2X1 | 0.003 |   7.011 |   13.086 | 
     | U2216/OUT             |   ^   | n2175            | NOR2X1 | 0.514 |   7.525 |   13.601 | 
     | FE_OFC533_n2175/IN    |   ^   | n2175            | BUF4X  | 0.000 |   7.525 |   13.601 | 
     | FE_OFC533_n2175/OUT   |   ^   | FE_OFN533_n2175  | BUF4X  | 0.801 |   8.326 |   14.402 | 
     | U1716/IN              |   ^   | FE_OFN533_n2175  | INVX4  | 0.001 |   8.327 |   14.403 | 
     | U1716/OUT             |   v   | n1826            | INVX4  | 0.286 |   8.614 |   14.689 | 
     | U1805/IN              |   v   | n1826            | INVX4  | 0.000 |   8.614 |   14.689 | 
     | U1805/OUT             |   ^   | n1825            | INVX4  | 1.042 |   9.655 |   15.731 | 
     | U2222/IN3             |   ^   | n1825            | AOI22  | 0.009 |   9.665 |   15.740 | 
     | U2222/OUT             |   v   | n2149            | AOI22  | 0.627 |  10.291 |   16.367 | 
     | U1634/IN              |   v   | n2149            | INVX1  | 0.000 |  10.291 |   16.367 | 
     | U1634/OUT             |   ^   | n578             | INVX1  | 0.719 |  11.010 |   17.086 | 
     | MulCntrl_Op2_reg_5_/D |   ^   | n578             | DFFRX1 | 0.000 |  11.010 |   17.086 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.224
     = Beginpoint Arrival Time            0.224
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                         |       |             |        |       |  Time   |   Time   | 
     |-------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                     |   ^   | CLK         |        |       |   0.224 |   -5.852 | 
     | CLK__L1_I0/IN           |   ^   | CLK         | BUF8X  | 0.000 |   0.224 |   -5.852 | 
     | CLK__L1_I0/OUT          |   ^   | CLK__L1_N0  | BUF8X  | 0.499 |   0.723 |   -5.353 | 
     | CLK__L2_I0/IN           |   ^   | CLK__L1_N0  | BUF8X  | 0.004 |   0.728 |   -5.348 | 
     | CLK__L2_I0/OUT          |   ^   | CLK__L2_N0  | BUF8X  | 0.463 |   1.191 |   -4.885 | 
     | CLK__L3_I1/IN           |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.197 |   -4.879 | 
     | CLK__L3_I1/OUT          |   ^   | CLK__L3_N1  | BUF8X  | 0.422 |   1.618 |   -4.457 | 
     | CLK__L4_I6/IN           |   ^   | CLK__L3_N1  | BUF8X  | 0.000 |   1.618 |   -4.457 | 
     | CLK__L4_I6/OUT          |   ^   | CLK__L4_N6  | BUF8X  | 0.447 |   2.065 |   -4.010 | 
     | CLK__L5_I31/IN          |   ^   | CLK__L4_N6  | BUF8X  | 0.002 |   2.067 |   -4.008 | 
     | CLK__L5_I31/OUT         |   ^   | CLK__L5_N31 | BUF8X  | 0.621 |   2.689 |   -3.387 | 
     | MulCntrl_Op2_reg_5_/CLK |   ^   | CLK__L5_N31 | DFFRX1 | 0.012 |   2.701 |   -3.375 | 
     +-------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin u_mul_cntrl/Multi_datain1_reg_0_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain1_reg_0_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.724
- Setup                         0.616
+ Phase Shift                  15.000
= Required Time                17.107
- Arrival Time                 11.031
= Slack Time                    6.076
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.437
     = Beginpoint Arrival Time            0.637
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |            Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                            |        |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                       |        |       |   0.637 |    6.713 | 
     | FE_OFC837_RSTn/IN                  |   v   | RSTn                       | INVX4  | 0.000 |   0.637 |    6.714 | 
     | FE_OFC837_RSTn/OUT                 |   ^   | FE_OFN837_RSTn             | INVX4  | 0.420 |   1.057 |    7.134 | 
     | FE_OFC838_RSTn/IN                  |   ^   | FE_OFN837_RSTn             | INVX8  | 0.000 |   1.058 |    7.134 | 
     | FE_OFC838_RSTn/OUT                 |   v   | FE_OFN838_RSTn             | INVX8  | 0.875 |   1.933 |    8.010 | 
     | U1601/IN                           |   v   | FE_OFN838_RSTn             | INVX8  | 0.071 |   2.005 |    8.081 | 
     | U1601/OUT                          |   ^   | n1833                      | INVX8  | 1.080 |   3.084 |    9.161 | 
     | FE_OFC491_n1833/IN                 |   ^   | n1833                      | INVX1  | 0.011 |   3.095 |    9.171 | 
     | FE_OFC491_n1833/OUT                |   v   | FE_OFN491_n1833            | INVX1  | 1.100 |   4.195 |   10.271 | 
     | FE_OFC493_n1833/IN                 |   v   | FE_OFN491_n1833            | INVX8  | 0.000 |   4.195 |   10.271 | 
     | FE_OFC493_n1833/OUT                |   ^   | FE_OFN493_n1833            | INVX8  | 0.974 |   5.169 |   11.245 | 
     | u_mul_cntrl/U947/IN3               |   ^   | FE_OFN493_n1833            | AOI21  | 0.013 |   5.182 |   11.258 | 
     | u_mul_cntrl/U947/OUT               |   v   | u_mul_cntrl/n919           | AOI21  | 1.253 |   6.435 |   12.511 | 
     | u_mul_cntrl/U968/IN1               |   v   | u_mul_cntrl/n919           | NOR2X1 | 0.001 |   6.436 |   12.512 | 
     | u_mul_cntrl/U968/OUT               |   ^   | u_mul_cntrl/n922           | NOR2X1 | 0.632 |   7.068 |   13.144 | 
     | u_mul_cntrl/FE_OFC618_n922/IN      |   ^   | u_mul_cntrl/n922           | BUF4X  | 0.000 |   7.068 |   13.144 | 
     | u_mul_cntrl/FE_OFC618_n922/OUT     |   ^   | u_mul_cntrl/FE_OFN618_n922 | BUF4X  | 0.766 |   7.835 |   13.911 | 
     | u_mul_cntrl/U969/IN                |   ^   | u_mul_cntrl/FE_OFN618_n922 | INVX1  | 0.003 |   7.838 |   13.914 | 
     | u_mul_cntrl/U969/OUT               |   v   | u_mul_cntrl/n921           | INVX1  | 0.574 |   8.412 |   14.489 | 
     | u_mul_cntrl/U971/IN1               |   v   | u_mul_cntrl/n921           | NOR2X1 | 0.000 |   8.412 |   14.489 | 
     | u_mul_cntrl/U971/OUT               |   ^   | u_mul_cntrl/n937           | NOR2X1 | 0.381 |   8.793 |   14.869 | 
     | u_mul_cntrl/U295/IN                |   ^   | u_mul_cntrl/n937           | BUF4X  | 0.000 |   8.793 |   14.870 | 
     | u_mul_cntrl/U295/OUT               |   ^   | u_mul_cntrl/n203           | BUF4X  | 0.966 |   9.760 |   15.836 | 
     | u_mul_cntrl/U986/IN2               |   ^   | u_mul_cntrl/n203           | AOI22  | 0.008 |   9.768 |   15.844 | 
     | u_mul_cntrl/U986/OUT               |   v   | u_mul_cntrl/n938           | AOI22  | 0.607 |  10.375 |   16.452 | 
     | u_mul_cntrl/U149/IN                |   v   | u_mul_cntrl/n938           | INVX1  | 0.000 |  10.375 |   16.452 | 
     | u_mul_cntrl/U149/OUT               |   ^   | u_mul_cntrl/n128           | INVX1  | 0.655 |  11.031 |   17.107 | 
     | u_mul_cntrl/Multi_datain1_reg_0_/D |   ^   | u_mul_cntrl/n128           | DFFRX1 | 0.000 |  11.031 |   17.107 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.224
     = Beginpoint Arrival Time            0.224
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                      |       |             |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK         |        |       |   0.224 |   -5.853 | 
     | CLK__L1_I0/IN                        |   ^   | CLK         | BUF8X  | 0.000 |   0.224 |   -5.852 | 
     | CLK__L1_I0/OUT                       |   ^   | CLK__L1_N0  | BUF8X  | 0.499 |   0.723 |   -5.353 | 
     | CLK__L2_I0/IN                        |   ^   | CLK__L1_N0  | BUF8X  | 0.004 |   0.727 |   -5.349 | 
     | CLK__L2_I0/OUT                       |   ^   | CLK__L2_N0  | BUF8X  | 0.463 |   1.191 |   -4.886 | 
     | CLK__L3_I3/IN                        |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.196 |   -4.880 | 
     | CLK__L3_I3/OUT                       |   ^   | CLK__L3_N3  | BUF8X  | 0.454 |   1.650 |   -4.426 | 
     | CLK__L4_I13/IN                       |   ^   | CLK__L3_N3  | BUF8X  | 0.002 |   1.652 |   -4.425 | 
     | CLK__L4_I13/OUT                      |   ^   | CLK__L4_N13 | BUF8X  | 0.488 |   2.139 |   -3.937 | 
     | CLK__L5_I65/IN                       |   ^   | CLK__L4_N13 | BUF8X  | 0.007 |   2.146 |   -3.930 | 
     | CLK__L5_I65/OUT                      |   ^   | CLK__L5_N65 | BUF8X  | 0.573 |   2.719 |   -3.357 | 
     | u_mul_cntrl/Multi_datain1_reg_0_/CLK |   ^   | CLK__L5_N65 | DFFRX1 | 0.004 |   2.724 |   -3.353 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin MulCntrl_Op2_reg_11_/CLK 
Endpoint:   MulCntrl_Op2_reg_11_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                   (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.716
- Setup                         0.646
+ Phase Shift                  15.000
= Required Time                17.070
- Arrival Time                 10.989
= Slack Time                    6.082
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.437
     = Beginpoint Arrival Time            0.637
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                        |       |                  |        |       |  Time   |   Time   | 
     |------------------------+-------+------------------+--------+-------+---------+----------| 
     | RSTn                   |   v   | RSTn             |        |       |   0.637 |    6.719 | 
     | FE_OFC837_RSTn/IN      |   v   | RSTn             | INVX4  | 0.000 |   0.637 |    6.719 | 
     | FE_OFC837_RSTn/OUT     |   ^   | FE_OFN837_RSTn   | INVX4  | 0.420 |   1.058 |    7.139 | 
     | FE_OFC838_RSTn/IN      |   ^   | FE_OFN837_RSTn   | INVX8  | 0.000 |   1.058 |    7.140 | 
     | FE_OFC838_RSTn/OUT     |   v   | FE_OFN838_RSTn   | INVX8  | 0.875 |   1.933 |    8.015 | 
     | U1601/IN               |   v   | FE_OFN838_RSTn   | INVX8  | 0.071 |   2.005 |    8.086 | 
     | U1601/OUT              |   ^   | n1833            | INVX8  | 1.080 |   3.084 |    9.166 | 
     | U2215/IN2              |   ^   | n1833            | NOR2X1 | 0.006 |   3.091 |    9.172 | 
     | U2215/OUT              |   v   | n2176            | NOR2X1 | 1.094 |   4.185 |   10.266 | 
     | FE_OFC1876_n2176/IN    |   v   | n2176            | BUF4X  | 0.001 |   4.186 |   10.267 | 
     | FE_OFC1876_n2176/OUT   |   v   | FE_OFN1876_n2176 | BUF4X  | 1.261 |   5.447 |   11.529 | 
     | U1769/IN               |   v   | FE_OFN1876_n2176 | INVX4  | 0.031 |   5.478 |   11.560 | 
     | U1769/OUT              |   ^   | n1828            | INVX4  | 0.459 |   5.937 |   12.019 | 
     | U1885/IN               |   ^   | n1828            | INVX4  | 0.000 |   5.937 |   12.019 | 
     | U1885/OUT              |   v   | n1827            | INVX4  | 1.070 |   7.008 |   13.089 | 
     | U2216/IN1              |   v   | n1827            | NOR2X1 | 0.003 |   7.011 |   13.092 | 
     | U2216/OUT              |   ^   | n2175            | NOR2X1 | 0.514 |   7.525 |   13.607 | 
     | FE_OFC533_n2175/IN     |   ^   | n2175            | BUF4X  | 0.000 |   7.525 |   13.607 | 
     | FE_OFC533_n2175/OUT    |   ^   | FE_OFN533_n2175  | BUF4X  | 0.801 |   8.326 |   14.408 | 
     | U1716/IN               |   ^   | FE_OFN533_n2175  | INVX4  | 0.001 |   8.327 |   14.409 | 
     | U1716/OUT              |   v   | n1826            | INVX4  | 0.286 |   8.614 |   14.695 | 
     | U1805/IN               |   v   | n1826            | INVX4  | 0.000 |   8.614 |   14.695 | 
     | U1805/OUT              |   ^   | n1825            | INVX4  | 1.042 |   9.655 |   15.737 | 
     | U2228/IN3              |   ^   | n1825            | AOI22  | 0.009 |   9.665 |   15.746 | 
     | U2228/OUT              |   v   | n2155            | AOI22  | 0.583 |  10.248 |   16.329 | 
     | U1628/IN               |   v   | n2155            | INVX1  | 0.000 |  10.248 |   16.329 | 
     | U1628/OUT              |   ^   | n572             | INVX1  | 0.740 |  10.988 |   17.070 | 
     | MulCntrl_Op2_reg_11_/D |   ^   | n572             | DFFRX1 | 0.000 |  10.989 |   17.070 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.224
     = Beginpoint Arrival Time            0.224
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                          |       |             |        |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                      |   ^   | CLK         |        |       |   0.224 |   -5.858 | 
     | CLK__L1_I0/IN            |   ^   | CLK         | BUF8X  | 0.000 |   0.224 |   -5.858 | 
     | CLK__L1_I0/OUT           |   ^   | CLK__L1_N0  | BUF8X  | 0.499 |   0.723 |   -5.359 | 
     | CLK__L2_I0/IN            |   ^   | CLK__L1_N0  | BUF8X  | 0.004 |   0.727 |   -5.354 | 
     | CLK__L2_I0/OUT           |   ^   | CLK__L2_N0  | BUF8X  | 0.463 |   1.191 |   -4.891 | 
     | CLK__L3_I0/IN            |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.196 |   -4.885 | 
     | CLK__L3_I0/OUT           |   ^   | CLK__L3_N0  | BUF8X  | 0.462 |   1.659 |   -4.423 | 
     | CLK__L4_I1/IN            |   ^   | CLK__L3_N0  | BUF8X  | 0.002 |   1.660 |   -4.421 | 
     | CLK__L4_I1/OUT           |   ^   | CLK__L4_N1  | BUF8X  | 0.456 |   2.117 |   -3.965 | 
     | CLK__L5_I10/IN           |   ^   | CLK__L4_N1  | BUF8X  | 0.001 |   2.118 |   -3.963 | 
     | CLK__L5_I10/OUT          |   ^   | CLK__L5_N10 | BUF8X  | 0.588 |   2.706 |   -3.375 | 
     | MulCntrl_Op2_reg_11_/CLK |   ^   | CLK__L5_N10 | DFFRX1 | 0.010 |   2.716 |   -3.365 | 
     +--------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin MulCntrl_Op1_reg_8_/CLK 
Endpoint:   MulCntrl_Op1_reg_8_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                  (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.716
- Setup                         0.638
+ Phase Shift                  15.000
= Required Time                17.078
- Arrival Time                 10.989
= Slack Time                    6.089
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.437
     = Beginpoint Arrival Time            0.637
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                       |       |                  |        |       |  Time   |   Time   | 
     |-----------------------+-------+------------------+--------+-------+---------+----------| 
     | RSTn                  |   v   | RSTn             |        |       |   0.637 |    6.726 | 
     | FE_OFC837_RSTn/IN     |   v   | RSTn             | INVX4  | 0.000 |   0.637 |    6.726 | 
     | FE_OFC837_RSTn/OUT    |   ^   | FE_OFN837_RSTn   | INVX4  | 0.420 |   1.058 |    7.147 | 
     | FE_OFC838_RSTn/IN     |   ^   | FE_OFN837_RSTn   | INVX8  | 0.000 |   1.058 |    7.147 | 
     | FE_OFC838_RSTn/OUT    |   v   | FE_OFN838_RSTn   | INVX8  | 0.875 |   1.933 |    8.022 | 
     | U1601/IN              |   v   | FE_OFN838_RSTn   | INVX8  | 0.071 |   2.005 |    8.094 | 
     | U1601/OUT             |   ^   | n1833            | INVX8  | 1.080 |   3.084 |    9.173 | 
     | U2215/IN2             |   ^   | n1833            | NOR2X1 | 0.006 |   3.091 |    9.180 | 
     | U2215/OUT             |   v   | n2176            | NOR2X1 | 1.094 |   4.185 |   10.274 | 
     | FE_OFC1876_n2176/IN   |   v   | n2176            | BUF4X  | 0.001 |   4.186 |   10.275 | 
     | FE_OFC1876_n2176/OUT  |   v   | FE_OFN1876_n2176 | BUF4X  | 1.261 |   5.447 |   11.536 | 
     | U1769/IN              |   v   | FE_OFN1876_n2176 | INVX4  | 0.031 |   5.478 |   11.567 | 
     | U1769/OUT             |   ^   | n1828            | INVX4  | 0.459 |   5.937 |   12.026 | 
     | U1885/IN              |   ^   | n1828            | INVX4  | 0.000 |   5.937 |   12.026 | 
     | U1885/OUT             |   v   | n1827            | INVX4  | 1.070 |   7.008 |   13.097 | 
     | U2216/IN1             |   v   | n1827            | NOR2X1 | 0.003 |   7.011 |   13.100 | 
     | U2216/OUT             |   ^   | n2175            | NOR2X1 | 0.514 |   7.525 |   13.614 | 
     | FE_OFC533_n2175/IN    |   ^   | n2175            | BUF4X  | 0.000 |   7.525 |   13.614 | 
     | FE_OFC533_n2175/OUT   |   ^   | FE_OFN533_n2175  | BUF4X  | 0.801 |   8.326 |   14.415 | 
     | U1716/IN              |   ^   | FE_OFN533_n2175  | INVX4  | 0.001 |   8.327 |   14.416 | 
     | U1716/OUT             |   v   | n1826            | INVX4  | 0.286 |   8.613 |   14.703 | 
     | U1805/IN              |   v   | n1826            | INVX4  | 0.000 |   8.614 |   14.703 | 
     | U1805/OUT             |   ^   | n1825            | INVX4  | 1.042 |   9.655 |   15.745 | 
     | U2241/IN3             |   ^   | n1825            | AOI22  | 0.010 |   9.665 |   15.755 | 
     | U2241/OUT             |   v   | n2168            | AOI22  | 0.593 |  10.259 |   16.348 | 
     | U1655/IN              |   v   | n2168            | INVX1  | 0.000 |  10.259 |   16.348 | 
     | U1655/OUT             |   ^   | n559             | INVX1  | 0.730 |  10.988 |   17.078 | 
     | MulCntrl_Op1_reg_8_/D |   ^   | n559             | DFFRX1 | 0.000 |  10.989 |   17.078 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.224
     = Beginpoint Arrival Time            0.224
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                         |       |             |        |       |  Time   |   Time   | 
     |-------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                     |   ^   | CLK         |        |       |   0.224 |   -5.866 | 
     | CLK__L1_I0/IN           |   ^   | CLK         | BUF8X  | 0.000 |   0.224 |   -5.865 | 
     | CLK__L1_I0/OUT          |   ^   | CLK__L1_N0  | BUF8X  | 0.499 |   0.723 |   -5.366 | 
     | CLK__L2_I0/IN           |   ^   | CLK__L1_N0  | BUF8X  | 0.004 |   0.727 |   -5.362 | 
     | CLK__L2_I0/OUT          |   ^   | CLK__L2_N0  | BUF8X  | 0.463 |   1.191 |   -4.899 | 
     | CLK__L3_I0/IN           |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.196 |   -4.893 | 
     | CLK__L3_I0/OUT          |   ^   | CLK__L3_N0  | BUF8X  | 0.462 |   1.659 |   -4.430 | 
     | CLK__L4_I1/IN           |   ^   | CLK__L3_N0  | BUF8X  | 0.002 |   1.660 |   -4.429 | 
     | CLK__L4_I1/OUT          |   ^   | CLK__L4_N1  | BUF8X  | 0.456 |   2.117 |   -3.972 | 
     | CLK__L5_I10/IN          |   ^   | CLK__L4_N1  | BUF8X  | 0.001 |   2.118 |   -3.971 | 
     | CLK__L5_I10/OUT         |   ^   | CLK__L5_N10 | BUF8X  | 0.588 |   2.706 |   -3.383 | 
     | MulCntrl_Op1_reg_8_/CLK |   ^   | CLK__L5_N10 | DFFRX1 | 0.009 |   2.716 |   -3.374 | 
     +-------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin u_mul_cntrl/Multi_datain2_reg_3_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain2_reg_3_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.794
- Setup                         0.663
+ Phase Shift                  15.000
= Required Time                17.131
- Arrival Time                 11.030
= Slack Time                    6.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.437
     = Beginpoint Arrival Time            0.637
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |            Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                            |        |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                       |        |       |   0.637 |    6.738 | 
     | FE_OFC837_RSTn/IN                  |   v   | RSTn                       | INVX4  | 0.000 |   0.637 |    6.739 | 
     | FE_OFC837_RSTn/OUT                 |   ^   | FE_OFN837_RSTn             | INVX4  | 0.420 |   1.057 |    7.159 | 
     | FE_OFC838_RSTn/IN                  |   ^   | FE_OFN837_RSTn             | INVX8  | 0.000 |   1.058 |    7.160 | 
     | FE_OFC838_RSTn/OUT                 |   v   | FE_OFN838_RSTn             | INVX8  | 0.875 |   1.933 |    8.035 | 
     | U1601/IN                           |   v   | FE_OFN838_RSTn             | INVX8  | 0.071 |   2.005 |    8.106 | 
     | U1601/OUT                          |   ^   | n1833                      | INVX8  | 1.080 |   3.084 |    9.186 | 
     | FE_OFC491_n1833/IN                 |   ^   | n1833                      | INVX1  | 0.011 |   3.095 |    9.196 | 
     | FE_OFC491_n1833/OUT                |   v   | FE_OFN491_n1833            | INVX1  | 1.100 |   4.195 |   10.296 | 
     | FE_OFC493_n1833/IN                 |   v   | FE_OFN491_n1833            | INVX8  | 0.000 |   4.195 |   10.296 | 
     | FE_OFC493_n1833/OUT                |   ^   | FE_OFN493_n1833            | INVX8  | 0.974 |   5.169 |   11.270 | 
     | u_mul_cntrl/U947/IN3               |   ^   | FE_OFN493_n1833            | AOI21  | 0.013 |   5.182 |   11.283 | 
     | u_mul_cntrl/U947/OUT               |   v   | u_mul_cntrl/n919           | AOI21  | 1.253 |   6.435 |   12.536 | 
     | u_mul_cntrl/U968/IN1               |   v   | u_mul_cntrl/n919           | NOR2X1 | 0.001 |   6.436 |   12.537 | 
     | u_mul_cntrl/U968/OUT               |   ^   | u_mul_cntrl/n922           | NOR2X1 | 0.632 |   7.068 |   13.169 | 
     | u_mul_cntrl/FE_OFC618_n922/IN      |   ^   | u_mul_cntrl/n922           | BUF4X  | 0.000 |   7.068 |   13.170 | 
     | u_mul_cntrl/FE_OFC618_n922/OUT     |   ^   | u_mul_cntrl/FE_OFN618_n922 | BUF4X  | 0.766 |   7.835 |   13.936 | 
     | u_mul_cntrl/U969/IN                |   ^   | u_mul_cntrl/FE_OFN618_n922 | INVX1  | 0.003 |   7.838 |   13.939 | 
     | u_mul_cntrl/U969/OUT               |   v   | u_mul_cntrl/n921           | INVX1  | 0.574 |   8.412 |   14.514 | 
     | u_mul_cntrl/U971/IN1               |   v   | u_mul_cntrl/n921           | NOR2X1 | 0.000 |   8.412 |   14.514 | 
     | u_mul_cntrl/U971/OUT               |   ^   | u_mul_cntrl/n937           | NOR2X1 | 0.381 |   8.793 |   14.895 | 
     | u_mul_cntrl/U295/IN                |   ^   | u_mul_cntrl/n937           | BUF4X  | 0.000 |   8.793 |   14.895 | 
     | u_mul_cntrl/U295/OUT               |   ^   | u_mul_cntrl/n203           | BUF4X  | 0.966 |   9.760 |   15.861 | 
     | u_mul_cntrl/U977/IN2               |   ^   | u_mul_cntrl/n203           | AOI22  | 0.003 |   9.762 |   15.864 | 
     | u_mul_cntrl/U977/OUT               |   v   | u_mul_cntrl/n927           | AOI22  | 0.542 |  10.305 |   16.406 | 
     | u_mul_cntrl/U146/IN                |   v   | u_mul_cntrl/n927           | INVX1  | 0.000 |  10.305 |   16.406 | 
     | u_mul_cntrl/U146/OUT               |   ^   | u_mul_cntrl/n137           | INVX1  | 0.724 |  11.029 |   17.130 | 
     | u_mul_cntrl/Multi_datain2_reg_3_/D |   ^   | u_mul_cntrl/n137           | DFFRX1 | 0.001 |  11.030 |   17.131 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.224
     = Beginpoint Arrival Time            0.224
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                      |       |             |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK         |        |       |   0.224 |   -5.878 | 
     | CLK__L1_I0/IN                        |   ^   | CLK         | BUF8X  | 0.000 |   0.224 |   -5.878 | 
     | CLK__L1_I0/OUT                       |   ^   | CLK__L1_N0  | BUF8X  | 0.499 |   0.723 |   -5.379 | 
     | CLK__L2_I0/IN                        |   ^   | CLK__L1_N0  | BUF8X  | 0.004 |   0.727 |   -5.374 | 
     | CLK__L2_I0/OUT                       |   ^   | CLK__L2_N0  | BUF8X  | 0.463 |   1.191 |   -4.911 | 
     | CLK__L3_I3/IN                        |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.196 |   -4.905 | 
     | CLK__L3_I3/OUT                       |   ^   | CLK__L3_N3  | BUF8X  | 0.454 |   1.650 |   -4.452 | 
     | CLK__L4_I13/IN                       |   ^   | CLK__L3_N3  | BUF8X  | 0.002 |   1.652 |   -4.450 | 
     | CLK__L4_I13/OUT                      |   ^   | CLK__L4_N13 | BUF8X  | 0.488 |   2.139 |   -3.962 | 
     | CLK__L5_I63/IN                       |   ^   | CLK__L4_N13 | BUF8X  | 0.007 |   2.146 |   -3.955 | 
     | CLK__L5_I63/OUT                      |   ^   | CLK__L5_N63 | BUF8X  | 0.638 |   2.784 |   -3.318 | 
     | u_mul_cntrl/Multi_datain2_reg_3_/CLK |   ^   | CLK__L5_N63 | DFFRX1 | 0.010 |   2.794 |   -3.308 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin MulCntrl_Op2_reg_8_/CLK 
Endpoint:   MulCntrl_Op2_reg_8_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                  (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.678
- Setup                         0.628
+ Phase Shift                  15.000
= Required Time                17.050
- Arrival Time                 10.942
= Slack Time                    6.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.437
     = Beginpoint Arrival Time            0.637
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                       |       |                  |        |       |  Time   |   Time   | 
     |-----------------------+-------+------------------+--------+-------+---------+----------| 
     | RSTn                  |   v   | RSTn             |        |       |   0.637 |    6.746 | 
     | FE_OFC837_RSTn/IN     |   v   | RSTn             | INVX4  | 0.000 |   0.637 |    6.746 | 
     | FE_OFC837_RSTn/OUT    |   ^   | FE_OFN837_RSTn   | INVX4  | 0.420 |   1.058 |    7.166 | 
     | FE_OFC838_RSTn/IN     |   ^   | FE_OFN837_RSTn   | INVX8  | 0.000 |   1.058 |    7.167 | 
     | FE_OFC838_RSTn/OUT    |   v   | FE_OFN838_RSTn   | INVX8  | 0.875 |   1.933 |    8.042 | 
     | U1601/IN              |   v   | FE_OFN838_RSTn   | INVX8  | 0.071 |   2.005 |    8.113 | 
     | U1601/OUT             |   ^   | n1833            | INVX8  | 1.080 |   3.084 |    9.193 | 
     | U2215/IN2             |   ^   | n1833            | NOR2X1 | 0.006 |   3.091 |    9.199 | 
     | U2215/OUT             |   v   | n2176            | NOR2X1 | 1.094 |   4.185 |   10.293 | 
     | FE_OFC1876_n2176/IN   |   v   | n2176            | BUF4X  | 0.001 |   4.186 |   10.294 | 
     | FE_OFC1876_n2176/OUT  |   v   | FE_OFN1876_n2176 | BUF4X  | 1.261 |   5.447 |   11.556 | 
     | U1769/IN              |   v   | FE_OFN1876_n2176 | INVX4  | 0.031 |   5.478 |   11.587 | 
     | U1769/OUT             |   ^   | n1828            | INVX4  | 0.459 |   5.937 |   12.046 | 
     | U1885/IN              |   ^   | n1828            | INVX4  | 0.000 |   5.937 |   12.046 | 
     | U1885/OUT             |   v   | n1827            | INVX4  | 1.070 |   7.008 |   13.116 | 
     | U2216/IN1             |   v   | n1827            | NOR2X1 | 0.003 |   7.011 |   13.119 | 
     | U2216/OUT             |   ^   | n2175            | NOR2X1 | 0.514 |   7.525 |   13.634 | 
     | FE_OFC533_n2175/IN    |   ^   | n2175            | BUF4X  | 0.000 |   7.525 |   13.634 | 
     | FE_OFC533_n2175/OUT   |   ^   | FE_OFN533_n2175  | BUF4X  | 0.801 |   8.326 |   14.435 | 
     | U1716/IN              |   ^   | FE_OFN533_n2175  | INVX4  | 0.001 |   8.327 |   14.436 | 
     | U1716/OUT             |   v   | n1826            | INVX4  | 0.286 |   8.613 |   14.722 | 
     | U1805/IN              |   v   | n1826            | INVX4  | 0.000 |   8.614 |   14.722 | 
     | U1805/OUT             |   ^   | n1825            | INVX4  | 1.042 |   9.655 |   15.764 | 
     | U2225/IN3             |   ^   | n1825            | AOI22  | 0.008 |   9.664 |   15.772 | 
     | U2225/OUT             |   v   | n2152            | AOI22  | 0.588 |  10.252 |   16.360 | 
     | U1630/IN              |   v   | n2152            | INVX1  | 0.000 |  10.252 |   16.360 | 
     | U1630/OUT             |   ^   | n575             | INVX1  | 0.690 |  10.941 |   17.050 | 
     | MulCntrl_Op2_reg_8_/D |   ^   | n575             | DFFRX1 | 0.000 |  10.942 |   17.050 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.224
     = Beginpoint Arrival Time            0.224
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                         |       |             |        |       |  Time   |   Time   | 
     |-------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                     |   ^   | CLK         |        |       |   0.224 |   -5.885 | 
     | CLK__L1_I0/IN           |   ^   | CLK         | BUF8X  | 0.000 |   0.224 |   -5.885 | 
     | CLK__L1_I0/OUT          |   ^   | CLK__L1_N0  | BUF8X  | 0.499 |   0.723 |   -5.386 | 
     | CLK__L2_I0/IN           |   ^   | CLK__L1_N0  | BUF8X  | 0.004 |   0.728 |   -5.381 | 
     | CLK__L2_I0/OUT          |   ^   | CLK__L2_N0  | BUF8X  | 0.463 |   1.191 |   -4.918 | 
     | CLK__L3_I1/IN           |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.197 |   -4.912 | 
     | CLK__L3_I1/OUT          |   ^   | CLK__L3_N1  | BUF8X  | 0.422 |   1.618 |   -4.491 | 
     | CLK__L4_I6/IN           |   ^   | CLK__L3_N1  | BUF8X  | 0.000 |   1.618 |   -4.490 | 
     | CLK__L4_I6/OUT          |   ^   | CLK__L4_N6  | BUF8X  | 0.447 |   2.065 |   -4.043 | 
     | CLK__L5_I35/IN          |   ^   | CLK__L4_N6  | BUF8X  | 0.002 |   2.067 |   -4.041 | 
     | CLK__L5_I35/OUT         |   ^   | CLK__L5_N35 | BUF8X  | 0.606 |   2.673 |   -3.436 | 
     | MulCntrl_Op2_reg_8_/CLK |   ^   | CLK__L5_N35 | DFFRX1 | 0.005 |   2.678 |   -3.431 | 
     +-------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin MulCntrl_Op1_reg_13_/CLK 
Endpoint:   MulCntrl_Op1_reg_13_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                   (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.729
- Setup                         0.632
+ Phase Shift                  15.000
= Required Time                17.097
- Arrival Time                 10.985
= Slack Time                    6.112
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.437
     = Beginpoint Arrival Time            0.637
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                        |       |                  |        |       |  Time   |   Time   | 
     |------------------------+-------+------------------+--------+-------+---------+----------| 
     | RSTn                   |   v   | RSTn             |        |       |   0.637 |    6.749 | 
     | FE_OFC837_RSTn/IN      |   v   | RSTn             | INVX4  | 0.000 |   0.637 |    6.749 | 
     | FE_OFC837_RSTn/OUT     |   ^   | FE_OFN837_RSTn   | INVX4  | 0.420 |   1.058 |    7.169 | 
     | FE_OFC838_RSTn/IN      |   ^   | FE_OFN837_RSTn   | INVX8  | 0.000 |   1.058 |    7.170 | 
     | FE_OFC838_RSTn/OUT     |   v   | FE_OFN838_RSTn   | INVX8  | 0.875 |   1.933 |    8.045 | 
     | U1601/IN               |   v   | FE_OFN838_RSTn   | INVX8  | 0.071 |   2.005 |    8.116 | 
     | U1601/OUT              |   ^   | n1833            | INVX8  | 1.080 |   3.084 |    9.196 | 
     | U2215/IN2              |   ^   | n1833            | NOR2X1 | 0.006 |   3.091 |    9.202 | 
     | U2215/OUT              |   v   | n2176            | NOR2X1 | 1.094 |   4.185 |   10.296 | 
     | FE_OFC1876_n2176/IN    |   v   | n2176            | BUF4X  | 0.001 |   4.186 |   10.297 | 
     | FE_OFC1876_n2176/OUT   |   v   | FE_OFN1876_n2176 | BUF4X  | 1.261 |   5.447 |   11.559 | 
     | U1769/IN               |   v   | FE_OFN1876_n2176 | INVX4  | 0.031 |   5.478 |   11.590 | 
     | U1769/OUT              |   ^   | n1828            | INVX4  | 0.459 |   5.937 |   12.049 | 
     | U1885/IN               |   ^   | n1828            | INVX4  | 0.000 |   5.937 |   12.049 | 
     | U1885/OUT              |   v   | n1827            | INVX4  | 1.070 |   7.008 |   13.119 | 
     | U2216/IN1              |   v   | n1827            | NOR2X1 | 0.003 |   7.011 |   13.122 | 
     | U2216/OUT              |   ^   | n2175            | NOR2X1 | 0.514 |   7.525 |   13.637 | 
     | FE_OFC533_n2175/IN     |   ^   | n2175            | BUF4X  | 0.000 |   7.525 |   13.637 | 
     | FE_OFC533_n2175/OUT    |   ^   | FE_OFN533_n2175  | BUF4X  | 0.801 |   8.326 |   14.438 | 
     | U1716/IN               |   ^   | FE_OFN533_n2175  | INVX4  | 0.001 |   8.327 |   14.439 | 
     | U1716/OUT              |   v   | n1826            | INVX4  | 0.286 |   8.613 |   14.725 | 
     | U1805/IN               |   v   | n1826            | INVX4  | 0.000 |   8.614 |   14.725 | 
     | U1805/OUT              |   ^   | n1825            | INVX4  | 1.042 |   9.655 |   15.767 | 
     | U2246/IN3              |   ^   | n1825            | AOI22  | 0.010 |   9.666 |   15.777 | 
     | U2246/OUT              |   v   | n2173            | AOI22  | 0.590 |  10.255 |   16.367 | 
     | U1659/IN               |   v   | n2173            | INVX1  | 0.000 |  10.255 |   16.367 | 
     | U1659/OUT              |   ^   | n554             | INVX1  | 0.729 |  10.985 |   17.096 | 
     | MulCntrl_Op1_reg_13_/D |   ^   | n554             | DFFRX1 | 0.001 |  10.985 |   17.097 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.224
     = Beginpoint Arrival Time            0.224
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                          |       |            |        |       |  Time   |   Time   | 
     |--------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                      |   ^   | CLK        |        |       |   0.224 |   -5.888 | 
     | CLK__L1_I0/IN            |   ^   | CLK        | BUF8X  | 0.000 |   0.224 |   -5.888 | 
     | CLK__L1_I0/OUT           |   ^   | CLK__L1_N0 | BUF8X  | 0.499 |   0.723 |   -5.389 | 
     | CLK__L2_I0/IN            |   ^   | CLK__L1_N0 | BUF8X  | 0.004 |   0.727 |   -5.384 | 
     | CLK__L2_I0/OUT           |   ^   | CLK__L2_N0 | BUF8X  | 0.463 |   1.191 |   -4.921 | 
     | CLK__L3_I0/IN            |   ^   | CLK__L2_N0 | BUF8X  | 0.006 |   1.196 |   -4.915 | 
     | CLK__L3_I0/OUT           |   ^   | CLK__L3_N0 | BUF8X  | 0.462 |   1.659 |   -4.453 | 
     | CLK__L4_I1/IN            |   ^   | CLK__L3_N0 | BUF8X  | 0.002 |   1.660 |   -4.451 | 
     | CLK__L4_I1/OUT           |   ^   | CLK__L4_N1 | BUF8X  | 0.456 |   2.117 |   -3.995 | 
     | CLK__L5_I9/IN            |   ^   | CLK__L4_N1 | BUF8X  | 0.001 |   2.118 |   -3.993 | 
     | CLK__L5_I9/OUT           |   ^   | CLK__L5_N9 | BUF8X  | 0.607 |   2.725 |   -3.387 | 
     | MulCntrl_Op1_reg_13_/CLK |   ^   | CLK__L5_N9 | DFFRX1 | 0.004 |   2.729 |   -3.383 | 
     +-------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin MulCntrl_Op2_reg_14_/CLK 
Endpoint:   MulCntrl_Op2_reg_14_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                   (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.730
- Setup                         0.631
+ Phase Shift                  15.000
= Required Time                17.100
- Arrival Time                 10.980
= Slack Time                    6.119
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.437
     = Beginpoint Arrival Time            0.637
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                        |       |                  |        |       |  Time   |   Time   | 
     |------------------------+-------+------------------+--------+-------+---------+----------| 
     | RSTn                   |   v   | RSTn             |        |       |   0.637 |    6.756 | 
     | FE_OFC837_RSTn/IN      |   v   | RSTn             | INVX4  | 0.000 |   0.637 |    6.757 | 
     | FE_OFC837_RSTn/OUT     |   ^   | FE_OFN837_RSTn   | INVX4  | 0.420 |   1.058 |    7.177 | 
     | FE_OFC838_RSTn/IN      |   ^   | FE_OFN837_RSTn   | INVX8  | 0.000 |   1.058 |    7.178 | 
     | FE_OFC838_RSTn/OUT     |   v   | FE_OFN838_RSTn   | INVX8  | 0.875 |   1.933 |    8.053 | 
     | U1601/IN               |   v   | FE_OFN838_RSTn   | INVX8  | 0.071 |   2.005 |    8.124 | 
     | U1601/OUT              |   ^   | n1833            | INVX8  | 1.080 |   3.084 |    9.204 | 
     | U2215/IN2              |   ^   | n1833            | NOR2X1 | 0.006 |   3.091 |    9.210 | 
     | U2215/OUT              |   v   | n2176            | NOR2X1 | 1.094 |   4.185 |   10.304 | 
     | FE_OFC1876_n2176/IN    |   v   | n2176            | BUF4X  | 0.001 |   4.186 |   10.305 | 
     | FE_OFC1876_n2176/OUT   |   v   | FE_OFN1876_n2176 | BUF4X  | 1.261 |   5.447 |   11.566 | 
     | U1769/IN               |   v   | FE_OFN1876_n2176 | INVX4  | 0.031 |   5.478 |   11.597 | 
     | U1769/OUT              |   ^   | n1828            | INVX4  | 0.459 |   5.937 |   12.057 | 
     | U1885/IN               |   ^   | n1828            | INVX4  | 0.000 |   5.937 |   12.057 | 
     | U1885/OUT              |   v   | n1827            | INVX4  | 1.070 |   7.008 |   13.127 | 
     | U2216/IN1              |   v   | n1827            | NOR2X1 | 0.003 |   7.011 |   13.130 | 
     | U2216/OUT              |   ^   | n2175            | NOR2X1 | 0.514 |   7.525 |   13.645 | 
     | FE_OFC533_n2175/IN     |   ^   | n2175            | BUF4X  | 0.000 |   7.525 |   13.645 | 
     | FE_OFC533_n2175/OUT    |   ^   | FE_OFN533_n2175  | BUF4X  | 0.801 |   8.326 |   14.446 | 
     | U1716/IN               |   ^   | FE_OFN533_n2175  | INVX4  | 0.001 |   8.327 |   14.447 | 
     | U1716/OUT              |   v   | n1826            | INVX4  | 0.286 |   8.613 |   14.733 | 
     | U1805/IN               |   v   | n1826            | INVX4  | 0.000 |   8.614 |   14.733 | 
     | U1805/OUT              |   ^   | n1825            | INVX4  | 1.042 |   9.655 |   15.775 | 
     | U2231/IN3              |   ^   | n1825            | AOI22  | 0.009 |   9.664 |   15.784 | 
     | U2231/OUT              |   v   | n2158            | AOI22  | 0.588 |  10.253 |   16.372 | 
     | U1635/IN               |   v   | n2158            | INVX1  | 0.000 |  10.253 |   16.372 | 
     | U1635/OUT              |   ^   | n569             | INVX1  | 0.727 |  10.980 |   17.099 | 
     | MulCntrl_Op2_reg_14_/D |   ^   | n569             | DFFRX1 | 0.000 |  10.980 |   17.100 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.224
     = Beginpoint Arrival Time            0.224
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                          |       |            |        |       |  Time   |   Time   | 
     |--------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                      |   ^   | CLK        |        |       |   0.224 |   -5.896 | 
     | CLK__L1_I0/IN            |   ^   | CLK        | BUF8X  | 0.000 |   0.224 |   -5.896 | 
     | CLK__L1_I0/OUT           |   ^   | CLK__L1_N0 | BUF8X  | 0.499 |   0.723 |   -5.396 | 
     | CLK__L2_I0/IN            |   ^   | CLK__L1_N0 | BUF8X  | 0.004 |   0.728 |   -5.392 | 
     | CLK__L2_I0/OUT           |   ^   | CLK__L2_N0 | BUF8X  | 0.463 |   1.191 |   -4.929 | 
     | CLK__L3_I0/IN            |   ^   | CLK__L2_N0 | BUF8X  | 0.006 |   1.197 |   -4.923 | 
     | CLK__L3_I0/OUT           |   ^   | CLK__L3_N0 | BUF8X  | 0.462 |   1.659 |   -4.461 | 
     | CLK__L4_I1/IN            |   ^   | CLK__L3_N0 | BUF8X  | 0.002 |   1.660 |   -4.459 | 
     | CLK__L4_I1/OUT           |   ^   | CLK__L4_N1 | BUF8X  | 0.456 |   2.117 |   -4.003 | 
     | CLK__L5_I9/IN            |   ^   | CLK__L4_N1 | BUF8X  | 0.001 |   2.118 |   -4.001 | 
     | CLK__L5_I9/OUT           |   ^   | CLK__L5_N9 | BUF8X  | 0.607 |   2.725 |   -3.395 | 
     | MulCntrl_Op2_reg_14_/CLK |   ^   | CLK__L5_N9 | DFFRX1 | 0.005 |   2.730 |   -3.389 | 
     +-------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin MulCntrl_Op2_reg_7_/CLK 
Endpoint:   MulCntrl_Op2_reg_7_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                  (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.678
- Setup                         0.617
+ Phase Shift                  15.000
= Required Time                17.061
- Arrival Time                 10.940
= Slack Time                    6.121
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.437
     = Beginpoint Arrival Time            0.637
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                       |       |                  |        |       |  Time   |   Time   | 
     |-----------------------+-------+------------------+--------+-------+---------+----------| 
     | RSTn                  |   v   | RSTn             |        |       |   0.637 |    6.758 | 
     | FE_OFC837_RSTn/IN     |   v   | RSTn             | INVX4  | 0.000 |   0.637 |    6.758 | 
     | FE_OFC837_RSTn/OUT    |   ^   | FE_OFN837_RSTn   | INVX4  | 0.420 |   1.058 |    7.179 | 
     | FE_OFC838_RSTn/IN     |   ^   | FE_OFN837_RSTn   | INVX8  | 0.000 |   1.058 |    7.179 | 
     | FE_OFC838_RSTn/OUT    |   v   | FE_OFN838_RSTn   | INVX8  | 0.875 |   1.933 |    8.054 | 
     | U1601/IN              |   v   | FE_OFN838_RSTn   | INVX8  | 0.071 |   2.005 |    8.126 | 
     | U1601/OUT             |   ^   | n1833            | INVX8  | 1.080 |   3.084 |    9.205 | 
     | U2215/IN2             |   ^   | n1833            | NOR2X1 | 0.006 |   3.091 |    9.212 | 
     | U2215/OUT             |   v   | n2176            | NOR2X1 | 1.094 |   4.185 |   10.306 | 
     | FE_OFC1876_n2176/IN   |   v   | n2176            | BUF4X  | 0.001 |   4.186 |   10.307 | 
     | FE_OFC1876_n2176/OUT  |   v   | FE_OFN1876_n2176 | BUF4X  | 1.261 |   5.447 |   11.568 | 
     | U1769/IN              |   v   | FE_OFN1876_n2176 | INVX4  | 0.031 |   5.478 |   11.599 | 
     | U1769/OUT             |   ^   | n1828            | INVX4  | 0.459 |   5.937 |   12.058 | 
     | U1885/IN              |   ^   | n1828            | INVX4  | 0.000 |   5.937 |   12.058 | 
     | U1885/OUT             |   v   | n1827            | INVX4  | 1.070 |   7.008 |   13.129 | 
     | U2216/IN1             |   v   | n1827            | NOR2X1 | 0.003 |   7.011 |   13.132 | 
     | U2216/OUT             |   ^   | n2175            | NOR2X1 | 0.514 |   7.525 |   13.646 | 
     | FE_OFC533_n2175/IN    |   ^   | n2175            | BUF4X  | 0.000 |   7.525 |   13.646 | 
     | FE_OFC533_n2175/OUT   |   ^   | FE_OFN533_n2175  | BUF4X  | 0.801 |   8.326 |   14.447 | 
     | U1716/IN              |   ^   | FE_OFN533_n2175  | INVX4  | 0.001 |   8.327 |   14.448 | 
     | U1716/OUT             |   v   | n1826            | INVX4  | 0.286 |   8.613 |   14.734 | 
     | U1805/IN              |   v   | n1826            | INVX4  | 0.000 |   8.614 |   14.735 | 
     | U1805/OUT             |   ^   | n1825            | INVX4  | 1.042 |   9.655 |   15.776 | 
     | U2224/IN3             |   ^   | n1825            | AOI22  | 0.009 |   9.664 |   15.785 | 
     | U2224/OUT             |   v   | n2151            | AOI22  | 0.598 |  10.262 |   16.383 | 
     | U1631/IN              |   v   | n2151            | INVX1  | 0.000 |  10.262 |   16.383 | 
     | U1631/OUT             |   ^   | n576             | INVX1  | 0.677 |  10.940 |   17.061 | 
     | MulCntrl_Op2_reg_7_/D |   ^   | n576             | DFFRX1 | 0.000 |  10.940 |   17.061 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.224
     = Beginpoint Arrival Time            0.224
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                         |       |             |        |       |  Time   |   Time   | 
     |-------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                     |   ^   | CLK         |        |       |   0.224 |   -5.897 | 
     | CLK__L1_I0/IN           |   ^   | CLK         | BUF8X  | 0.000 |   0.224 |   -5.897 | 
     | CLK__L1_I0/OUT          |   ^   | CLK__L1_N0  | BUF8X  | 0.499 |   0.723 |   -5.398 | 
     | CLK__L2_I0/IN           |   ^   | CLK__L1_N0  | BUF8X  | 0.004 |   0.728 |   -5.393 | 
     | CLK__L2_I0/OUT          |   ^   | CLK__L2_N0  | BUF8X  | 0.463 |   1.191 |   -4.930 | 
     | CLK__L3_I1/IN           |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.197 |   -4.924 | 
     | CLK__L3_I1/OUT          |   ^   | CLK__L3_N1  | BUF8X  | 0.422 |   1.618 |   -4.503 | 
     | CLK__L4_I6/IN           |   ^   | CLK__L3_N1  | BUF8X  | 0.000 |   1.618 |   -4.503 | 
     | CLK__L4_I6/OUT          |   ^   | CLK__L4_N6  | BUF8X  | 0.447 |   2.065 |   -4.056 | 
     | CLK__L5_I35/IN          |   ^   | CLK__L4_N6  | BUF8X  | 0.002 |   2.067 |   -4.054 | 
     | CLK__L5_I35/OUT         |   ^   | CLK__L5_N35 | BUF8X  | 0.606 |   2.673 |   -3.448 | 
     | MulCntrl_Op2_reg_7_/CLK |   ^   | CLK__L5_N35 | DFFRX1 | 0.005 |   2.678 |   -3.443 | 
     +-------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin MulCntrl_Op1_reg_7_/CLK 
Endpoint:   MulCntrl_Op1_reg_7_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                  (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.716
- Setup                         0.626
+ Phase Shift                  15.000
= Required Time                17.090
- Arrival Time                 10.968
= Slack Time                    6.122
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.437
     = Beginpoint Arrival Time            0.637
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                       |       |                  |        |       |  Time   |   Time   | 
     |-----------------------+-------+------------------+--------+-------+---------+----------| 
     | RSTn                  |   v   | RSTn             |        |       |   0.637 |    6.759 | 
     | FE_OFC837_RSTn/IN     |   v   | RSTn             | INVX4  | 0.000 |   0.637 |    6.759 | 
     | FE_OFC837_RSTn/OUT    |   ^   | FE_OFN837_RSTn   | INVX4  | 0.420 |   1.058 |    7.179 | 
     | FE_OFC838_RSTn/IN     |   ^   | FE_OFN837_RSTn   | INVX8  | 0.000 |   1.058 |    7.180 | 
     | FE_OFC838_RSTn/OUT    |   v   | FE_OFN838_RSTn   | INVX8  | 0.875 |   1.933 |    8.055 | 
     | U1601/IN              |   v   | FE_OFN838_RSTn   | INVX8  | 0.071 |   2.005 |    8.127 | 
     | U1601/OUT             |   ^   | n1833            | INVX8  | 1.080 |   3.084 |    9.206 | 
     | U2215/IN2             |   ^   | n1833            | NOR2X1 | 0.006 |   3.091 |    9.213 | 
     | U2215/OUT             |   v   | n2176            | NOR2X1 | 1.094 |   4.185 |   10.307 | 
     | FE_OFC1876_n2176/IN   |   v   | n2176            | BUF4X  | 0.001 |   4.186 |   10.308 | 
     | FE_OFC1876_n2176/OUT  |   v   | FE_OFN1876_n2176 | BUF4X  | 1.261 |   5.447 |   11.569 | 
     | U1769/IN              |   v   | FE_OFN1876_n2176 | INVX4  | 0.031 |   5.478 |   11.600 | 
     | U1769/OUT             |   ^   | n1828            | INVX4  | 0.459 |   5.937 |   12.059 | 
     | U1885/IN              |   ^   | n1828            | INVX4  | 0.000 |   5.937 |   12.059 | 
     | U1885/OUT             |   v   | n1827            | INVX4  | 1.070 |   7.008 |   13.130 | 
     | U2216/IN1             |   v   | n1827            | NOR2X1 | 0.003 |   7.011 |   13.133 | 
     | U2216/OUT             |   ^   | n2175            | NOR2X1 | 0.514 |   7.525 |   13.647 | 
     | FE_OFC533_n2175/IN    |   ^   | n2175            | BUF4X  | 0.000 |   7.525 |   13.647 | 
     | FE_OFC533_n2175/OUT   |   ^   | FE_OFN533_n2175  | BUF4X  | 0.801 |   8.326 |   14.448 | 
     | U1716/IN              |   ^   | FE_OFN533_n2175  | INVX4  | 0.001 |   8.327 |   14.449 | 
     | U1716/OUT             |   v   | n1826            | INVX4  | 0.286 |   8.614 |   14.735 | 
     | U1805/IN              |   v   | n1826            | INVX4  | 0.000 |   8.614 |   14.736 | 
     | U1805/OUT             |   ^   | n1825            | INVX4  | 1.042 |   9.655 |   15.777 | 
     | U2240/IN3             |   ^   | n1825            | AOI22  | 0.007 |   9.663 |   15.785 | 
     | U2240/OUT             |   v   | n2167            | AOI22  | 0.593 |  10.256 |   16.378 | 
     | U1653/IN              |   v   | n2167            | INVX1  | 0.000 |  10.256 |   16.378 | 
     | U1653/OUT             |   ^   | n560             | INVX1  | 0.712 |  10.968 |   17.090 | 
     | MulCntrl_Op1_reg_7_/D |   ^   | n560             | DFFRX1 | 0.000 |  10.968 |   17.090 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.224
     = Beginpoint Arrival Time            0.224
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                         |       |             |        |       |  Time   |   Time   | 
     |-------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                     |   ^   | CLK         |        |       |   0.224 |   -5.898 | 
     | CLK__L1_I0/IN           |   ^   | CLK         | BUF8X  | 0.000 |   0.224 |   -5.898 | 
     | CLK__L1_I0/OUT          |   ^   | CLK__L1_N0  | BUF8X  | 0.499 |   0.723 |   -5.399 | 
     | CLK__L2_I0/IN           |   ^   | CLK__L1_N0  | BUF8X  | 0.004 |   0.728 |   -5.394 | 
     | CLK__L2_I0/OUT          |   ^   | CLK__L2_N0  | BUF8X  | 0.463 |   1.191 |   -4.931 | 
     | CLK__L3_I0/IN           |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.197 |   -4.925 | 
     | CLK__L3_I0/OUT          |   ^   | CLK__L3_N0  | BUF8X  | 0.462 |   1.659 |   -4.463 | 
     | CLK__L4_I1/IN           |   ^   | CLK__L3_N0  | BUF8X  | 0.002 |   1.660 |   -4.461 | 
     | CLK__L4_I1/OUT          |   ^   | CLK__L4_N1  | BUF8X  | 0.456 |   2.117 |   -4.005 | 
     | CLK__L5_I10/IN          |   ^   | CLK__L4_N1  | BUF8X  | 0.001 |   2.118 |   -4.004 | 
     | CLK__L5_I10/OUT         |   ^   | CLK__L5_N10 | BUF8X  | 0.588 |   2.706 |   -3.416 | 
     | MulCntrl_Op1_reg_7_/CLK |   ^   | CLK__L5_N10 | DFFRX1 | 0.009 |   2.716 |   -3.406 | 
     +-------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin MulCntrl_Op2_reg_9_/CLK 
Endpoint:   MulCntrl_Op2_reg_9_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                  (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.677
- Setup                         0.622
+ Phase Shift                  15.000
= Required Time                17.055
- Arrival Time                 10.929
= Slack Time                    6.126
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.437
     = Beginpoint Arrival Time            0.637
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                       |       |                  |        |       |  Time   |   Time   | 
     |-----------------------+-------+------------------+--------+-------+---------+----------| 
     | RSTn                  |   v   | RSTn             |        |       |   0.637 |    6.763 | 
     | FE_OFC837_RSTn/IN     |   v   | RSTn             | INVX4  | 0.000 |   0.637 |    6.763 | 
     | FE_OFC837_RSTn/OUT    |   ^   | FE_OFN837_RSTn   | INVX4  | 0.420 |   1.058 |    7.183 | 
     | FE_OFC838_RSTn/IN     |   ^   | FE_OFN837_RSTn   | INVX8  | 0.000 |   1.058 |    7.184 | 
     | FE_OFC838_RSTn/OUT    |   v   | FE_OFN838_RSTn   | INVX8  | 0.875 |   1.933 |    8.059 | 
     | U1601/IN              |   v   | FE_OFN838_RSTn   | INVX8  | 0.071 |   2.005 |    8.130 | 
     | U1601/OUT             |   ^   | n1833            | INVX8  | 1.080 |   3.084 |    9.210 | 
     | U2215/IN2             |   ^   | n1833            | NOR2X1 | 0.006 |   3.091 |    9.216 | 
     | U2215/OUT             |   v   | n2176            | NOR2X1 | 1.094 |   4.185 |   10.310 | 
     | FE_OFC1876_n2176/IN   |   v   | n2176            | BUF4X  | 0.001 |   4.186 |   10.312 | 
     | FE_OFC1876_n2176/OUT  |   v   | FE_OFN1876_n2176 | BUF4X  | 1.261 |   5.447 |   11.573 | 
     | U1769/IN              |   v   | FE_OFN1876_n2176 | INVX4  | 0.031 |   5.478 |   11.604 | 
     | U1769/OUT             |   ^   | n1828            | INVX4  | 0.459 |   5.937 |   12.063 | 
     | U1885/IN              |   ^   | n1828            | INVX4  | 0.000 |   5.937 |   12.063 | 
     | U1885/OUT             |   v   | n1827            | INVX4  | 1.070 |   7.008 |   13.134 | 
     | U2216/IN1             |   v   | n1827            | NOR2X1 | 0.003 |   7.011 |   13.137 | 
     | U2216/OUT             |   ^   | n2175            | NOR2X1 | 0.514 |   7.525 |   13.651 | 
     | FE_OFC533_n2175/IN    |   ^   | n2175            | BUF4X  | 0.000 |   7.525 |   13.651 | 
     | FE_OFC533_n2175/OUT   |   ^   | FE_OFN533_n2175  | BUF4X  | 0.801 |   8.326 |   14.452 | 
     | U1716/IN              |   ^   | FE_OFN533_n2175  | INVX4  | 0.001 |   8.327 |   14.453 | 
     | U1716/OUT             |   v   | n1826            | INVX4  | 0.286 |   8.613 |   14.739 | 
     | U1805/IN              |   v   | n1826            | INVX4  | 0.000 |   8.614 |   14.739 | 
     | U1805/OUT             |   ^   | n1825            | INVX4  | 1.042 |   9.655 |   15.781 | 
     | U2226/IN3             |   ^   | n1825            | AOI22  | 0.011 |   9.667 |   15.792 | 
     | U2226/OUT             |   v   | n2153            | AOI22  | 0.583 |  10.250 |   16.375 | 
     | U1629/IN              |   v   | n2153            | INVX1  | 0.000 |  10.250 |   16.375 | 
     | U1629/OUT             |   ^   | n574             | INVX1  | 0.679 |  10.929 |   17.054 | 
     | MulCntrl_Op2_reg_9_/D |   ^   | n574             | DFFRX1 | 0.000 |  10.929 |   17.055 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.224
     = Beginpoint Arrival Time            0.224
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                         |       |             |        |       |  Time   |   Time   | 
     |-------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                     |   ^   | CLK         |        |       |   0.224 |   -5.902 | 
     | CLK__L1_I0/IN           |   ^   | CLK         | BUF8X  | 0.000 |   0.224 |   -5.902 | 
     | CLK__L1_I0/OUT          |   ^   | CLK__L1_N0  | BUF8X  | 0.499 |   0.723 |   -5.403 | 
     | CLK__L2_I0/IN           |   ^   | CLK__L1_N0  | BUF8X  | 0.004 |   0.728 |   -5.398 | 
     | CLK__L2_I0/OUT          |   ^   | CLK__L2_N0  | BUF8X  | 0.463 |   1.191 |   -4.935 | 
     | CLK__L3_I1/IN           |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.197 |   -4.929 | 
     | CLK__L3_I1/OUT          |   ^   | CLK__L3_N1  | BUF8X  | 0.422 |   1.618 |   -4.508 | 
     | CLK__L4_I6/IN           |   ^   | CLK__L3_N1  | BUF8X  | 0.000 |   1.618 |   -4.507 | 
     | CLK__L4_I6/OUT          |   ^   | CLK__L4_N6  | BUF8X  | 0.447 |   2.065 |   -4.060 | 
     | CLK__L5_I35/IN          |   ^   | CLK__L4_N6  | BUF8X  | 0.002 |   2.067 |   -4.058 | 
     | CLK__L5_I35/OUT         |   ^   | CLK__L5_N35 | BUF8X  | 0.606 |   2.673 |   -3.453 | 
     | MulCntrl_Op2_reg_9_/CLK |   ^   | CLK__L5_N35 | DFFRX1 | 0.003 |   2.677 |   -3.449 | 
     +-------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin MulCntrl_Op1_reg_11_/CLK 
Endpoint:   MulCntrl_Op1_reg_11_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                   (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.717
- Setup                         0.630
+ Phase Shift                  15.000
= Required Time                17.087
- Arrival Time                 10.958
= Slack Time                    6.128
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.437
     = Beginpoint Arrival Time            0.637
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                        |       |                  |        |       |  Time   |   Time   | 
     |------------------------+-------+------------------+--------+-------+---------+----------| 
     | RSTn                   |   v   | RSTn             |        |       |   0.637 |    6.765 | 
     | FE_OFC837_RSTn/IN      |   v   | RSTn             | INVX4  | 0.000 |   0.637 |    6.765 | 
     | FE_OFC837_RSTn/OUT     |   ^   | FE_OFN837_RSTn   | INVX4  | 0.420 |   1.058 |    7.186 | 
     | FE_OFC838_RSTn/IN      |   ^   | FE_OFN837_RSTn   | INVX8  | 0.000 |   1.058 |    7.186 | 
     | FE_OFC838_RSTn/OUT     |   v   | FE_OFN838_RSTn   | INVX8  | 0.875 |   1.933 |    8.061 | 
     | U1601/IN               |   v   | FE_OFN838_RSTn   | INVX8  | 0.071 |   2.005 |    8.133 | 
     | U1601/OUT              |   ^   | n1833            | INVX8  | 1.080 |   3.084 |    9.212 | 
     | U2215/IN2              |   ^   | n1833            | NOR2X1 | 0.006 |   3.091 |    9.219 | 
     | U2215/OUT              |   v   | n2176            | NOR2X1 | 1.094 |   4.185 |   10.313 | 
     | FE_OFC1876_n2176/IN    |   v   | n2176            | BUF4X  | 0.001 |   4.186 |   10.314 | 
     | FE_OFC1876_n2176/OUT   |   v   | FE_OFN1876_n2176 | BUF4X  | 1.261 |   5.447 |   11.575 | 
     | U1769/IN               |   v   | FE_OFN1876_n2176 | INVX4  | 0.031 |   5.478 |   11.606 | 
     | U1769/OUT              |   ^   | n1828            | INVX4  | 0.459 |   5.937 |   12.065 | 
     | U1885/IN               |   ^   | n1828            | INVX4  | 0.000 |   5.937 |   12.065 | 
     | U1885/OUT              |   v   | n1827            | INVX4  | 1.070 |   7.008 |   13.136 | 
     | U2216/IN1              |   v   | n1827            | NOR2X1 | 0.003 |   7.011 |   13.139 | 
     | U2216/OUT              |   ^   | n2175            | NOR2X1 | 0.514 |   7.525 |   13.653 | 
     | FE_OFC533_n2175/IN     |   ^   | n2175            | BUF4X  | 0.000 |   7.525 |   13.653 | 
     | FE_OFC533_n2175/OUT    |   ^   | FE_OFN533_n2175  | BUF4X  | 0.801 |   8.326 |   14.454 | 
     | U1716/IN               |   ^   | FE_OFN533_n2175  | INVX4  | 0.001 |   8.327 |   14.455 | 
     | U1716/OUT              |   v   | n1826            | INVX4  | 0.286 |   8.613 |   14.742 | 
     | U1805/IN               |   v   | n1826            | INVX4  | 0.000 |   8.614 |   14.742 | 
     | U1805/OUT              |   ^   | n1825            | INVX4  | 1.042 |   9.655 |   15.784 | 
     | U2244/IN3              |   ^   | n1825            | AOI22  | 0.003 |   9.659 |   15.787 | 
     | U2244/OUT              |   v   | n2171            | AOI22  | 0.583 |  10.242 |   16.370 | 
     | U1650/IN               |   v   | n2171            | INVX1  | 0.000 |  10.242 |   16.370 | 
     | U1650/OUT              |   ^   | n556             | INVX1  | 0.716 |  10.958 |   17.086 | 
     | MulCntrl_Op1_reg_11_/D |   ^   | n556             | DFFRX1 | 0.000 |  10.958 |   17.087 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.224
     = Beginpoint Arrival Time            0.224
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                          |       |             |        |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                      |   ^   | CLK         |        |       |   0.224 |   -5.905 | 
     | CLK__L1_I0/IN            |   ^   | CLK         | BUF8X  | 0.000 |   0.224 |   -5.904 | 
     | CLK__L1_I0/OUT           |   ^   | CLK__L1_N0  | BUF8X  | 0.499 |   0.723 |   -5.405 | 
     | CLK__L2_I0/IN            |   ^   | CLK__L1_N0  | BUF8X  | 0.004 |   0.728 |   -5.401 | 
     | CLK__L2_I0/OUT           |   ^   | CLK__L2_N0  | BUF8X  | 0.463 |   1.191 |   -4.938 | 
     | CLK__L3_I0/IN            |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.197 |   -4.932 | 
     | CLK__L3_I0/OUT           |   ^   | CLK__L3_N0  | BUF8X  | 0.462 |   1.659 |   -4.469 | 
     | CLK__L4_I1/IN            |   ^   | CLK__L3_N0  | BUF8X  | 0.002 |   1.660 |   -4.468 | 
     | CLK__L4_I1/OUT           |   ^   | CLK__L4_N1  | BUF8X  | 0.456 |   2.117 |   -4.011 | 
     | CLK__L5_I10/IN           |   ^   | CLK__L4_N1  | BUF8X  | 0.001 |   2.118 |   -4.010 | 
     | CLK__L5_I10/OUT          |   ^   | CLK__L5_N10 | BUF8X  | 0.588 |   2.706 |   -3.422 | 
     | MulCntrl_Op1_reg_11_/CLK |   ^   | CLK__L5_N10 | DFFRX1 | 0.011 |   2.717 |   -3.411 | 
     +--------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin u_mul_cntrl/Multi_datain2_reg_1_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain2_reg_1_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.732
- Setup                         0.614
+ Phase Shift                  15.000
= Required Time                17.118
- Arrival Time                 10.989
= Slack Time                    6.129
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.437
     = Beginpoint Arrival Time            0.637
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |            Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                            |        |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                       |        |       |   0.637 |    6.766 | 
     | FE_OFC837_RSTn/IN                  |   v   | RSTn                       | INVX4  | 0.000 |   0.637 |    6.766 | 
     | FE_OFC837_RSTn/OUT                 |   ^   | FE_OFN837_RSTn             | INVX4  | 0.420 |   1.057 |    7.186 | 
     | FE_OFC838_RSTn/IN                  |   ^   | FE_OFN837_RSTn             | INVX8  | 0.000 |   1.058 |    7.187 | 
     | FE_OFC838_RSTn/OUT                 |   v   | FE_OFN838_RSTn             | INVX8  | 0.875 |   1.933 |    8.062 | 
     | U1601/IN                           |   v   | FE_OFN838_RSTn             | INVX8  | 0.071 |   2.005 |    8.133 | 
     | U1601/OUT                          |   ^   | n1833                      | INVX8  | 1.080 |   3.084 |    9.213 | 
     | FE_OFC491_n1833/IN                 |   ^   | n1833                      | INVX1  | 0.011 |   3.095 |    9.224 | 
     | FE_OFC491_n1833/OUT                |   v   | FE_OFN491_n1833            | INVX1  | 1.100 |   4.195 |   10.323 | 
     | FE_OFC493_n1833/IN                 |   v   | FE_OFN491_n1833            | INVX8  | 0.000 |   4.195 |   10.324 | 
     | FE_OFC493_n1833/OUT                |   ^   | FE_OFN493_n1833            | INVX8  | 0.974 |   5.169 |   11.298 | 
     | u_mul_cntrl/U947/IN3               |   ^   | FE_OFN493_n1833            | AOI21  | 0.013 |   5.182 |   11.311 | 
     | u_mul_cntrl/U947/OUT               |   v   | u_mul_cntrl/n919           | AOI21  | 1.253 |   6.435 |   12.563 | 
     | u_mul_cntrl/U968/IN1               |   v   | u_mul_cntrl/n919           | NOR2X1 | 0.001 |   6.436 |   12.564 | 
     | u_mul_cntrl/U968/OUT               |   ^   | u_mul_cntrl/n922           | NOR2X1 | 0.632 |   7.068 |   13.197 | 
     | u_mul_cntrl/FE_OFC618_n922/IN      |   ^   | u_mul_cntrl/n922           | BUF4X  | 0.000 |   7.068 |   13.197 | 
     | u_mul_cntrl/FE_OFC618_n922/OUT     |   ^   | u_mul_cntrl/FE_OFN618_n922 | BUF4X  | 0.766 |   7.835 |   13.963 | 
     | u_mul_cntrl/U969/IN                |   ^   | u_mul_cntrl/FE_OFN618_n922 | INVX1  | 0.003 |   7.838 |   13.967 | 
     | u_mul_cntrl/U969/OUT               |   v   | u_mul_cntrl/n921           | INVX1  | 0.574 |   8.412 |   14.541 | 
     | u_mul_cntrl/U971/IN1               |   v   | u_mul_cntrl/n921           | NOR2X1 | 0.000 |   8.412 |   14.541 | 
     | u_mul_cntrl/U971/OUT               |   ^   | u_mul_cntrl/n937           | NOR2X1 | 0.381 |   8.793 |   14.922 | 
     | u_mul_cntrl/U295/IN                |   ^   | u_mul_cntrl/n937           | BUF4X  | 0.000 |   8.793 |   14.922 | 
     | u_mul_cntrl/U295/OUT               |   ^   | u_mul_cntrl/n203           | BUF4X  | 0.966 |   9.760 |   15.888 | 
     | u_mul_cntrl/U979/IN2               |   ^   | u_mul_cntrl/n203           | AOI22  | 0.006 |   9.766 |   15.894 | 
     | u_mul_cntrl/U979/OUT               |   v   | u_mul_cntrl/n929           | AOI22  | 0.542 |  10.308 |   16.437 | 
     | u_mul_cntrl/U143/IN                |   v   | u_mul_cntrl/n929           | INVX1  | 0.000 |  10.308 |   16.437 | 
     | u_mul_cntrl/U143/OUT               |   ^   | u_mul_cntrl/n135           | INVX1  | 0.681 |  10.989 |   17.117 | 
     | u_mul_cntrl/Multi_datain2_reg_1_/D |   ^   | u_mul_cntrl/n135           | DFFRX1 | 0.000 |  10.989 |   17.118 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.224
     = Beginpoint Arrival Time            0.224
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                      |       |             |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK         |        |       |   0.224 |   -5.905 | 
     | CLK__L1_I0/IN                        |   ^   | CLK         | BUF8X  | 0.000 |   0.224 |   -5.905 | 
     | CLK__L1_I0/OUT                       |   ^   | CLK__L1_N0  | BUF8X  | 0.499 |   0.723 |   -5.406 | 
     | CLK__L2_I0/IN                        |   ^   | CLK__L1_N0  | BUF8X  | 0.004 |   0.728 |   -5.401 | 
     | CLK__L2_I0/OUT                       |   ^   | CLK__L2_N0  | BUF8X  | 0.463 |   1.191 |   -4.938 | 
     | CLK__L3_I1/IN                        |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.197 |   -4.932 | 
     | CLK__L3_I1/OUT                       |   ^   | CLK__L3_N1  | BUF8X  | 0.422 |   1.618 |   -4.511 | 
     | CLK__L4_I7/IN                        |   ^   | CLK__L3_N1  | BUF8X  | 0.000 |   1.618 |   -4.511 | 
     | CLK__L4_I7/OUT                       |   ^   | CLK__L4_N7  | BUF8X  | 0.471 |   2.089 |   -4.040 | 
     | CLK__L5_I36/IN                       |   ^   | CLK__L4_N7  | BUF8X  | 0.005 |   2.094 |   -4.035 | 
     | CLK__L5_I36/OUT                      |   ^   | CLK__L5_N36 | BUF8X  | 0.628 |   2.722 |   -3.407 | 
     | u_mul_cntrl/Multi_datain2_reg_1_/CLK |   ^   | CLK__L5_N36 | DFFRX1 | 0.010 |   2.732 |   -3.397 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin MulCntrl_Op2_reg_6_/CLK 
Endpoint:   MulCntrl_Op2_reg_6_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                  (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.700
- Setup                         0.603
+ Phase Shift                  15.000
= Required Time                17.097
- Arrival Time                 10.963
= Slack Time                    6.134
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.437
     = Beginpoint Arrival Time            0.637
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                       |       |                  |        |       |  Time   |   Time   | 
     |-----------------------+-------+------------------+--------+-------+---------+----------| 
     | RSTn                  |   v   | RSTn             |        |       |   0.637 |    6.771 | 
     | FE_OFC837_RSTn/IN     |   v   | RSTn             | INVX4  | 0.000 |   0.637 |    6.771 | 
     | FE_OFC837_RSTn/OUT    |   ^   | FE_OFN837_RSTn   | INVX4  | 0.420 |   1.058 |    7.192 | 
     | FE_OFC838_RSTn/IN     |   ^   | FE_OFN837_RSTn   | INVX8  | 0.000 |   1.058 |    7.192 | 
     | FE_OFC838_RSTn/OUT    |   v   | FE_OFN838_RSTn   | INVX8  | 0.875 |   1.933 |    8.067 | 
     | U1601/IN              |   v   | FE_OFN838_RSTn   | INVX8  | 0.071 |   2.005 |    8.139 | 
     | U1601/OUT             |   ^   | n1833            | INVX8  | 1.080 |   3.084 |    9.218 | 
     | U2215/IN2             |   ^   | n1833            | NOR2X1 | 0.006 |   3.091 |    9.225 | 
     | U2215/OUT             |   v   | n2176            | NOR2X1 | 1.094 |   4.185 |   10.319 | 
     | FE_OFC1876_n2176/IN   |   v   | n2176            | BUF4X  | 0.001 |   4.186 |   10.320 | 
     | FE_OFC1876_n2176/OUT  |   v   | FE_OFN1876_n2176 | BUF4X  | 1.261 |   5.447 |   11.581 | 
     | U1769/IN              |   v   | FE_OFN1876_n2176 | INVX4  | 0.031 |   5.478 |   11.612 | 
     | U1769/OUT             |   ^   | n1828            | INVX4  | 0.459 |   5.937 |   12.071 | 
     | U1885/IN              |   ^   | n1828            | INVX4  | 0.000 |   5.937 |   12.071 | 
     | U1885/OUT             |   v   | n1827            | INVX4  | 1.070 |   7.008 |   13.142 | 
     | U2216/IN1             |   v   | n1827            | NOR2X1 | 0.003 |   7.011 |   13.145 | 
     | U2216/OUT             |   ^   | n2175            | NOR2X1 | 0.514 |   7.525 |   13.659 | 
     | FE_OFC533_n2175/IN    |   ^   | n2175            | BUF4X  | 0.000 |   7.525 |   13.659 | 
     | FE_OFC533_n2175/OUT   |   ^   | FE_OFN533_n2175  | BUF4X  | 0.801 |   8.326 |   14.460 | 
     | U1716/IN              |   ^   | FE_OFN533_n2175  | INVX4  | 0.001 |   8.327 |   14.461 | 
     | U1716/OUT             |   v   | n1826            | INVX4  | 0.286 |   8.614 |   14.748 | 
     | U1805/IN              |   v   | n1826            | INVX4  | 0.000 |   8.614 |   14.748 | 
     | U1805/OUT             |   ^   | n1825            | INVX4  | 1.042 |   9.655 |   15.790 | 
     | U2223/IN3             |   ^   | n1825            | AOI22  | 0.009 |   9.665 |   15.799 | 
     | U2223/OUT             |   v   | n2150            | AOI22  | 0.602 |  10.266 |   16.401 | 
     | U1633/IN              |   v   | n2150            | INVX1  | 0.000 |  10.267 |   16.401 | 
     | U1633/OUT             |   ^   | n577             | INVX1  | 0.696 |  10.963 |   17.097 | 
     | MulCntrl_Op2_reg_6_/D |   ^   | n577             | DFFRX1 | 0.000 |  10.963 |   17.097 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.224
     = Beginpoint Arrival Time            0.224
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                         |       |             |        |       |  Time   |   Time   | 
     |-------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                     |   ^   | CLK         |        |       |   0.224 |   -5.910 | 
     | CLK__L1_I0/IN           |   ^   | CLK         | BUF8X  | 0.000 |   0.224 |   -5.910 | 
     | CLK__L1_I0/OUT          |   ^   | CLK__L1_N0  | BUF8X  | 0.499 |   0.723 |   -5.411 | 
     | CLK__L2_I0/IN           |   ^   | CLK__L1_N0  | BUF8X  | 0.004 |   0.728 |   -5.407 | 
     | CLK__L2_I0/OUT          |   ^   | CLK__L2_N0  | BUF8X  | 0.463 |   1.191 |   -4.943 | 
     | CLK__L3_I1/IN           |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.197 |   -4.938 | 
     | CLK__L3_I1/OUT          |   ^   | CLK__L3_N1  | BUF8X  | 0.422 |   1.618 |   -4.516 | 
     | CLK__L4_I6/IN           |   ^   | CLK__L3_N1  | BUF8X  | 0.000 |   1.618 |   -4.516 | 
     | CLK__L4_I6/OUT          |   ^   | CLK__L4_N6  | BUF8X  | 0.447 |   2.065 |   -4.069 | 
     | CLK__L5_I31/IN          |   ^   | CLK__L4_N6  | BUF8X  | 0.002 |   2.067 |   -4.067 | 
     | CLK__L5_I31/OUT         |   ^   | CLK__L5_N31 | BUF8X  | 0.621 |   2.689 |   -3.445 | 
     | MulCntrl_Op2_reg_6_/CLK |   ^   | CLK__L5_N31 | DFFRX1 | 0.012 |   2.700 |   -3.434 | 
     +-------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin u_mul_cntrl/Multi_datain2_reg_7_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain2_reg_7_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.731
- Setup                         0.613
+ Phase Shift                  15.000
= Required Time                17.118
- Arrival Time                 10.980
= Slack Time                    6.138
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.437
     = Beginpoint Arrival Time            0.637
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |            Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                            |        |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                       |        |       |   0.637 |    6.775 | 
     | FE_OFC837_RSTn/IN                  |   v   | RSTn                       | INVX4  | 0.000 |   0.637 |    6.775 | 
     | FE_OFC837_RSTn/OUT                 |   ^   | FE_OFN837_RSTn             | INVX4  | 0.420 |   1.057 |    7.195 | 
     | FE_OFC838_RSTn/IN                  |   ^   | FE_OFN837_RSTn             | INVX8  | 0.000 |   1.058 |    7.196 | 
     | FE_OFC838_RSTn/OUT                 |   v   | FE_OFN838_RSTn             | INVX8  | 0.875 |   1.933 |    8.071 | 
     | U1601/IN                           |   v   | FE_OFN838_RSTn             | INVX8  | 0.071 |   2.005 |    8.142 | 
     | U1601/OUT                          |   ^   | n1833                      | INVX8  | 1.080 |   3.084 |    9.222 | 
     | FE_OFC491_n1833/IN                 |   ^   | n1833                      | INVX1  | 0.011 |   3.095 |    9.233 | 
     | FE_OFC491_n1833/OUT                |   v   | FE_OFN491_n1833            | INVX1  | 1.100 |   4.195 |   10.332 | 
     | FE_OFC493_n1833/IN                 |   v   | FE_OFN491_n1833            | INVX8  | 0.000 |   4.195 |   10.333 | 
     | FE_OFC493_n1833/OUT                |   ^   | FE_OFN493_n1833            | INVX8  | 0.974 |   5.169 |   11.307 | 
     | u_mul_cntrl/U947/IN3               |   ^   | FE_OFN493_n1833            | AOI21  | 0.013 |   5.182 |   11.320 | 
     | u_mul_cntrl/U947/OUT               |   v   | u_mul_cntrl/n919           | AOI21  | 1.253 |   6.435 |   12.572 | 
     | u_mul_cntrl/U968/IN1               |   v   | u_mul_cntrl/n919           | NOR2X1 | 0.001 |   6.436 |   12.573 | 
     | u_mul_cntrl/U968/OUT               |   ^   | u_mul_cntrl/n922           | NOR2X1 | 0.632 |   7.068 |   13.206 | 
     | u_mul_cntrl/FE_OFC618_n922/IN      |   ^   | u_mul_cntrl/n922           | BUF4X  | 0.000 |   7.068 |   13.206 | 
     | u_mul_cntrl/FE_OFC618_n922/OUT     |   ^   | u_mul_cntrl/FE_OFN618_n922 | BUF4X  | 0.766 |   7.835 |   13.972 | 
     | u_mul_cntrl/U969/IN                |   ^   | u_mul_cntrl/FE_OFN618_n922 | INVX1  | 0.003 |   7.838 |   13.976 | 
     | u_mul_cntrl/U969/OUT               |   v   | u_mul_cntrl/n921           | INVX1  | 0.574 |   8.412 |   14.550 | 
     | u_mul_cntrl/U971/IN1               |   v   | u_mul_cntrl/n921           | NOR2X1 | 0.000 |   8.412 |   14.550 | 
     | u_mul_cntrl/U971/OUT               |   ^   | u_mul_cntrl/n937           | NOR2X1 | 0.381 |   8.793 |   14.931 | 
     | u_mul_cntrl/U295/IN                |   ^   | u_mul_cntrl/n937           | BUF4X  | 0.000 |   8.793 |   14.931 | 
     | u_mul_cntrl/U295/OUT               |   ^   | u_mul_cntrl/n203           | BUF4X  | 0.966 |   9.760 |   15.898 | 
     | u_mul_cntrl/U973/IN2               |   ^   | u_mul_cntrl/n203           | AOI22  | 0.005 |   9.765 |   15.903 | 
     | u_mul_cntrl/U973/OUT               |   v   | u_mul_cntrl/n923           | AOI22  | 0.558 |  10.323 |   16.461 | 
     | u_mul_cntrl/U150/IN                |   v   | u_mul_cntrl/n923           | INVX1  | 0.000 |  10.324 |   16.461 | 
     | u_mul_cntrl/U150/OUT               |   ^   | u_mul_cntrl/n141           | INVX1  | 0.656 |  10.980 |   17.118 | 
     | u_mul_cntrl/Multi_datain2_reg_7_/D |   ^   | u_mul_cntrl/n141           | DFFRX1 | 0.000 |  10.980 |   17.118 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.224
     = Beginpoint Arrival Time            0.224
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                      |       |             |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK         |        |       |   0.224 |   -5.914 | 
     | CLK__L1_I0/IN                        |   ^   | CLK         | BUF8X  | 0.000 |   0.224 |   -5.914 | 
     | CLK__L1_I0/OUT                       |   ^   | CLK__L1_N0  | BUF8X  | 0.499 |   0.723 |   -5.415 | 
     | CLK__L2_I0/IN                        |   ^   | CLK__L1_N0  | BUF8X  | 0.004 |   0.728 |   -5.410 | 
     | CLK__L2_I0/OUT                       |   ^   | CLK__L2_N0  | BUF8X  | 0.463 |   1.191 |   -4.947 | 
     | CLK__L3_I1/IN                        |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.197 |   -4.941 | 
     | CLK__L3_I1/OUT                       |   ^   | CLK__L3_N1  | BUF8X  | 0.422 |   1.618 |   -4.520 | 
     | CLK__L4_I7/IN                        |   ^   | CLK__L3_N1  | BUF8X  | 0.000 |   1.618 |   -4.520 | 
     | CLK__L4_I7/OUT                       |   ^   | CLK__L4_N7  | BUF8X  | 0.471 |   2.089 |   -4.049 | 
     | CLK__L5_I36/IN                       |   ^   | CLK__L4_N7  | BUF8X  | 0.005 |   2.094 |   -4.044 | 
     | CLK__L5_I36/OUT                      |   ^   | CLK__L5_N36 | BUF8X  | 0.628 |   2.722 |   -3.416 | 
     | u_mul_cntrl/Multi_datain2_reg_7_/CLK |   ^   | CLK__L5_N36 | DFFRX1 | 0.009 |   2.731 |   -3.406 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin MulCntrl_Op1_reg_3_/CLK 
Endpoint:   MulCntrl_Op1_reg_3_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                  (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.760
- Setup                         0.643
+ Phase Shift                  15.000
= Required Time                17.116
- Arrival Time                 10.978
= Slack Time                    6.139
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.437
     = Beginpoint Arrival Time            0.637
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                       |       |                  |        |       |  Time   |   Time   | 
     |-----------------------+-------+------------------+--------+-------+---------+----------| 
     | RSTn                  |   v   | RSTn             |        |       |   0.637 |    6.776 | 
     | FE_OFC837_RSTn/IN     |   v   | RSTn             | INVX4  | 0.000 |   0.637 |    6.776 | 
     | FE_OFC837_RSTn/OUT    |   ^   | FE_OFN837_RSTn   | INVX4  | 0.420 |   1.058 |    7.196 | 
     | FE_OFC838_RSTn/IN     |   ^   | FE_OFN837_RSTn   | INVX8  | 0.000 |   1.058 |    7.197 | 
     | FE_OFC838_RSTn/OUT    |   v   | FE_OFN838_RSTn   | INVX8  | 0.875 |   1.933 |    8.072 | 
     | U1601/IN              |   v   | FE_OFN838_RSTn   | INVX8  | 0.071 |   2.005 |    8.143 | 
     | U1601/OUT             |   ^   | n1833            | INVX8  | 1.080 |   3.084 |    9.223 | 
     | U2215/IN2             |   ^   | n1833            | NOR2X1 | 0.006 |   3.091 |    9.229 | 
     | U2215/OUT             |   v   | n2176            | NOR2X1 | 1.094 |   4.185 |   10.323 | 
     | FE_OFC1876_n2176/IN   |   v   | n2176            | BUF4X  | 0.001 |   4.186 |   10.325 | 
     | FE_OFC1876_n2176/OUT  |   v   | FE_OFN1876_n2176 | BUF4X  | 1.261 |   5.447 |   11.586 | 
     | U1769/IN              |   v   | FE_OFN1876_n2176 | INVX4  | 0.031 |   5.478 |   11.617 | 
     | U1769/OUT             |   ^   | n1828            | INVX4  | 0.459 |   5.937 |   12.076 | 
     | U1885/IN              |   ^   | n1828            | INVX4  | 0.000 |   5.937 |   12.076 | 
     | U1885/OUT             |   v   | n1827            | INVX4  | 1.070 |   7.008 |   13.147 | 
     | U2216/IN1             |   v   | n1827            | NOR2X1 | 0.003 |   7.011 |   13.150 | 
     | U2216/OUT             |   ^   | n2175            | NOR2X1 | 0.514 |   7.525 |   13.664 | 
     | FE_OFC533_n2175/IN    |   ^   | n2175            | BUF4X  | 0.000 |   7.525 |   13.664 | 
     | FE_OFC533_n2175/OUT   |   ^   | FE_OFN533_n2175  | BUF4X  | 0.801 |   8.326 |   14.465 | 
     | U1716/IN              |   ^   | FE_OFN533_n2175  | INVX4  | 0.001 |   8.327 |   14.466 | 
     | U1716/OUT             |   v   | n1826            | INVX4  | 0.286 |   8.613 |   14.752 | 
     | U1805/IN              |   v   | n1826            | INVX4  | 0.000 |   8.614 |   14.752 | 
     | U1805/OUT             |   ^   | n1825            | INVX4  | 1.042 |   9.655 |   15.794 | 
     | U2236/IN3             |   ^   | n1825            | AOI22  | 0.002 |   9.657 |   15.796 | 
     | U2236/OUT             |   v   | n2163            | AOI22  | 0.583 |  10.240 |   16.379 | 
     | U1646/IN              |   v   | n2163            | INVX1  | 0.000 |  10.240 |   16.379 | 
     | U1646/OUT             |   ^   | n564             | INVX1  | 0.737 |  10.977 |   17.116 | 
     | MulCntrl_Op1_reg_3_/D |   ^   | n564             | DFFRX1 | 0.000 |  10.978 |   17.116 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.224
     = Beginpoint Arrival Time            0.224
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                         |       |             |        |       |  Time   |   Time   | 
     |-------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                     |   ^   | CLK         |        |       |   0.224 |   -5.915 | 
     | CLK__L1_I0/IN           |   ^   | CLK         | BUF8X  | 0.000 |   0.224 |   -5.915 | 
     | CLK__L1_I0/OUT          |   ^   | CLK__L1_N0  | BUF8X  | 0.499 |   0.723 |   -5.416 | 
     | CLK__L2_I0/IN           |   ^   | CLK__L1_N0  | BUF8X  | 0.004 |   0.727 |   -5.411 | 
     | CLK__L2_I0/OUT          |   ^   | CLK__L2_N0  | BUF8X  | 0.463 |   1.191 |   -4.948 | 
     | CLK__L3_I3/IN           |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.196 |   -4.942 | 
     | CLK__L3_I3/OUT          |   ^   | CLK__L3_N3  | BUF8X  | 0.454 |   1.650 |   -4.489 | 
     | CLK__L4_I13/IN          |   ^   | CLK__L3_N3  | BUF8X  | 0.002 |   1.652 |   -4.487 | 
     | CLK__L4_I13/OUT         |   ^   | CLK__L4_N13 | BUF8X  | 0.488 |   2.139 |   -3.999 | 
     | CLK__L5_I61/IN          |   ^   | CLK__L4_N13 | BUF8X  | 0.006 |   2.145 |   -3.994 | 
     | CLK__L5_I61/OUT         |   ^   | CLK__L5_N61 | BUF8X  | 0.608 |   2.753 |   -3.386 | 
     | MulCntrl_Op1_reg_3_/CLK |   ^   | CLK__L5_N61 | DFFRX1 | 0.007 |   2.760 |   -3.379 | 
     +-------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin u_mul_cntrl/Multi_datain1_reg_3_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain1_reg_3_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.744
- Setup                         0.607
+ Phase Shift                  15.000
= Required Time                17.136
- Arrival Time                 10.997
= Slack Time                    6.139
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.437
     = Beginpoint Arrival Time            0.637
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |            Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                            |        |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                       |        |       |   0.637 |    6.776 | 
     | FE_OFC837_RSTn/IN                  |   v   | RSTn                       | INVX4  | 0.000 |   0.637 |    6.776 | 
     | FE_OFC837_RSTn/OUT                 |   ^   | FE_OFN837_RSTn             | INVX4  | 0.420 |   1.057 |    7.196 | 
     | FE_OFC838_RSTn/IN                  |   ^   | FE_OFN837_RSTn             | INVX8  | 0.000 |   1.058 |    7.197 | 
     | FE_OFC838_RSTn/OUT                 |   v   | FE_OFN838_RSTn             | INVX8  | 0.875 |   1.933 |    8.072 | 
     | U1601/IN                           |   v   | FE_OFN838_RSTn             | INVX8  | 0.071 |   2.005 |    8.144 | 
     | U1601/OUT                          |   ^   | n1833                      | INVX8  | 1.080 |   3.084 |    9.223 | 
     | FE_OFC491_n1833/IN                 |   ^   | n1833                      | INVX1  | 0.011 |   3.095 |    9.234 | 
     | FE_OFC491_n1833/OUT                |   v   | FE_OFN491_n1833            | INVX1  | 1.100 |   4.195 |   10.334 | 
     | FE_OFC493_n1833/IN                 |   v   | FE_OFN491_n1833            | INVX8  | 0.000 |   4.195 |   10.334 | 
     | FE_OFC493_n1833/OUT                |   ^   | FE_OFN493_n1833            | INVX8  | 0.974 |   5.169 |   11.308 | 
     | u_mul_cntrl/U947/IN3               |   ^   | FE_OFN493_n1833            | AOI21  | 0.013 |   5.182 |   11.321 | 
     | u_mul_cntrl/U947/OUT               |   v   | u_mul_cntrl/n919           | AOI21  | 1.253 |   6.435 |   12.574 | 
     | u_mul_cntrl/U968/IN1               |   v   | u_mul_cntrl/n919           | NOR2X1 | 0.001 |   6.436 |   12.575 | 
     | u_mul_cntrl/U968/OUT               |   ^   | u_mul_cntrl/n922           | NOR2X1 | 0.632 |   7.068 |   13.207 | 
     | u_mul_cntrl/FE_OFC618_n922/IN      |   ^   | u_mul_cntrl/n922           | BUF4X  | 0.000 |   7.068 |   13.207 | 
     | u_mul_cntrl/FE_OFC618_n922/OUT     |   ^   | u_mul_cntrl/FE_OFN618_n922 | BUF4X  | 0.766 |   7.835 |   13.974 | 
     | u_mul_cntrl/U969/IN                |   ^   | u_mul_cntrl/FE_OFN618_n922 | INVX1  | 0.003 |   7.838 |   13.977 | 
     | u_mul_cntrl/U969/OUT               |   v   | u_mul_cntrl/n921           | INVX1  | 0.574 |   8.412 |   14.551 | 
     | u_mul_cntrl/U971/IN1               |   v   | u_mul_cntrl/n921           | NOR2X1 | 0.000 |   8.412 |   14.551 | 
     | u_mul_cntrl/U971/OUT               |   ^   | u_mul_cntrl/n937           | NOR2X1 | 0.381 |   8.793 |   14.932 | 
     | u_mul_cntrl/U295/IN                |   ^   | u_mul_cntrl/n937           | BUF4X  | 0.000 |   8.793 |   14.932 | 
     | u_mul_cntrl/U295/OUT               |   ^   | u_mul_cntrl/n203           | BUF4X  | 0.966 |   9.760 |   15.899 | 
     | u_mul_cntrl/U983/IN2               |   ^   | u_mul_cntrl/n203           | AOI22  | 0.008 |   9.767 |   15.906 | 
     | u_mul_cntrl/U983/OUT               |   v   | u_mul_cntrl/n933           | AOI22  | 0.573 |  10.340 |   16.479 | 
     | u_mul_cntrl/U136/IN                |   v   | u_mul_cntrl/n933           | INVX1  | 0.000 |  10.341 |   16.479 | 
     | u_mul_cntrl/U136/OUT               |   ^   | u_mul_cntrl/n131           | INVX1  | 0.657 |  10.997 |   17.136 | 
     | u_mul_cntrl/Multi_datain1_reg_3_/D |   ^   | u_mul_cntrl/n131           | DFFRX1 | 0.000 |  10.997 |   17.136 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.224
     = Beginpoint Arrival Time            0.224
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                      |       |             |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK         |        |       |   0.224 |   -5.915 | 
     | CLK__L1_I0/IN                        |   ^   | CLK         | BUF8X  | 0.000 |   0.224 |   -5.915 | 
     | CLK__L1_I0/OUT                       |   ^   | CLK__L1_N0  | BUF8X  | 0.499 |   0.723 |   -5.416 | 
     | CLK__L2_I0/IN                        |   ^   | CLK__L1_N0  | BUF8X  | 0.004 |   0.727 |   -5.411 | 
     | CLK__L2_I0/OUT                       |   ^   | CLK__L2_N0  | BUF8X  | 0.463 |   1.191 |   -4.948 | 
     | CLK__L3_I3/IN                        |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.196 |   -4.943 | 
     | CLK__L3_I3/OUT                       |   ^   | CLK__L3_N3  | BUF8X  | 0.454 |   1.650 |   -4.489 | 
     | CLK__L4_I13/IN                       |   ^   | CLK__L3_N3  | BUF8X  | 0.002 |   1.652 |   -4.487 | 
     | CLK__L4_I13/OUT                      |   ^   | CLK__L4_N13 | BUF8X  | 0.488 |   2.139 |   -4.000 | 
     | CLK__L5_I66/IN                       |   ^   | CLK__L4_N13 | BUF8X  | 0.007 |   2.146 |   -3.993 | 
     | CLK__L5_I66/OUT                      |   ^   | CLK__L5_N66 | BUF8X  | 0.593 |   2.739 |   -3.400 | 
     | u_mul_cntrl/Multi_datain1_reg_3_/CLK |   ^   | CLK__L5_N66 | DFFRX1 | 0.004 |   2.744 |   -3.395 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin MulCntrl_Op2_reg_2_/CLK 
Endpoint:   MulCntrl_Op2_reg_2_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                  (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.694
- Setup                         0.627
+ Phase Shift                  15.000
= Required Time                17.067
- Arrival Time                 10.920
= Slack Time                    6.147
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.437
     = Beginpoint Arrival Time            0.637
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                       |       |                  |        |       |  Time   |   Time   | 
     |-----------------------+-------+------------------+--------+-------+---------+----------| 
     | RSTn                  |   v   | RSTn             |        |       |   0.637 |    6.784 | 
     | FE_OFC837_RSTn/IN     |   v   | RSTn             | INVX4  | 0.000 |   0.637 |    6.784 | 
     | FE_OFC837_RSTn/OUT    |   ^   | FE_OFN837_RSTn   | INVX4  | 0.420 |   1.058 |    7.204 | 
     | FE_OFC838_RSTn/IN     |   ^   | FE_OFN837_RSTn   | INVX8  | 0.000 |   1.058 |    7.205 | 
     | FE_OFC838_RSTn/OUT    |   v   | FE_OFN838_RSTn   | INVX8  | 0.875 |   1.933 |    8.080 | 
     | U1601/IN              |   v   | FE_OFN838_RSTn   | INVX8  | 0.071 |   2.005 |    8.152 | 
     | U1601/OUT             |   ^   | n1833            | INVX8  | 1.080 |   3.084 |    9.231 | 
     | U2215/IN2             |   ^   | n1833            | NOR2X1 | 0.006 |   3.091 |    9.238 | 
     | U2215/OUT             |   v   | n2176            | NOR2X1 | 1.094 |   4.185 |   10.332 | 
     | FE_OFC1876_n2176/IN   |   v   | n2176            | BUF4X  | 0.001 |   4.186 |   10.333 | 
     | FE_OFC1876_n2176/OUT  |   v   | FE_OFN1876_n2176 | BUF4X  | 1.261 |   5.447 |   11.594 | 
     | U1769/IN              |   v   | FE_OFN1876_n2176 | INVX4  | 0.031 |   5.478 |   11.625 | 
     | U1769/OUT             |   ^   | n1828            | INVX4  | 0.459 |   5.937 |   12.084 | 
     | U1885/IN              |   ^   | n1828            | INVX4  | 0.000 |   5.937 |   12.084 | 
     | U1885/OUT             |   v   | n1827            | INVX4  | 1.070 |   7.008 |   13.155 | 
     | U2216/IN1             |   v   | n1827            | NOR2X1 | 0.003 |   7.011 |   13.158 | 
     | U2216/OUT             |   ^   | n2175            | NOR2X1 | 0.514 |   7.525 |   13.672 | 
     | FE_OFC533_n2175/IN    |   ^   | n2175            | BUF4X  | 0.000 |   7.525 |   13.672 | 
     | FE_OFC533_n2175/OUT   |   ^   | FE_OFN533_n2175  | BUF4X  | 0.801 |   8.326 |   14.473 | 
     | U1716/IN              |   ^   | FE_OFN533_n2175  | INVX4  | 0.001 |   8.327 |   14.474 | 
     | U1716/OUT             |   v   | n1826            | INVX4  | 0.286 |   8.613 |   14.760 | 
     | U1805/IN              |   v   | n1826            | INVX4  | 0.000 |   8.614 |   14.761 | 
     | U1805/OUT             |   ^   | n1825            | INVX4  | 1.042 |   9.655 |   15.802 | 
     | U2219/IN3             |   ^   | n1825            | AOI22  | 0.009 |   9.665 |   15.811 | 
     | U2219/OUT             |   v   | n2146            | AOI22  | 0.586 |  10.250 |   16.397 | 
     | U1639/IN              |   v   | n2146            | INVX1  | 0.000 |  10.250 |   16.397 | 
     | U1639/OUT             |   ^   | n581             | INVX1  | 0.670 |  10.920 |   17.067 | 
     | MulCntrl_Op2_reg_2_/D |   ^   | n581             | DFFRX1 | 0.001 |  10.920 |   17.067 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.224
     = Beginpoint Arrival Time            0.224
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                         |       |             |        |       |  Time   |   Time   | 
     |-------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                     |   ^   | CLK         |        |       |   0.224 |   -5.923 | 
     | CLK__L1_I0/IN           |   ^   | CLK         | BUF8X  | 0.000 |   0.224 |   -5.923 | 
     | CLK__L1_I0/OUT          |   ^   | CLK__L1_N0  | BUF8X  | 0.499 |   0.723 |   -5.424 | 
     | CLK__L2_I0/IN           |   ^   | CLK__L1_N0  | BUF8X  | 0.004 |   0.728 |   -5.419 | 
     | CLK__L2_I0/OUT          |   ^   | CLK__L2_N0  | BUF8X  | 0.463 |   1.191 |   -4.956 | 
     | CLK__L3_I1/IN           |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.197 |   -4.950 | 
     | CLK__L3_I1/OUT          |   ^   | CLK__L3_N1  | BUF8X  | 0.422 |   1.618 |   -4.529 | 
     | CLK__L4_I6/IN           |   ^   | CLK__L3_N1  | BUF8X  | 0.000 |   1.618 |   -4.529 | 
     | CLK__L4_I6/OUT          |   ^   | CLK__L4_N6  | BUF8X  | 0.447 |   2.065 |   -4.082 | 
     | CLK__L5_I32/IN          |   ^   | CLK__L4_N6  | BUF8X  | 0.002 |   2.067 |   -4.080 | 
     | CLK__L5_I32/OUT         |   ^   | CLK__L5_N32 | BUF8X  | 0.619 |   2.686 |   -3.461 | 
     | MulCntrl_Op2_reg_2_/CLK |   ^   | CLK__L5_N32 | DFFRX1 | 0.009 |   2.694 |   -3.452 | 
     +-------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin u_mul_cntrl/Multi_datain1_reg_1_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain1_reg_1_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.744
- Setup                         0.629
+ Phase Shift                  15.000
= Required Time                17.115
- Arrival Time                 10.968
= Slack Time                    6.148
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.437
     = Beginpoint Arrival Time            0.637
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |            Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                            |        |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                       |        |       |   0.637 |    6.785 | 
     | FE_OFC837_RSTn/IN                  |   v   | RSTn                       | INVX4  | 0.000 |   0.637 |    6.785 | 
     | FE_OFC837_RSTn/OUT                 |   ^   | FE_OFN837_RSTn             | INVX4  | 0.420 |   1.057 |    7.205 | 
     | FE_OFC838_RSTn/IN                  |   ^   | FE_OFN837_RSTn             | INVX8  | 0.000 |   1.058 |    7.206 | 
     | FE_OFC838_RSTn/OUT                 |   v   | FE_OFN838_RSTn             | INVX8  | 0.875 |   1.933 |    8.081 | 
     | U1601/IN                           |   v   | FE_OFN838_RSTn             | INVX8  | 0.071 |   2.005 |    8.152 | 
     | U1601/OUT                          |   ^   | n1833                      | INVX8  | 1.080 |   3.084 |    9.232 | 
     | FE_OFC491_n1833/IN                 |   ^   | n1833                      | INVX1  | 0.011 |   3.095 |    9.243 | 
     | FE_OFC491_n1833/OUT                |   v   | FE_OFN491_n1833            | INVX1  | 1.100 |   4.195 |   10.342 | 
     | FE_OFC493_n1833/IN                 |   v   | FE_OFN491_n1833            | INVX8  | 0.000 |   4.195 |   10.343 | 
     | FE_OFC493_n1833/OUT                |   ^   | FE_OFN493_n1833            | INVX8  | 0.974 |   5.169 |   11.317 | 
     | u_mul_cntrl/U947/IN3               |   ^   | FE_OFN493_n1833            | AOI21  | 0.013 |   5.182 |   11.330 | 
     | u_mul_cntrl/U947/OUT               |   v   | u_mul_cntrl/n919           | AOI21  | 1.253 |   6.435 |   12.582 | 
     | u_mul_cntrl/U968/IN1               |   v   | u_mul_cntrl/n919           | NOR2X1 | 0.001 |   6.436 |   12.583 | 
     | u_mul_cntrl/U968/OUT               |   ^   | u_mul_cntrl/n922           | NOR2X1 | 0.632 |   7.068 |   13.216 | 
     | u_mul_cntrl/FE_OFC618_n922/IN      |   ^   | u_mul_cntrl/n922           | BUF4X  | 0.000 |   7.068 |   13.216 | 
     | u_mul_cntrl/FE_OFC618_n922/OUT     |   ^   | u_mul_cntrl/FE_OFN618_n922 | BUF4X  | 0.766 |   7.835 |   13.982 | 
     | u_mul_cntrl/U969/IN                |   ^   | u_mul_cntrl/FE_OFN618_n922 | INVX1  | 0.003 |   7.838 |   13.986 | 
     | u_mul_cntrl/U969/OUT               |   v   | u_mul_cntrl/n921           | INVX1  | 0.574 |   8.412 |   14.560 | 
     | u_mul_cntrl/U971/IN1               |   v   | u_mul_cntrl/n921           | NOR2X1 | 0.000 |   8.412 |   14.560 | 
     | u_mul_cntrl/U971/OUT               |   ^   | u_mul_cntrl/n937           | NOR2X1 | 0.381 |   8.793 |   14.941 | 
     | u_mul_cntrl/U295/IN                |   ^   | u_mul_cntrl/n937           | BUF4X  | 0.000 |   8.793 |   14.941 | 
     | u_mul_cntrl/U295/OUT               |   ^   | u_mul_cntrl/n203           | BUF4X  | 0.966 |   9.760 |   15.907 | 
     | u_mul_cntrl/U985/IN2               |   ^   | u_mul_cntrl/n203           | AOI22  | 0.008 |   9.768 |   15.916 | 
     | u_mul_cntrl/U985/OUT               |   v   | u_mul_cntrl/n935           | AOI22  | 0.547 |  10.315 |   16.463 | 
     | u_mul_cntrl/U148/IN                |   v   | u_mul_cntrl/n935           | INVX1  | 0.000 |  10.315 |   16.463 | 
     | u_mul_cntrl/U148/OUT               |   ^   | u_mul_cntrl/n129           | INVX1  | 0.652 |  10.967 |   17.115 | 
     | u_mul_cntrl/Multi_datain1_reg_1_/D |   ^   | u_mul_cntrl/n129           | DFFRX1 | 0.000 |  10.968 |   17.115 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.224
     = Beginpoint Arrival Time            0.224
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                      |       |             |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK         |        |       |   0.224 |   -5.924 | 
     | CLK__L1_I0/IN                        |   ^   | CLK         | BUF8X  | 0.000 |   0.224 |   -5.924 | 
     | CLK__L1_I0/OUT                       |   ^   | CLK__L1_N0  | BUF8X  | 0.499 |   0.723 |   -5.425 | 
     | CLK__L2_I0/IN                        |   ^   | CLK__L1_N0  | BUF8X  | 0.004 |   0.728 |   -5.420 | 
     | CLK__L2_I0/OUT                       |   ^   | CLK__L2_N0  | BUF8X  | 0.463 |   1.191 |   -4.957 | 
     | CLK__L3_I3/IN                        |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.196 |   -4.951 | 
     | CLK__L3_I3/OUT                       |   ^   | CLK__L3_N3  | BUF8X  | 0.454 |   1.650 |   -4.498 | 
     | CLK__L4_I13/IN                       |   ^   | CLK__L3_N3  | BUF8X  | 0.002 |   1.652 |   -4.496 | 
     | CLK__L4_I13/OUT                      |   ^   | CLK__L4_N13 | BUF8X  | 0.488 |   2.139 |   -4.008 | 
     | CLK__L5_I66/IN                       |   ^   | CLK__L4_N13 | BUF8X  | 0.007 |   2.146 |   -4.002 | 
     | CLK__L5_I66/OUT                      |   ^   | CLK__L5_N66 | BUF8X  | 0.593 |   2.739 |   -3.408 | 
     | u_mul_cntrl/Multi_datain1_reg_1_/CLK |   ^   | CLK__L5_N66 | DFFRX1 | 0.005 |   2.744 |   -3.404 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin u_adder_cntrl/Final_Exponent_reg_reg_5_/CLK 
Endpoint:   u_adder_cntrl/Final_Exponent_reg_reg_5_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                      (^) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.717
- Setup                         0.725
+ Phase Shift                  15.000
= Required Time                16.992
- Arrival Time                 10.839
= Slack Time                    6.153
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.321
     = Beginpoint Arrival Time            0.521
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |              Net              |  Cell   | Delay | Arrival | Required | 
     |                                           |       |                               |         |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------------------------+---------+-------+---------+----------| 
     | RSTn                                      |   ^   | RSTn                          |         |       |   0.521 |    6.675 | 
     | FE_OFC837_RSTn/IN                         |   ^   | RSTn                          | INVX4   | 0.000 |   0.522 |    6.675 | 
     | FE_OFC837_RSTn/OUT                        |   v   | FE_OFN837_RSTn                | INVX4   | 0.342 |   0.863 |    7.017 | 
     | FE_OFC838_RSTn/IN                         |   v   | FE_OFN837_RSTn                | INVX8   | 0.001 |   0.864 |    7.017 | 
     | FE_OFC838_RSTn/OUT                        |   ^   | FE_OFN838_RSTn                | INVX8   | 0.824 |   1.688 |    7.841 | 
     | U1601/IN                                  |   ^   | FE_OFN838_RSTn                | INVX8   | 0.072 |   1.760 |    7.913 | 
     | U1601/OUT                                 |   v   | n1833                         | INVX8   | 1.070 |   2.829 |    8.983 | 
     | FE_OFC490_n1833/IN                        |   v   | n1833                         | INVX4   | 0.011 |   2.840 |    8.993 | 
     | FE_OFC490_n1833/OUT                       |   ^   | FE_OFN490_n1833               | INVX4   | 0.488 |   3.328 |    9.481 | 
     | FE_OFC492_n1833/IN                        |   ^   | FE_OFN490_n1833               | INVX4   | 0.000 |   3.328 |    9.481 | 
     | FE_OFC492_n1833/OUT                       |   v   | FE_OFN492_n1833               | INVX4   | 0.944 |   4.272 |   10.425 | 
     | u_adder_cntrl/U469/IN                     |   v   | FE_OFN492_n1833               | INVX4   | 0.014 |   4.286 |   10.439 | 
     | u_adder_cntrl/U469/OUT                    |   ^   | u_adder_cntrl/n285            | INVX4   | 1.359 |   5.644 |   11.798 | 
     | u_adder_cntrl/U715/IN1                    |   ^   | u_adder_cntrl/n285            | NAND2X1 | 0.004 |   5.648 |   11.802 | 
     | u_adder_cntrl/U715/OUT                    |   v   | u_adder_cntrl/n1146           | NAND2X1 | 0.532 |   6.180 |   12.334 | 
     | u_adder_cntrl/FE_OFC571_n1146/IN          |   v   | u_adder_cntrl/n1146           | BUF4X   | 0.000 |   6.180 |   12.334 | 
     | u_adder_cntrl/FE_OFC571_n1146/OUT         |   v   | u_adder_cntrl/FE_OFN571_n1146 | BUF4X   | 0.926 |   7.106 |   13.260 | 
     | u_adder_cntrl/U870/IN                     |   v   | u_adder_cntrl/FE_OFN571_n1146 | INVX4   | 0.006 |   7.112 |   13.265 | 
     | u_adder_cntrl/U870/OUT                    |   ^   | u_adder_cntrl/n823            | INVX4   | 0.728 |   7.840 |   13.993 | 
     | u_adder_cntrl/U203/IN1                    |   ^   | u_adder_cntrl/n823            | NAND2X1 | 0.001 |   7.840 |   13.993 | 
     | u_adder_cntrl/U203/OUT                    |   v   | u_adder_cntrl/n580            | NAND2X1 | 0.488 |   8.328 |   14.481 | 
     | u_adder_cntrl/U626/IN1                    |   v   | u_adder_cntrl/n580            | NANDX2  | 0.000 |   8.328 |   14.481 | 
     | u_adder_cntrl/U626/OUT                    |   ^   | u_adder_cntrl/n647            | NANDX2  | 0.950 |   9.278 |   15.431 | 
     | u_adder_cntrl/U25/IN2                     |   ^   | u_adder_cntrl/n647            | AOI22   | 0.006 |   9.284 |   15.437 | 
     | u_adder_cntrl/U25/OUT                     |   v   | u_adder_cntrl/n17             | AOI22   | 0.675 |   9.959 |   16.113 | 
     | u_adder_cntrl/U28/IN1                     |   v   | u_adder_cntrl/n17             | NAND3X1 | 0.000 |   9.959 |   16.113 | 
     | u_adder_cntrl/U28/OUT                     |   ^   | u_adder_cntrl/n1099           | NAND3X1 | 0.879 |  10.839 |   16.992 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_5_/D |   ^   | u_adder_cntrl/n1099           | DFFRX1  | 0.000 |  10.839 |   16.992 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.224
     = Beginpoint Arrival Time            0.224
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                                             |       |            |        |       |  Time   |   Time   | 
     |---------------------------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK        |        |       |   0.224 |   -5.930 | 
     | CLK__L1_I0/IN                               |   ^   | CLK        | BUF8X  | 0.000 |   0.224 |   -5.929 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0 | BUF8X  | 0.499 |   0.723 |   -5.430 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0 | BUF8X  | 0.004 |   0.727 |   -5.426 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0 | BUF8X  | 0.463 |   1.191 |   -4.963 | 
     | CLK__L3_I0/IN                               |   ^   | CLK__L2_N0 | BUF8X  | 0.006 |   1.196 |   -4.957 | 
     | CLK__L3_I0/OUT                              |   ^   | CLK__L3_N0 | BUF8X  | 0.462 |   1.659 |   -4.495 | 
     | CLK__L4_I1/IN                               |   ^   | CLK__L3_N0 | BUF8X  | 0.002 |   1.660 |   -4.493 | 
     | CLK__L4_I1/OUT                              |   ^   | CLK__L4_N1 | BUF8X  | 0.456 |   2.117 |   -4.037 | 
     | CLK__L5_I4/IN                               |   ^   | CLK__L4_N1 | BUF8X  | 0.001 |   2.118 |   -4.035 | 
     | CLK__L5_I4/OUT                              |   ^   | CLK__L5_N4 | BUF8X  | 0.597 |   2.715 |   -3.438 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_5_/CLK |   ^   | CLK__L5_N4 | DFFRX1 | 0.002 |   2.717 |   -3.436 | 
     +--------------------------------------------------------------------------------------------------------+ 

