IS_FPGA_MAXIMUS_DC,FUNC_0
MP1_SMN_C2PMSG_83,VAR_0
REG_READ,FUNC_1
VBIOSSMC_MSG_SetDispclkFreq,VAR_1
rv1_vbios_smu_send_msg_with_param,FUNC_2
stub1,FUNC_3
stub2,FUNC_4
rv1_vbios_smu_set_dispclk,FUNC_5
clk_mgr,VAR_2
requested_dispclk_khz,VAR_3
actual_dispclk_set_mhz,VAR_4
core_dc,VAR_5
dmcu,VAR_6
