Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/jay/Repos/AMD/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Single_Cycle_behav xil_defaultlib.tb_Single_Cycle xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 32 differs from formal bit length 1 for port 'cin' [/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sources_1/new/PC_Plus_4.sv:13]
WARNING: [VRFC 10-9543] actual bit length 32 differs from formal bit length 1 for port 'cin' [/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sources_1/new/ALU.sv:48]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 32 for port 'ResultSrc' [/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sources_1/new/Core_Datapath.v:84]
WARNING: [VRFC 10-3823] variable 'Overflow' might have multiple concurrent drivers [/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sources_1/new/ALU.sv:122]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
