Analysis & Synthesis report for inv
Mon Oct 14 15:47:55 2013
Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Registers Removed During Synthesis
  8. General Register Statistics
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                           ;
+-----------------------------+------------------------------------------+
; Analysis & Synthesis Status ; Successful - Mon Oct 14 15:47:55 2013    ;
; Quartus II Version          ; 7.2 Build 151 09/26/2007 SJ Full Version ;
; Revision Name               ; inv                                      ;
; Top-level Entity Name       ; inv                                      ;
; Family                      ; MAX II                                   ;
; Total logic elements        ; 204                                      ;
; Total pins                  ; 69                                       ;
; Total virtual pins          ; 0                                        ;
; Total memory bits           ; 0                                        ;
; DSP block 9-bit elements    ; 0                                        ;
; Total PLLs                  ; 0                                        ;
; Total DLLs                  ; 0                                        ;
+-----------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                         ; Setting            ; Default Value      ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                         ; EPM240T100I5       ;                    ;
; Top-level entity name                                                          ; inv                ; inv                ;
; Family name                                                                    ; MAX II             ; Stratix II         ;
; Use Generated Physical Constraints File                                        ; Off                ;                    ;
; Use smart compilation                                                          ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation                            ; 1                  ; 1                  ;
; Restructure Multiplexers                                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                            ; Off                ; Off                ;
; Preserve fewer node names                                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                      ; Off                ; Off                ;
; Verilog Version                                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                                       ; Auto               ; Auto               ;
; Safe State Machine                                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                                              ; Off                ; Off                ;
; Add Pass-Through Logic to Inferred RAMs                                        ; On                 ; On                 ;
; Parallel Synthesis                                                             ; Off                ; Off                ;
; NOT Gate Push-Back                                                             ; On                 ; On                 ;
; Power-Up Don't Care                                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                 ; Off                ; Off                ;
; Optimization Technique -- MAX II                                               ; Balanced           ; Balanced           ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II/Cyclone III ; 70                 ; 70                 ;
; Auto Carry Chains                                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                          ; Off                ; Off                ;
; Perform gate-level register retiming                                           ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax                         ; On                 ; On                 ;
; Auto Shift Register Replacement                                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                  ; On                 ; On                 ;
; Allow Synchronous Control Signals                                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                         ; Off                ; Off                ;
; Auto Resource Sharing                                                          ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives                              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                             ; Off                ; Off                ;
; Retiming Meta-Stability Register Sequence Length                               ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                           ; On                 ; On                 ;
; Block Design Naming                                                            ; Auto               ; Auto               ;
+--------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                     ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                     ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------+
; inv.bdf                          ; yes             ; User Block Diagram/Schematic File  ; F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/inv.bdf        ;
; ENINVPWM.vhd                     ; yes             ; User VHDL File                     ; F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ENINVPWM.vhd   ;
; and4sync.vhd                     ; yes             ; User VHDL File                     ; F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/and4sync.vhd   ;
; ILIMIT50US.vhd                   ; yes             ; User VHDL File                     ; F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd ;
; signalsync.vhd                   ; yes             ; User VHDL File                     ; F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/signalsync.vhd ;
; Filter10us.vhd                   ; yes             ; User VHDL File                     ; F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/Filter10us.vhd ;
; Filter1us.vhd                    ; yes             ; User VHDL File                     ; F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/Filter1us.vhd  ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 204   ;
;     -- Combinational with no register       ; 67    ;
;     -- Register only                        ; 36    ;
;     -- Combinational with a register        ; 101   ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 44    ;
;     -- 3 input functions                    ; 63    ;
;     -- 2 input functions                    ; 46    ;
;     -- 1 input functions                    ; 7     ;
;     -- 0 input functions                    ; 8     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 172   ;
;     -- arithmetic mode                      ; 32    ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 9     ;
;     -- asynchronous clear/load mode         ; 8     ;
;                                             ;       ;
; Total registers                             ; 137   ;
; Total logic cells in carry chains           ; 40    ;
; I/O pins                                    ; 69    ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 129   ;
; Total fan-out                               ; 694   ;
; Average fan-out                             ; 2.54  ;
+---------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                       ;
+----------------------------+-------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name    ; Library Name ;
+----------------------------+-------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------+--------------+
; |inv                       ; 204 (9)     ; 137          ; 0           ; 0            ; 0       ; 0         ; 0         ; 69   ; 0            ; 67 (1)       ; 36 (0)            ; 101 (8)          ; 40 (0)          ; 0 (0)      ; |inv                   ; work         ;
;    |ENINVPWM:inst1|        ; 3 (3)       ; 3            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |inv|ENINVPWM:inst1    ; work         ;
;    |ENINVPWM:inst2|        ; 3 (3)       ; 3            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |inv|ENINVPWM:inst2    ; work         ;
;    |ENINVPWM:inst3|        ; 3 (3)       ; 3            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |inv|ENINVPWM:inst3    ; work         ;
;    |ENINVPWM:inst4|        ; 3 (3)       ; 3            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |inv|ENINVPWM:inst4    ; work         ;
;    |ENINVPWM:inst5|        ; 3 (3)       ; 3            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |inv|ENINVPWM:inst5    ; work         ;
;    |ENINVPWM:inst|         ; 3 (3)       ; 3            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |inv|ENINVPWM:inst     ; work         ;
;    |Filter10us:inst30|     ; 16 (16)     ; 12           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 3 (3)             ; 9 (9)            ; 7 (7)           ; 0 (0)      ; |inv|Filter10us:inst30 ; work         ;
;    |Filter1us:inst42|      ; 19 (19)     ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (10)      ; 3 (3)             ; 6 (6)            ; 4 (4)           ; 0 (0)      ; |inv|Filter1us:inst42  ; work         ;
;    |Filter1us:inst46|      ; 19 (19)     ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (10)      ; 2 (2)             ; 7 (7)            ; 4 (4)           ; 0 (0)      ; |inv|Filter1us:inst46  ; work         ;
;    |Filter1us:inst47|      ; 19 (19)     ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (10)      ; 2 (2)             ; 7 (7)            ; 4 (4)           ; 0 (0)      ; |inv|Filter1us:inst47  ; work         ;
;    |Filter1us:inst48|      ; 19 (19)     ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (10)      ; 2 (2)             ; 7 (7)            ; 4 (4)           ; 0 (0)      ; |inv|Filter1us:inst48  ; work         ;
;    |Filter1us:inst54|      ; 19 (19)     ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (10)      ; 2 (2)             ; 7 (7)            ; 4 (4)           ; 0 (0)      ; |inv|Filter1us:inst54  ; work         ;
;    |Filter1us:inst58|      ; 19 (19)     ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (10)      ; 2 (2)             ; 7 (7)            ; 4 (4)           ; 0 (0)      ; |inv|Filter1us:inst58  ; work         ;
;    |ILIMIT50US:inst18|     ; 16 (16)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 13 (13)          ; 9 (9)           ; 0 (0)      ; |inv|ILIMIT50US:inst18 ; work         ;
;    |and4sync:inst10|       ; 5 (5)       ; 5            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |inv|and4sync:inst10   ; work         ;
;    |and4sync:inst16|       ; 7 (7)       ; 7            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |inv|and4sync:inst16   ; work         ;
;    |and4sync:inst7|        ; 9 (9)       ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |inv|and4sync:inst7    ; work         ;
;    |and4sync:inst9|        ; 7 (7)       ; 7            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |inv|and4sync:inst9    ; work         ;
;    |signalsync:inst22|     ; 3 (3)       ; 3            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |inv|signalsync:inst22 ; work         ;
+----------------------------+-------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; and4sync:inst9|Filtera[1]             ; Merged with and4sync:inst9|Filtera[0]  ;
; and4sync:inst10|Filtera[1]            ; Merged with and4sync:inst10|Filtera[0] ;
; and4sync:inst10|Filtera[3]            ; Merged with and4sync:inst10|Filtera[2] ;
; and4sync:inst16|Filtera[1]            ; Merged with and4sync:inst16|Filtera[0] ;
; and4sync:inst9|Filterb[1]             ; Merged with and4sync:inst9|Filterb[0]  ;
; and4sync:inst10|Filterb[1]            ; Merged with and4sync:inst10|Filterb[0] ;
; and4sync:inst10|Filterb[3]            ; Merged with and4sync:inst10|Filterb[2] ;
; and4sync:inst16|Filterb[1]            ; Merged with and4sync:inst16|Filterb[0] ;
; Total Number of Removed Registers = 8 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 137   ;
; Number of registers using Synchronous Clear  ; 9     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 8     ;
; Number of registers using Asynchronous Load  ; 8     ;
; Number of registers using Clock Enable       ; 7     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |inv|Filter1us:inst42|Countupdown[2]  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 0 LEs                ; 14 LEs                 ; Yes        ; |inv|Filter10us:inst30|Countupdown[5] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |inv|Filter1us:inst46|Countupdown[0]  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |inv|Filter1us:inst47|Countupdown[2]  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |inv|Filter1us:inst48|Countupdown[3]  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |inv|Filter1us:inst54|Countupdown[3]  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |inv|Filter1us:inst58|Countupdown[3]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
    Info: Processing started: Mon Oct 14 15:47:52 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off inv -c inv
Info: Found 2 design units, including 1 entities, in source file boostLimit.vhd
    Info: Found design unit 1: boostLimit-boostLimit
    Info: Found entity 1: boostLimit
Info: Found 2 design units, including 1 entities, in source file boost.vhd
    Info: Found design unit 1: boost-boost
    Info: Found entity 1: boost
Info: Found 1 design units, including 1 entities, in source file inv.bdf
    Info: Found entity 1: inv
Info: Found 2 design units, including 1 entities, in source file hubu.vhd
    Info: Found design unit 1: hubu-hubu
    Info: Found entity 1: hubu
Info: Found 2 design units, including 1 entities, in source file ENINVPWM.vhd
    Info: Found design unit 1: ENINVPWM-ENINVPWM
    Info: Found entity 1: ENINVPWM
Info: Found 2 design units, including 1 entities, in source file SYNCFILTER.vhd
    Info: Found design unit 1: SYNCFILTER-SYNCFILTER
    Info: Found entity 1: SYNCFILTER
Info: Found 2 design units, including 1 entities, in source file and2sync.vhd
    Info: Found design unit 1: and2sync-and2sync
    Info: Found entity 1: and2sync
Info: Found 2 design units, including 1 entities, in source file and4sync.vhd
    Info: Found design unit 1: and4sync-and4sync
    Info: Found entity 1: and4sync
Info: Found 2 design units, including 1 entities, in source file ILIMIT50US.vhd
    Info: Found design unit 1: ILIMIT50US-ILIMIT50US
    Info: Found entity 1: ILIMIT50US
Info: Found 2 design units, including 1 entities, in source file signalsync.vhd
    Info: Found design unit 1: signalsync-signalsync
    Info: Found entity 1: signalsync
Info: Found 2 design units, including 1 entities, in source file EmergencyFilter.vhd
    Info: Found design unit 1: EmergencyFilter-EmergencyFilter
    Info: Found entity 1: EmergencyFilter
Info: Found 2 design units, including 1 entities, in source file Filter10us.vhd
    Info: Found design unit 1: Filter10us-Filter10us
    Info: Found entity 1: Filter10us
Info: Found 2 design units, including 1 entities, in source file Filter1us.vhd
    Info: Found design unit 1: Filter1us-Filter1us
    Info: Found entity 1: Filter1us
Info: Elaborating entity "inv" for the top level hierarchy
Info: Elaborating entity "ENINVPWM" for hierarchy "ENINVPWM:inst"
Info: Elaborating entity "and4sync" for hierarchy "and4sync:inst16"
Info: Elaborating entity "ILIMIT50US" for hierarchy "ILIMIT50US:inst18"
Info: Elaborating entity "signalsync" for hierarchy "signalsync:inst22"
Info: Elaborating entity "Filter1us" for hierarchy "Filter1us:inst42"
Info: Elaborating entity "Filter10us" for hierarchy "Filter10us:inst30"
Info: Duplicate registers merged to single register
    Info: Duplicate register "and4sync:inst9|Filtera[1]" merged to single register "and4sync:inst9|Filtera[0]"
    Info: Duplicate register "and4sync:inst10|Filtera[1]" merged to single register "and4sync:inst10|Filtera[0]"
    Info: Duplicate register "and4sync:inst10|Filtera[3]" merged to single register "and4sync:inst10|Filtera[2]"
    Info: Duplicate register "and4sync:inst16|Filtera[1]" merged to single register "and4sync:inst16|Filtera[0]"
Info: Duplicate registers merged to single register
    Info: Duplicate register "and4sync:inst9|Filterb[1]" merged to single register "and4sync:inst9|Filterb[0]"
    Info: Duplicate register "and4sync:inst10|Filterb[1]" merged to single register "and4sync:inst10|Filterb[0]"
    Info: Duplicate register "and4sync:inst10|Filterb[3]" merged to single register "and4sync:inst10|Filterb[2]"
    Info: Duplicate register "and4sync:inst16|Filterb[1]" merged to single register "and4sync:inst16|Filterb[0]"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "Pin18Gnd" stuck at GND
Info: Implemented 273 device resources after synthesis - the final resource count might be different
    Info: Implemented 35 input pins
    Info: Implemented 34 output pins
    Info: Implemented 204 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Allocated 159 megabytes of memory during processing
    Info: Processing ended: Mon Oct 14 15:47:55 2013
    Info: Elapsed time: 00:00:03


