<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7s100fgga676-1" LaunchTime="1624714934">
  <File Type="PA-TCL" Name="S7_wrapper.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="S7_wrapper_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="S7_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="S7_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="S7_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="S7_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="S7_wrapper.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="S7_wrapper_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="S7_wrapper_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/S7/S7.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/S7/hdl/S7_wrapper.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="S7_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/S7_IOs.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/constrs_1/new/S7_Timing.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/constrs_1/new/S7_bitstream.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/constrs_1/new/S7_Debug.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/S7_IOs.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
    <Step Id="synth_design">
      <Option Id="NoCombineLuts">1</Option>
      <Option Id="KeepEquivalentRegisters">1</Option>
    </Step>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="S7_SOL_ctrl_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="S7_axis_data_fifo_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="S7_xbar_2"/>
  <BlockFileSet Type="BlockSrcs" Name="S7_AXI4_Stream_Inverter_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="S7_axi_dma_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="S7_xbar_3"/>
  <BlockFileSet Type="BlockSrcs" Name="S7_axis_data_fifo_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="S7_util_reduced_logic_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="S7_SOL_ctrl_7_0"/>
  <BlockFileSet Type="BlockSrcs" Name="S7_SOL_ctrl_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="S7_SOL_ctrl_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="S7_SOL_ctrl_4_0"/>
  <BlockFileSet Type="BlockSrcs" Name="S7_SOL_ctrl_8_0"/>
  <BlockFileSet Type="BlockSrcs" Name="S7_SOL_ctrl_5_0"/>
  <BlockFileSet Type="BlockSrcs" Name="S7_SOL_ctrl_9_0"/>
  <BlockFileSet Type="BlockSrcs" Name="S7_SOL_ctrl_3_0"/>
  <BlockFileSet Type="BlockSrcs" Name="S7_SOL_ctrl_6_0"/>
</GenRun>
