Diff for ./tegra114-dalmore-a04/tegra114-dalmore/multi_v7_defconfig_log.txt
--- /tmp/fooa	2014-12-15 00:04:22.745935633 -0800
+++ /tmp/foob	2014-12-15 00:04:22.745935633 -0800
@@ -38,20 +38,20 @@
 	 #################################################################
 	 #################################################################
 	 ##
-	 3 MiB/s
+	 2.9 MiB/s
 done
-Bytes transferred = 5741744 (579cb0 hex)
+Bytes transferred = 5741240 (579ab8 hex)
 Tegra114 (Dalmore) # tftpboot 0x82000000 tegra114-dalmore.dtb
 Using asx0 device
 TFTP from server 192.168.100.1; our IP address is 192.168.100.100
 Filename 'tegra114-dalmore.dtb'.
 Load address: 0x82000000
 Loading: *###
-	 2.8 MiB/s
+	 2.5 MiB/s
 done
 Bytes transferred = 34638 (874e hex)
 Tegra114 (Dalmore) # bootz 0x81000000 - 0x82000000
-Kernel image @ 0x81000000 [ 0x000000 - 0x579cb0 ]
+Kernel image @ 0x81000000 [ 0x000000 - 0x579ab8 ]
 ## Flattened Device Tree blob at 82000000
    Booting using the fdt blob at 0x82000000
    Loading Device Tree to 8fff4000, end 8ffff74d ... OK
@@ -59,7 +59,7 @@
 Starting kernel ...
 
 Booting Linux on physical CPU 0x0
-Linux version 3.18.0-next-20141212-106492-gf4aec88 (pwalmsley@tamien) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP Fri Dec 12 00:18:56 PST 2014
+Linux version 3.18.0-next-20141215-106726-g15229b5 (pwalmsley@tamien) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP Sun Dec 14 23:50:09 PST 2014
 CPU: ARMv7 Processor [412fc0f2] revision 2 (ARMv7), cr=10c5387d
 CPU: PIPT / VIPT nonaliasing data cache, PIPT instruction cache
 Machine model: NVIDIA Tegra114 Dalmore evaluation board
@@ -67,7 +67,7 @@
 cma: Reserved 64 MiB at 0xfb800000
 Memory policy: Data cache writealloc
 On node 0 totalpages: 524032
-free_area_init_node: node 0, pgdat c0dfb540, node_mem_map ee7f8000
+free_area_init_node: node 0, pgdat c0dfb4c0, node_mem_map ee7f8000
   DMA zone: 1520 pages used for memmap
   DMA zone: 0 pages reserved
   DMA zone: 194560 pages, LIFO batch:31
@@ -80,7 +80,7 @@
 PID hash table entries: 4096 (order: 2, 16384 bytes)
 Dentry cache hash table entries: 131072 (order: 7, 524288 bytes)
 Inode-cache hash table entries: 65536 (order: 6, 262144 bytes)
-Memory: 2000488K/2096128K available (7469K kernel code, 957K rwdata, 3048K rodata, 768K init, 306K bss, 30104K reserved, 65536K cma-reserved, 1252352K highmem)
+Memory: 2000488K/2096128K available (7469K kernel code, 956K rwdata, 3048K rodata, 768K init, 306K bss, 30104K reserved, 65536K cma-reserved, 1252352K highmem)
 Virtual kernel memory layout:
     vector  : 0xffff0000 - 0xffff1000   (   4 kB)
     fixmap  : 0xffc00000 - 0xfff00000   (3072 kB)
@@ -88,13 +88,12 @@
     lowmem  : 0xc0000000 - 0xef800000   ( 760 MB)
     pkmap   : 0xbfe00000 - 0xc0000000   (   2 MB)
     modules : 0xbf000000 - 0xbfe00000   (  14 MB)
-      .text : 0xc0208000 - 0xc0c4d81c   (10519 kB)
+      .text : 0xc0208000 - 0xc0c4d7ec   (10518 kB)
       .init : 0xc0c4e000 - 0xc0d0e000   ( 768 kB)
-      .data : 0xc0d0e000 - 0xc0dfd420   ( 958 kB)
-       .bss : 0xc0dfd420 - 0xc0e49ee8   ( 307 kB)
+      .data : 0xc0d0e000 - 0xc0dfd3a0   ( 957 kB)
+       .bss : 0xc0dfd3a0 - 0xc0e49e68   ( 307 kB)
 SLUB: HWalign=64, Order=0-3, MinObjects=0, CPUs=4, Nodes=1
 Hierarchical RCU implementation.
-	Additional per-CPU info printed with stalls.
 	RCU restricting CPUs from NR_CPUS=8 to nr_cpu_ids=4.
 RCU: Adjusting geometry for rcu_fanout_leaf=16, nr_cpu_ids=4
 NR_IRQS:16 nr_irqs:16 16
@@ -115,7 +114,7 @@
 /cpus/cpu@2 missing clock-frequency property
 /cpus/cpu@3 missing clock-frequency property
 CPU0: thread -1, cpu 0, socket 0, mpidr 80000000
-Setting up static identity map for 0x8090f970 - 0x8090fa08
+Setting up static identity map for 0x8090f8d8 - 0x8090f970
 Tegra Revision: A01 SKU: 0 CPU Process: 1 Core Process: 0
 CPU1: thread -1, cpu 1, socket 0, mpidr 80000001
 CPU2: thread -1, cpu 2, socket 0, mpidr 80000002
@@ -322,7 +321,7 @@
 host1x drm: registered panic notifier
 [drm] Initialized tegra 0.0.0 20120330 on minor 0
 input: gpio-keys as /devices/soc0/gpio-keys/input/input1
-palmas-rtc 7000d000.i2c:tps65913@58:rtc: setting system clock to 2000-05-19 03:37:08 UTC (958707428)
+palmas-rtc 7000d000.i2c:tps65913@58:rtc: setting system clock to 2000-05-22 03:08:26 UTC (958964906)
 vdd_cam_1v8_reg: disabling
 vdd_hdmi_5v0: disabling
 usb1_vbus: disabling
Diff for ./tegra114-dalmore-a04/tegra114-dalmore/tegra_defconfig_log.txt
--- /tmp/fooa	2014-12-15 00:04:22.769935610 -0800
+++ /tmp/foob	2014-12-15 00:04:22.773935606 -0800
@@ -37,9 +37,9 @@
 	 #################################################################
 	 #################################################################
 	 #
-	 2.8 MiB/s
+	 3.1 MiB/s
 done
-Bytes transferred = 4780728 (48f2b8 hex)
+Bytes transferred = 4780192 (48f0a0 hex)
 Tegra114 (Dalmore) # tftpboot 0x82000000 tegra114-dalmore.dtb
 Using asx0 device
 TFTP from server 192.168.100.1; our IP address is 192.168.100.100
@@ -50,7 +50,7 @@
 done
 Bytes transferred = 34638 (874e hex)
 Tegra114 (Dalmore) # bootz 0x81000000 - 0x82000000
-Kernel image @ 0x81000000 [ 0x000000 - 0x48f2b8 ]
+Kernel image @ 0x81000000 [ 0x000000 - 0x48f0a0 ]
 ## Flattened Device Tree blob at 82000000
    Booting using the fdt blob at 0x82000000
    Loading Device Tree to 8fff4000, end 8ffff74d ... OK
@@ -61,7 +61,7 @@
 Booting Linux on physical CPU 0x0
 Initializing cgroup subsys cpu
 Initializing cgroup subsys cpuacct
-Linux version 3.18.0-next-20141212-67722-gf4aec88 (pwalmsley@kaivo) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Fri Dec 12 00:17:48 PST 2014
+Linux version 3.18.0-next-20141215-67956-g15229b5 (pwalmsley@kaivo) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Sun Dec 14 23:47:52 PST 2014
 CPU: ARMv7 Processor [412fc0f2] revision 2 (ARMv7), cr=10c5387d
 CPU: PIPT / VIPT nonaliasing data cache, PIPT instruction cache
 Machine model: NVIDIA Tegra114 Dalmore evaluation board
@@ -90,12 +90,11 @@
     lowmem  : 0xc0000000 - 0xef800000   ( 760 MB)
     pkmap   : 0xbfe00000 - 0xc0000000   (   2 MB)
     modules : 0xbf000000 - 0xbfe00000   (  14 MB)
-      .text : 0xc0008000 - 0xc088d11c   (8725 kB)
+      .text : 0xc0008000 - 0xc088d0cc   (8725 kB)
       .init : 0xc088e000 - 0xc08da000   ( 304 kB)
       .data : 0xc08da000 - 0xc09313c0   ( 349 kB)
        .bss : 0xc09313c0 - 0xc0988e64   ( 351 kB)
 Preemptible hierarchical RCU implementation.
-	Additional per-CPU info printed with stalls.
 NR_IRQS:16 nr_irqs:16 16
 L2C: failed to init: -19
 sched_clock: 32 bits at 1000kHz, resolution 1000ns, wraps every 2147483648000ns
@@ -116,7 +115,7 @@
 /cpus/cpu@2 missing clock-frequency property
 /cpus/cpu@3 missing clock-frequency property
 CPU0: thread -1, cpu 0, socket 0, mpidr 80000000
-Setting up static identity map for 0x80633e40 - 0x80633ed8
+Setting up static identity map for 0x80633c78 - 0x80633d10
 Tegra Revision: A01 SKU: 0 CPU Process: 1 Core Process: 0
 CPU1: thread -1, cpu 1, socket 0, mpidr 80000001
 CPU2: thread -1, cpu 2, socket 0, mpidr 80000002
@@ -316,7 +315,7 @@
 host1x drm: registered panic notifier
 [drm] Initialized tegra 0.0.0 20120330 on minor 0
 input: gpio-keys as /devices/soc0/gpio-keys/input/input1
-palmas-rtc 7000d000.i2c:tps65913@58:rtc: setting system clock to 2000-05-19 03:36:15 UTC (958707375)
+palmas-rtc 7000d000.i2c:tps65913@58:rtc: setting system clock to 2000-05-22 03:06:30 UTC (958964790)
 vdd_cam_1v8_reg: disabling
 vdd_hdmi_5v0: disabling
 usb1_vbus: disabling
Diff for ./tegra114-dalmore-a04/tegra114-dalmore/tegra_defconfig%tegra114_mergeconfig_log.txt
--- /tmp/fooa	2014-12-15 00:04:22.797935583 -0800
+++ /tmp/foob	2014-12-15 00:04:22.801935580 -0800
@@ -27,7 +27,6 @@
 Tegra114 (Dalmore) # setenv bootargs 'ignore_loglevel console=ttyS0,115200n8 rw root=/dev/mmcblk0p1 rootwait gpt debug init=/bin/bash'
 Tegra114 (Dalmore) # setenv ipaddr 192.168.100.100; setenv serverip 192.168.100.1; setenv tftpserverip 192.168.100.1
 Tegra114 (Dalmore) # tftpboot 0x81000000 zImage.tegra_defconfig%tegra114_mergeconfig
-Waiting for Ethernet connection... done.
 Using asx0 device
 TFTP from server 192.168.100.1; our IP address is 192.168.100.100
 Filename 'zImage.tegra_defconfig%tegra114_mergeconfig'.
@@ -39,7 +38,7 @@
 	 ################################################################
 	 2.8 MiB/s
 done
-Bytes transferred = 4748432 (487490 hex)
+Bytes transferred = 4747480 (4870d8 hex)
 Tegra114 (Dalmore) # tftpboot 0x82000000 tegra114-dalmore.dtb
 Using asx0 device
 TFTP from server 192.168.100.1; our IP address is 192.168.100.100
@@ -50,7 +49,7 @@
 done
 Bytes transferred = 34638 (874e hex)
 Tegra114 (Dalmore) # bootz 0x81000000 - 0x82000000
-Kernel image @ 0x81000000 [ 0x000000 - 0x487490 ]
+Kernel image @ 0x81000000 [ 0x000000 - 0x4870d8 ]
 ## Flattened Device Tree blob at 82000000
    Booting using the fdt blob at 0x82000000
    Loading Device Tree to 8fff4000, end 8ffff74d ... OK
@@ -61,7 +60,7 @@
 Booting Linux on physical CPU 0x0
 Initializing cgroup subsys cpu
 Initializing cgroup subsys cpuacct
-Linux version 3.18.0-next-20141212-67722-gf4aec88 (pwalmsley@kaivo) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Fri Dec 12 00:23:05 PST 2014
+Linux version 3.18.0-next-20141215-67956-g15229b5 (pwalmsley@kaivo) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Sun Dec 14 23:53:11 PST 2014
 CPU: ARMv7 Processor [412fc0f2] revision 2 (ARMv7), cr=10c5387d
 CPU: PIPT / VIPT nonaliasing data cache, PIPT instruction cache
 Machine model: NVIDIA Tegra114 Dalmore evaluation board
@@ -90,12 +89,11 @@
     lowmem  : 0xc0000000 - 0xef800000   ( 760 MB)
     pkmap   : 0xbfe00000 - 0xc0000000   (   2 MB)
     modules : 0xbf000000 - 0xbfe00000   (  14 MB)
-      .text : 0xc0008000 - 0xc0878d70   (8644 kB)
+      .text : 0xc0008000 - 0xc0878d20   (8644 kB)
       .init : 0xc0879000 - 0xc08c0000   ( 284 kB)
       .data : 0xc08c0000 - 0xc0913980   ( 335 kB)
        .bss : 0xc0913980 - 0xc096b3a4   ( 351 kB)
 Preemptible hierarchical RCU implementation.
-	Additional per-CPU info printed with stalls.
 NR_IRQS:16 nr_irqs:16 16
 L2C: failed to init: -19
 sched_clock: 32 bits at 1000kHz, resolution 1000ns, wraps every 2147483648000ns
@@ -116,7 +114,7 @@
 /cpus/cpu@2 missing clock-frequency property
 /cpus/cpu@3 missing clock-frequency property
 CPU0: thread -1, cpu 0, socket 0, mpidr 80000000
-Setting up static identity map for 0x8062ed58 - 0x8062edf0
+Setting up static identity map for 0x8062eb70 - 0x8062ec08
 Tegra Revision: A01 SKU: 0 CPU Process: 1 Core Process: 0
 CPU1: thread -1, cpu 1, socket 0, mpidr 80000001
 CPU2: thread -1, cpu 2, socket 0, mpidr 80000002
@@ -320,9 +318,9 @@
 platform sound: Driver tegra-snd-rt5640 requests probe deferral
 input: gpio-keys as /devices/soc0/gpio-keys/input/input0
 tegra-snd-rt5640 sound: ASoC: CPU DAI (null) not registered
-palmas-rtc 7000d000.i2c:tps65913@58:rtc: setting system clock to 2000-05-19 03:41:14 UTC (958707674)
 tegra-snd-rt5640 sound: snd_soc_register_card failed (-517)
 platform sound: Driver tegra-snd-rt5640 requests probe deferral
+palmas-rtc 7000d000.i2c:tps65913@58:rtc: setting system clock to 2000-05-22 03:11:26 UTC (958965086)
 vdd_cam_1v8_reg: disabling
 vdd_hdmi_5v0: disabling
 usb1_vbus: disabling
Diff for ./tegra114-dalmore-a04/tegra114-dalmore/tegra_defconfig%tegra20,114_mergeconfig_log.txt
--- /tmp/fooa	2014-12-15 00:04:22.805935575 -0800
+++ /tmp/foob	2014-12-15 00:04:22.809935572 -0800
@@ -36,9 +36,9 @@
 	 #################################################################
 	 #################################################################
 	 #################################################################
-	 2.9 MiB/s
+	 2.8 MiB/s
 done
-Bytes transferred = 4765416 (48b6e8 hex)
+Bytes transferred = 4765016 (48b558 hex)
 Tegra114 (Dalmore) # tftpboot 0x82000000 tegra114-dalmore.dtb
 Using asx0 device
 TFTP from server 192.168.100.1; our IP address is 192.168.100.100
@@ -49,7 +49,7 @@
 done
 Bytes transferred = 34638 (874e hex)
 Tegra114 (Dalmore) # bootz 0x81000000 - 0x82000000
-Kernel image @ 0x81000000 [ 0x000000 - 0x48b6e8 ]
+Kernel image @ 0x81000000 [ 0x000000 - 0x48b558 ]
 ## Flattened Device Tree blob at 82000000
    Booting using the fdt blob at 0x82000000
    Loading Device Tree to 8fff4000, end 8ffff74d ... OK
@@ -60,7 +60,7 @@
 Booting Linux on physical CPU 0x0
 Initializing cgroup subsys cpu
 Initializing cgroup subsys cpuacct
-Linux version 3.18.0-next-20141212-106492-gf4aec88 (pwalmsley@tamien) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Fri Dec 12 00:25:03 PST 2014
+Linux version 3.18.0-next-20141215-67956-g15229b5 (pwalmsley@kaivo) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Sun Dec 14 23:55:50 PST 2014
 CPU: ARMv7 Processor [412fc0f2] revision 2 (ARMv7), cr=10c5387d
 CPU: PIPT / VIPT nonaliasing data cache, PIPT instruction cache
 Machine model: NVIDIA Tegra114 Dalmore evaluation board
@@ -89,12 +89,11 @@
     lowmem  : 0xc0000000 - 0xef800000   ( 760 MB)
     pkmap   : 0xbfe00000 - 0xc0000000   (   2 MB)
     modules : 0xbf000000 - 0xbfe00000   (  14 MB)
-      .text : 0xc0008000 - 0xc0882ff4   (8684 kB)
+      .text : 0xc0008000 - 0xc0882fa4   (8684 kB)
       .init : 0xc0883000 - 0xc08cc000   ( 292 kB)
       .data : 0xc08cc000 - 0xc0921800   ( 342 kB)
        .bss : 0xc0921800 - 0xc0979264   ( 351 kB)
 Preemptible hierarchical RCU implementation.
-	Additional per-CPU info printed with stalls.
 NR_IRQS:16 nr_irqs:16 16
 L2C: failed to init: -19
 sched_clock: 32 bits at 1000kHz, resolution 1000ns, wraps every 2147483648000ns
@@ -115,7 +114,7 @@
 /cpus/cpu@2 missing clock-frequency property
 /cpus/cpu@3 missing clock-frequency property
 CPU0: thread -1, cpu 0, socket 0, mpidr 80000000
-Setting up static identity map for 0x80631d08 - 0x80631da0
+Setting up static identity map for 0x80631b40 - 0x80631bd8
 Tegra Revision: A01 SKU: 0 CPU Process: 1 Core Process: 0
 CPU1: thread -1, cpu 1, socket 0, mpidr 80000001
 CPU2: thread -1, cpu 2, socket 0, mpidr 80000002
@@ -321,7 +320,7 @@
 tegra-snd-rt5640 sound: ASoC: CPU DAI (null) not registered
 tegra-snd-rt5640 sound: snd_soc_register_card failed (-517)
 platform sound: Driver tegra-snd-rt5640 requests probe deferral
-palmas-rtc 7000d000.i2c:tps65913@58:rtc: setting system clock to 2000-05-19 03:43:12 UTC (958707792)
+palmas-rtc 7000d000.i2c:tps65913@58:rtc: setting system clock to 2000-05-22 03:14:04 UTC (958965244)
 vdd_cam_1v8_reg: disabling
 vdd_hdmi_5v0: disabling
 usb1_vbus: disabling
Diff for ./tegra114-dalmore-a04/tegra114-dalmore/tegra_defconfig%tegra30,114_mergeconfig_log.txt
--- /tmp/fooa	2014-12-15 00:04:22.813935568 -0800
+++ /tmp/foob	2014-12-15 00:04:22.817935564 -0800
@@ -36,9 +36,9 @@
 	 #################################################################
 	 #################################################################
 	 #################################################################
-	 3.2 MiB/s
+	 2.8 MiB/s
 done
-Bytes transferred = 4765096 (48b5a8 hex)
+Bytes transferred = 4764384 (48b2e0 hex)
 Tegra114 (Dalmore) # tftpboot 0x82000000 tegra114-dalmore.dtb
 Using asx0 device
 TFTP from server 192.168.100.1; our IP address is 192.168.100.100
@@ -49,7 +49,7 @@
 done
 Bytes transferred = 34638 (874e hex)
 Tegra114 (Dalmore) # bootz 0x81000000 - 0x82000000
-Kernel image @ 0x81000000 [ 0x000000 - 0x48b5a8 ]
+Kernel image @ 0x81000000 [ 0x000000 - 0x48b2e0 ]
 ## Flattened Device Tree blob at 82000000
    Booting using the fdt blob at 0x82000000
    Loading Device Tree to 8fff4000, end 8ffff74d ... OK
@@ -60,7 +60,7 @@
 Booting Linux on physical CPU 0x0
 Initializing cgroup subsys cpu
 Initializing cgroup subsys cpuacct
-Linux version 3.18.0-next-20141212-106492-gf4aec88 (pwalmsley@tamien) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Fri Dec 12 00:28:09 PST 2014
+Linux version 3.18.0-next-20141215-67956-g15229b5 (pwalmsley@kaivo) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Sun Dec 14 23:58:30 PST 2014
 CPU: ARMv7 Processor [412fc0f2] revision 2 (ARMv7), cr=10c5387d
 CPU: PIPT / VIPT nonaliasing data cache, PIPT instruction cache
 Machine model: NVIDIA Tegra114 Dalmore evaluation board
@@ -89,12 +89,11 @@
     lowmem  : 0xc0000000 - 0xef800000   ( 760 MB)
     pkmap   : 0xbfe00000 - 0xc0000000   (   2 MB)
     modules : 0xbf000000 - 0xbfe00000   (  14 MB)
-      .text : 0xc0008000 - 0xc0883eb0   (8688 kB)
+      .text : 0xc0008000 - 0xc0883e60   (8688 kB)
       .init : 0xc0884000 - 0xc08ce000   ( 296 kB)
       .data : 0xc08ce000 - 0xc0923500   ( 342 kB)
        .bss : 0xc0923500 - 0xc097af24   ( 351 kB)
 Preemptible hierarchical RCU implementation.
-	Additional per-CPU info printed with stalls.
 NR_IRQS:16 nr_irqs:16 16
 L2C: failed to init: -19
 sched_clock: 32 bits at 1000kHz, resolution 1000ns, wraps every 2147483648000ns
@@ -115,7 +114,7 @@
 /cpus/cpu@2 missing clock-frequency property
 /cpus/cpu@3 missing clock-frequency property
 CPU0: thread -1, cpu 0, socket 0, mpidr 80000000
-Setting up static identity map for 0x80630f50 - 0x80630fe8
+Setting up static identity map for 0x80630d68 - 0x80630e00
 Tegra Revision: A01 SKU: 0 CPU Process: 1 Core Process: 0
 CPU1: thread -1, cpu 1, socket 0, mpidr 80000001
 CPU2: thread -1, cpu 2, socket 0, mpidr 80000002
@@ -315,7 +314,7 @@
 host1x drm: registered panic notifier
 [drm] Initialized tegra 0.0.0 20120330 on minor 0
 input: gpio-keys as /devices/soc0/gpio-keys/input/input1
-palmas-rtc 7000d000.i2c:tps65913@58:rtc: setting system clock to 2000-05-19 03:46:19 UTC (958707979)
+palmas-rtc 7000d000.i2c:tps65913@58:rtc: setting system clock to 2000-05-22 03:16:43 UTC (958965403)
 vdd_cam_1v8_reg: disabling
 vdd_hdmi_5v0: disabling
 usb1_vbus: disabling
Diff for ./tegra124-jetson-tk1/tegra124-jetson-tk1/multi_v7_defconfig_log.txt
--- /tmp/fooa	2014-12-15 00:04:22.821935560 -0800
+++ /tmp/foob	2014-12-15 00:04:22.825935557 -0800
@@ -42,18 +42,18 @@
 	 ##
 	 2.9 MiB/s
 done
-Bytes transferred = 5741744 (579cb0 hex)
+Bytes transferred = 5741240 (579ab8 hex)
 Tegra124 (Jetson TK1) # tftpboot 0x82000000 tegra124-jetson-tk1.dtb
 Using asx0 device
 TFTP from server 192.168.100.1; our IP address is 192.168.100.102
 Filename 'tegra124-jetson-tk1.dtb'.
 Load address: 0x82000000
 Loading: *####
-	 2.7 MiB/s
+	 2.6 MiB/s
 done
 Bytes transferred = 48898 (bf02 hex)
 Tegra124 (Jetson TK1) # bootz 0x81000000 - 0x82000000
-Kernel image @ 0x81000000 [ 0x000000 - 0x579cb0 ]
+Kernel image @ 0x81000000 [ 0x000000 - 0x579ab8 ]
 ## Flattened Device Tree blob at 82000000
    Booting using the fdt blob at 0x82000000
    Using Device Tree in place at 82000000, end 8200ef01
@@ -61,7 +61,7 @@
 Starting kernel ...
 
 Booting Linux on physical CPU 0x0
-Linux version 3.18.0-next-20141212-106492-gf4aec88 (pwalmsley@tamien) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP Fri Dec 12 00:18:56 PST 2014
+Linux version 3.18.0-next-20141215-106726-g15229b5 (pwalmsley@tamien) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP Sun Dec 14 23:50:09 PST 2014
 CPU: ARMv7 Processor [413fc0f3] revision 3 (ARMv7), cr=10c5387d
 CPU: PIPT / VIPT nonaliasing data cache, PIPT instruction cache
 Machine model: NVIDIA Tegra124 Jetson TK1
@@ -69,7 +69,7 @@
 cma: Reserved 64 MiB at 0xfb800000
 Memory policy: Data cache writealloc
 On node 0 totalpages: 524032
-free_area_init_node: node 0, pgdat c0dfb540, node_mem_map ee7f8000
+free_area_init_node: node 0, pgdat c0dfb4c0, node_mem_map ee7f8000
   DMA zone: 1520 pages used for memmap
   DMA zone: 0 pages reserved
   DMA zone: 194560 pages, LIFO batch:31
@@ -82,7 +82,7 @@
 PID hash table entries: 4096 (order: 2, 16384 bytes)
 Dentry cache hash table entries: 131072 (order: 7, 524288 bytes)
 Inode-cache hash table entries: 65536 (order: 6, 262144 bytes)
-Memory: 2000424K/2096128K available (7469K kernel code, 957K rwdata, 3048K rodata, 768K init, 306K bss, 30168K reserved, 65536K cma-reserved, 1252352K highmem)
+Memory: 2000424K/2096128K available (7469K kernel code, 956K rwdata, 3048K rodata, 768K init, 306K bss, 30168K reserved, 65536K cma-reserved, 1252352K highmem)
 Virtual kernel memory layout:
     vector  : 0xffff0000 - 0xffff1000   (   4 kB)
     fixmap  : 0xffc00000 - 0xfff00000   (3072 kB)
@@ -90,13 +90,12 @@
     lowmem  : 0xc0000000 - 0xef800000   ( 760 MB)
     pkmap   : 0xbfe00000 - 0xc0000000   (   2 MB)
     modules : 0xbf000000 - 0xbfe00000   (  14 MB)
-      .text : 0xc0208000 - 0xc0c4d81c   (10519 kB)
+      .text : 0xc0208000 - 0xc0c4d7ec   (10518 kB)
       .init : 0xc0c4e000 - 0xc0d0e000   ( 768 kB)
-      .data : 0xc0d0e000 - 0xc0dfd420   ( 958 kB)
-       .bss : 0xc0dfd420 - 0xc0e49ee8   ( 307 kB)
+      .data : 0xc0d0e000 - 0xc0dfd3a0   ( 957 kB)
+       .bss : 0xc0dfd3a0 - 0xc0e49e68   ( 307 kB)
 SLUB: HWalign=64, Order=0-3, MinObjects=0, CPUs=4, Nodes=1
 Hierarchical RCU implementation.
-	Additional per-CPU info printed with stalls.
 	RCU restricting CPUs from NR_CPUS=8 to nr_cpu_ids=4.
 RCU: Adjusting geometry for rcu_fanout_leaf=16, nr_cpu_ids=4
 NR_IRQS:16 nr_irqs:16 16
@@ -117,7 +116,7 @@
 /cpus/cpu@2 missing clock-frequency property
 /cpus/cpu@3 missing clock-frequency property
 CPU0: thread -1, cpu 0, socket 0, mpidr 80000000
-Setting up static identity map for 0x8090f970 - 0x8090fa08
+Setting up static identity map for 0x8090f8d8 - 0x8090f970
 Tegra Revision: A01 SKU: 129 CPU Process: 1 Core Process: 1
 CPU1: thread -1, cpu 1, socket 0, mpidr 80000001
 CPU2: thread -1, cpu 2, socket 0, mpidr 80000002
@@ -379,7 +378,7 @@
 host1x drm: registered panic notifier
 [drm] Initialized tegra 0.0.0 20120330 on minor 0
 input: gpio-keys as /devices/soc0/gpio-keys/input/input1
-as3722-rtc as3722-rtc: setting system clock to 2000-02-01 00:00:19 UTC (949363219)
+as3722-rtc as3722-rtc: setting system clock to 2000-02-01 00:00:18 UTC (949363218)
 +1.05V_RUN_AVDD_HDMI_PLL: disabling
 +1.8V_RUN_VPP_FUSE: disabling
 +2.8V_RUN_CAM_AF: disabling
Diff for ./tegra124-jetson-tk1/tegra124-jetson-tk1/tegra_defconfig_log.txt
--- /tmp/fooa	2014-12-15 00:04:22.833935549 -0800
+++ /tmp/foob	2014-12-15 00:04:22.833935549 -0800
@@ -41,7 +41,7 @@
 	 #
 	 2.8 MiB/s
 done
-Bytes transferred = 4780728 (48f2b8 hex)
+Bytes transferred = 4780192 (48f0a0 hex)
 Tegra124 (Jetson TK1) # tftpboot 0x82000000 tegra124-jetson-tk1.dtb
 Using asx0 device
 TFTP from server 192.168.100.1; our IP address is 192.168.100.102
@@ -52,7 +52,7 @@
 done
 Bytes transferred = 48898 (bf02 hex)
 Tegra124 (Jetson TK1) # bootz 0x81000000 - 0x82000000
-Kernel image @ 0x81000000 [ 0x000000 - 0x48f2b8 ]
+Kernel image @ 0x81000000 [ 0x000000 - 0x48f0a0 ]
 ## Flattened Device Tree blob at 82000000
    Booting using the fdt blob at 0x82000000
    Using Device Tree in place at 82000000, end 8200ef01
@@ -63,7 +63,7 @@
 Booting Linux on physical CPU 0x0
 Initializing cgroup subsys cpu
 Initializing cgroup subsys cpuacct
-Linux version 3.18.0-next-20141212-67722-gf4aec88 (pwalmsley@kaivo) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Fri Dec 12 00:17:48 PST 2014
+Linux version 3.18.0-next-20141215-67956-g15229b5 (pwalmsley@kaivo) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Sun Dec 14 23:47:52 PST 2014
 CPU: ARMv7 Processor [413fc0f3] revision 3 (ARMv7), cr=10c5387d
 CPU: PIPT / VIPT nonaliasing data cache, PIPT instruction cache
 Machine model: NVIDIA Tegra124 Jetson TK1
@@ -92,12 +92,11 @@
     lowmem  : 0xc0000000 - 0xef800000   ( 760 MB)
     pkmap   : 0xbfe00000 - 0xc0000000   (   2 MB)
     modules : 0xbf000000 - 0xbfe00000   (  14 MB)
-      .text : 0xc0008000 - 0xc088d11c   (8725 kB)
+      .text : 0xc0008000 - 0xc088d0cc   (8725 kB)
       .init : 0xc088e000 - 0xc08da000   ( 304 kB)
       .data : 0xc08da000 - 0xc09313c0   ( 349 kB)
        .bss : 0xc09313c0 - 0xc0988e64   ( 351 kB)
 Preemptible hierarchical RCU implementation.
-	Additional per-CPU info printed with stalls.
 NR_IRQS:16 nr_irqs:16 16
 L2C: failed to init: -19
 sched_clock: 32 bits at 1000kHz, resolution 1000ns, wraps every 2147483648000ns
@@ -118,7 +117,7 @@
 /cpus/cpu@2 missing clock-frequency property
 /cpus/cpu@3 missing clock-frequency property
 CPU0: thread -1, cpu 0, socket 0, mpidr 80000000
-Setting up static identity map for 0x80633e40 - 0x80633ed8
+Setting up static identity map for 0x80633c78 - 0x80633d10
 Tegra Revision: A01 SKU: 129 CPU Process: 1 Core Process: 1
 CPU1: thread -1, cpu 1, socket 0, mpidr 80000001
 CPU2: thread -1, cpu 2, socket 0, mpidr 80000002
Diff for ./tegra124-jetson-tk1/tegra124-jetson-tk1/tegra_defconfig%tegra124_mergeconfig_log.txt
--- /tmp/fooa	2014-12-15 00:04:22.841935542 -0800
+++ /tmp/foob	2014-12-15 00:04:22.841935542 -0800
@@ -40,7 +40,7 @@
 	 ################################################################
 	 2.8 MiB/s
 done
-Bytes transferred = 4748432 (487490 hex)
+Bytes transferred = 4747416 (487098 hex)
 Tegra124 (Jetson TK1) # tftpboot 0x82000000 tegra124-jetson-tk1.dtb
 Using asx0 device
 TFTP from server 192.168.100.1; our IP address is 192.168.100.102
@@ -51,7 +51,7 @@
 done
 Bytes transferred = 48898 (bf02 hex)
 Tegra124 (Jetson TK1) # bootz 0x81000000 - 0x82000000
-Kernel image @ 0x81000000 [ 0x000000 - 0x487490 ]
+Kernel image @ 0x81000000 [ 0x000000 - 0x487098 ]
 ## Flattened Device Tree blob at 82000000
    Booting using the fdt blob at 0x82000000
    Using Device Tree in place at 82000000, end 8200ef01
@@ -62,7 +62,7 @@
 Booting Linux on physical CPU 0x0
 Initializing cgroup subsys cpu
 Initializing cgroup subsys cpuacct
-Linux version 3.18.0-next-20141212-67722-gf4aec88 (pwalmsley@kaivo) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Fri Dec 12 00:28:23 PST 2014
+Linux version 3.18.0-next-20141215-106726-g15229b5 (pwalmsley@tamien) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Sun Dec 14 23:59:24 PST 2014
 CPU: ARMv7 Processor [413fc0f3] revision 3 (ARMv7), cr=10c5387d
 CPU: PIPT / VIPT nonaliasing data cache, PIPT instruction cache
 Machine model: NVIDIA Tegra124 Jetson TK1
@@ -91,12 +91,11 @@
     lowmem  : 0xc0000000 - 0xef800000   ( 760 MB)
     pkmap   : 0xbfe00000 - 0xc0000000   (   2 MB)
     modules : 0xbf000000 - 0xbfe00000   (  14 MB)
-      .text : 0xc0008000 - 0xc0878d70   (8644 kB)
+      .text : 0xc0008000 - 0xc0878d20   (8644 kB)
       .init : 0xc0879000 - 0xc08c0000   ( 284 kB)
       .data : 0xc08c0000 - 0xc0913980   ( 335 kB)
        .bss : 0xc0913980 - 0xc096b3a4   ( 351 kB)
 Preemptible hierarchical RCU implementation.
-	Additional per-CPU info printed with stalls.
 NR_IRQS:16 nr_irqs:16 16
 L2C: failed to init: -19
 sched_clock: 32 bits at 1000kHz, resolution 1000ns, wraps every 2147483648000ns
@@ -117,7 +116,7 @@
 /cpus/cpu@2 missing clock-frequency property
 /cpus/cpu@3 missing clock-frequency property
 CPU0: thread -1, cpu 0, socket 0, mpidr 80000000
-Setting up static identity map for 0x8062ed58 - 0x8062edf0
+Setting up static identity map for 0x8062eb70 - 0x8062ec08
 Tegra Revision: A01 SKU: 129 CPU Process: 1 Core Process: 1
 CPU1: thread -1, cpu 1, socket 0, mpidr 80000001
 CPU2: thread -1, cpu 2, socket 0, mpidr 80000002
Diff for ./tegra30-beaver/tegra30-beaver/multi_v7_defconfig_log.txt
--- /tmp/fooa	2014-12-15 00:04:22.849935533 -0800
+++ /tmp/foob	2014-12-15 00:04:22.849935533 -0800
@@ -38,9 +38,9 @@
 	 #################################################################
 	 #################################################################
 	 ##
-	 2.9 MiB/s
+	 3.4 MiB/s
 done
-Bytes transferred = 5741744 (579cb0 hex)
+Bytes transferred = 5741240 (579ab8 hex)
 Tegra30 (Beaver) # tftpboot 0x82000000 tegra30-beaver.dtb
 Using asx0 device
 TFTP from server 192.168.100.1; our IP address is 192.168.100.101
@@ -51,7 +51,7 @@
 done
 Bytes transferred = 24641 (6041 hex)
 Tegra30 (Beaver) # bootz 0x81000000 - 0x82000000
-Kernel image @ 0x81000000 [ 0x000000 - 0x579cb0 ]
+Kernel image @ 0x81000000 [ 0x000000 - 0x579ab8 ]
 ## Flattened Device Tree blob at 82000000
    Booting using the fdt blob at 0x82000000
    Loading Device Tree to 8fff6000, end 8ffff040 ... OK
@@ -59,7 +59,7 @@
 Starting kernel ...
 
 Booting Linux on physical CPU 0x0
-Linux version 3.18.0-next-20141212-106492-gf4aec88 (pwalmsley@tamien) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP Fri Dec 12 00:18:56 PST 2014
+Linux version 3.18.0-next-20141215-106726-g15229b5 (pwalmsley@tamien) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP Sun Dec 14 23:50:09 PST 2014
 CPU: ARMv7 Processor [412fc099] revision 9 (ARMv7), cr=10c5387d
 CPU: PIPT / VIPT nonaliasing data cache, VIPT aliasing instruction cache
 Machine model: NVIDIA Tegra30 Beaver evaluation board
@@ -67,7 +67,7 @@
 cma: Reserved 64 MiB at 0xfb800000
 Memory policy: Data cache writealloc
 On node 0 totalpages: 524032
-free_area_init_node: node 0, pgdat c0dfb540, node_mem_map ee7f8000
+free_area_init_node: node 0, pgdat c0dfb4c0, node_mem_map ee7f8000
   DMA zone: 1520 pages used for memmap
   DMA zone: 0 pages reserved
   DMA zone: 194560 pages, LIFO batch:31
@@ -80,7 +80,7 @@
 PID hash table entries: 4096 (order: 2, 16384 bytes)
 Dentry cache hash table entries: 131072 (order: 7, 524288 bytes)
 Inode-cache hash table entries: 65536 (order: 6, 262144 bytes)
-Memory: 2000536K/2096128K available (7469K kernel code, 957K rwdata, 3048K rodata, 768K init, 306K bss, 30056K reserved, 65536K cma-reserved, 1252352K highmem)
+Memory: 2000536K/2096128K available (7469K kernel code, 956K rwdata, 3048K rodata, 768K init, 306K bss, 30056K reserved, 65536K cma-reserved, 1252352K highmem)
 Virtual kernel memory layout:
     vector  : 0xffff0000 - 0xffff1000   (   4 kB)
     fixmap  : 0xffc00000 - 0xfff00000   (3072 kB)
@@ -88,13 +88,12 @@
     lowmem  : 0xc0000000 - 0xef800000   ( 760 MB)
     pkmap   : 0xbfe00000 - 0xc0000000   (   2 MB)
     modules : 0xbf000000 - 0xbfe00000   (  14 MB)
-      .text : 0xc0208000 - 0xc0c4d81c   (10519 kB)
+      .text : 0xc0208000 - 0xc0c4d7ec   (10518 kB)
       .init : 0xc0c4e000 - 0xc0d0e000   ( 768 kB)
-      .data : 0xc0d0e000 - 0xc0dfd420   ( 958 kB)
-       .bss : 0xc0dfd420 - 0xc0e49ee8   ( 307 kB)
+      .data : 0xc0d0e000 - 0xc0dfd3a0   ( 957 kB)
+       .bss : 0xc0dfd3a0 - 0xc0e49e68   ( 307 kB)
 SLUB: HWalign=64, Order=0-3, MinObjects=0, CPUs=4, Nodes=1
 Hierarchical RCU implementation.
-	Additional per-CPU info printed with stalls.
 	RCU restricting CPUs from NR_CPUS=8 to nr_cpu_ids=4.
 RCU: Adjusting geometry for rcu_fanout_leaf=16, nr_cpu_ids=4
 NR_IRQS:16 nr_irqs:16 16
@@ -116,7 +115,7 @@
 Mountpoint-cache hash table entries: 2048 (order: 1, 8192 bytes)
 CPU: Testing write buffer coherency: ok
 CPU0: thread -1, cpu 0, socket 0, mpidr 80000000
-Setting up static identity map for 0x8090f970 - 0x8090fa08
+Setting up static identity map for 0x8090f8d8 - 0x8090f970
 Tegra Revision: A03 SKU: 128 CPU Process: 4 Core Process: 0
 CPU1: thread -1, cpu 1, socket 0, mpidr 80000001
 CPU2: thread -1, cpu 2, socket 0, mpidr 80000002
Diff for ./tegra30-beaver/tegra30-beaver/tegra_defconfig_log.txt
--- /tmp/fooa	2014-12-15 00:04:22.865935518 -0800
+++ /tmp/foob	2014-12-15 00:04:22.869935514 -0800
@@ -37,9 +37,9 @@
 	 #################################################################
 	 #################################################################
 	 #
-	 2.9 MiB/s
+	 3.1 MiB/s
 done
-Bytes transferred = 4780728 (48f2b8 hex)
+Bytes transferred = 4780192 (48f0a0 hex)
 Tegra30 (Beaver) # tftpboot 0x82000000 tegra30-beaver.dtb
 Using asx0 device
 TFTP from server 192.168.100.1; our IP address is 192.168.100.101
@@ -50,7 +50,7 @@
 done
 Bytes transferred = 24641 (6041 hex)
 Tegra30 (Beaver) # bootz 0x81000000 - 0x82000000
-Kernel image @ 0x81000000 [ 0x000000 - 0x48f2b8 ]
+Kernel image @ 0x81000000 [ 0x000000 - 0x48f0a0 ]
 ## Flattened Device Tree blob at 82000000
    Booting using the fdt blob at 0x82000000
    Loading Device Tree to 8fff6000, end 8ffff040 ... OK
@@ -61,7 +61,7 @@
 Booting Linux on physical CPU 0x0
 Initializing cgroup subsys cpu
 Initializing cgroup subsys cpuacct
-Linux version 3.18.0-next-20141212-67722-gf4aec88 (pwalmsley@kaivo) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Fri Dec 12 00:17:48 PST 2014
+Linux version 3.18.0-next-20141215-67956-g15229b5 (pwalmsley@kaivo) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Sun Dec 14 23:47:52 PST 2014
 CPU: ARMv7 Processor [412fc099] revision 9 (ARMv7), cr=10c5387d
 CPU: PIPT / VIPT nonaliasing data cache, VIPT aliasing instruction cache
 Machine model: NVIDIA Tegra30 Beaver evaluation board
@@ -90,12 +90,11 @@
     lowmem  : 0xc0000000 - 0xef800000   ( 760 MB)
     pkmap   : 0xbfe00000 - 0xc0000000   (   2 MB)
     modules : 0xbf000000 - 0xbfe00000   (  14 MB)
-      .text : 0xc0008000 - 0xc088d11c   (8725 kB)
+      .text : 0xc0008000 - 0xc088d0cc   (8725 kB)
       .init : 0xc088e000 - 0xc08da000   ( 304 kB)
       .data : 0xc08da000 - 0xc09313c0   ( 349 kB)
        .bss : 0xc09313c0 - 0xc0988e64   ( 351 kB)
 Preemptible hierarchical RCU implementation.
-	Additional per-CPU info printed with stalls.
 NR_IRQS:16 nr_irqs:16 16
 L2C: platform modifies aux control register: 0x02080000 -> 0x3e480001
 L2C: DT/platform modifies aux control register: 0x02080000 -> 0x3e480001
@@ -117,7 +116,7 @@
 Initializing cgroup subsys debug
 CPU: Testing write buffer coherency: ok
 CPU0: thread -1, cpu 0, socket 0, mpidr 80000000
-Setting up static identity map for 0x80633e40 - 0x80633ed8
+Setting up static identity map for 0x80633c78 - 0x80633d10
 Tegra Revision: A03 SKU: 128 CPU Process: 4 Core Process: 0
 CPU1: thread -1, cpu 1, socket 0, mpidr 80000001
 CPU2: thread -1, cpu 2, socket 0, mpidr 80000002
Diff for ./tegra30-beaver/tegra30-beaver/tegra_defconfig%tegra20,30_mergeconfig_log.txt
--- /tmp/fooa	2014-12-15 00:04:22.873935511 -0800
+++ /tmp/foob	2014-12-15 00:04:22.877935507 -0800
@@ -39,7 +39,7 @@
 	 #
 	 2.8 MiB/s
 done
-Bytes transferred = 4775336 (48dda8 hex)
+Bytes transferred = 4773880 (48d7f8 hex)
 Tegra30 (Beaver) # tftpboot 0x82000000 tegra30-beaver.dtb
 Using asx0 device
 TFTP from server 192.168.100.1; our IP address is 192.168.100.101
@@ -50,7 +50,7 @@
 done
 Bytes transferred = 24641 (6041 hex)
 Tegra30 (Beaver) # bootz 0x81000000 - 0x82000000
-Kernel image @ 0x81000000 [ 0x000000 - 0x48dda8 ]
+Kernel image @ 0x81000000 [ 0x000000 - 0x48d7f8 ]
 ## Flattened Device Tree blob at 82000000
    Booting using the fdt blob at 0x82000000
    Loading Device Tree to 8fff6000, end 8ffff040 ... OK
@@ -61,7 +61,7 @@
 Booting Linux on physical CPU 0x0
 Initializing cgroup subsys cpu
 Initializing cgroup subsys cpuacct
-Linux version 3.18.0-next-20141212-67722-gf4aec88 (pwalmsley@kaivo) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Fri Dec 12 00:25:43 PST 2014
+Linux version 3.18.0-next-20141215-106726-g15229b5 (pwalmsley@tamien) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Sun Dec 14 23:56:16 PST 2014
 CPU: ARMv7 Processor [412fc099] revision 9 (ARMv7), cr=10c5387d
 CPU: PIPT / VIPT nonaliasing data cache, VIPT aliasing instruction cache
 Machine model: NVIDIA Tegra30 Beaver evaluation board
@@ -90,12 +90,11 @@
     lowmem  : 0xc0000000 - 0xef800000   ( 760 MB)
     pkmap   : 0xbfe00000 - 0xc0000000   (   2 MB)
     modules : 0xbf000000 - 0xbfe00000   (  14 MB)
-      .text : 0xc0008000 - 0xc08880a4   (8705 kB)
+      .text : 0xc0008000 - 0xc0888054   (8705 kB)
       .init : 0xc0889000 - 0xc08d2000   ( 292 kB)
       .data : 0xc08d2000 - 0xc09284c0   ( 346 kB)
        .bss : 0xc09284c0 - 0xc097ff24   ( 351 kB)
 Preemptible hierarchical RCU implementation.
-	Additional per-CPU info printed with stalls.
 NR_IRQS:16 nr_irqs:16 16
 L2C: platform modifies aux control register: 0x02080000 -> 0x3e480001
 L2C: DT/platform modifies aux control register: 0x02080000 -> 0x3e480001
@@ -117,7 +116,7 @@
 Initializing cgroup subsys debug
 CPU: Testing write buffer coherency: ok
 CPU0: thread -1, cpu 0, socket 0, mpidr 80000000
-Setting up static identity map for 0x806339c0 - 0x80633a58
+Setting up static identity map for 0x806337d8 - 0x80633870
 Tegra Revision: A03 SKU: 128 CPU Process: 4 Core Process: 0
 CPU1: thread -1, cpu 1, socket 0, mpidr 80000001
 CPU2: thread -1, cpu 2, socket 0, mpidr 80000002
Diff for ./tegra30-beaver/tegra30-beaver/tegra_defconfig%tegra30,114_mergeconfig_log.txt
--- /tmp/fooa	2014-12-15 00:04:22.913935472 -0800
+++ /tmp/foob	2014-12-15 00:04:22.913935472 -0800
@@ -27,7 +27,6 @@
 Tegra30 (Beaver) # setenv bootargs 'ignore_loglevel console=ttyS0,115200n8 rw root=/dev/mmcblk0p1 rootwait gpt debug init=/bin/bash noinitrd'
 Tegra30 (Beaver) # setenv ipaddr 192.168.100.101; setenv serverip 192.168.100.1; setenv tftpserverip 192.168.100.1
 Tegra30 (Beaver) # tftpboot 0x81000000 zImage.tegra_defconfig%tegra30,114_mergeconfig
-Waiting for Ethernet connection... done.
 Using asx0 device
 TFTP from server 192.168.100.1; our IP address is 192.168.100.101
 Filename 'zImage.tegra_defconfig%tegra30,114_mergeconfig'.
@@ -39,7 +38,7 @@
 	 #################################################################
 	 2.8 MiB/s
 done
-Bytes transferred = 4765096 (48b5a8 hex)
+Bytes transferred = 4764384 (48b2e0 hex)
 Tegra30 (Beaver) # tftpboot 0x82000000 tegra30-beaver.dtb
 Using asx0 device
 TFTP from server 192.168.100.1; our IP address is 192.168.100.101
@@ -50,7 +49,7 @@
 done
 Bytes transferred = 24641 (6041 hex)
 Tegra30 (Beaver) # bootz 0x81000000 - 0x82000000
-Kernel image @ 0x81000000 [ 0x000000 - 0x48b5a8 ]
+Kernel image @ 0x81000000 [ 0x000000 - 0x48b2e0 ]
 ## Flattened Device Tree blob at 82000000
    Booting using the fdt blob at 0x82000000
    Loading Device Tree to 8fff6000, end 8ffff040 ... OK
@@ -61,7 +60,7 @@
 Booting Linux on physical CPU 0x0
 Initializing cgroup subsys cpu
 Initializing cgroup subsys cpuacct
-Linux version 3.18.0-next-20141212-106492-gf4aec88 (pwalmsley@tamien) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Fri Dec 12 00:28:09 PST 2014
+Linux version 3.18.0-next-20141215-67956-g15229b5 (pwalmsley@kaivo) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Sun Dec 14 23:58:30 PST 2014
 CPU: ARMv7 Processor [412fc099] revision 9 (ARMv7), cr=10c5387d
 CPU: PIPT / VIPT nonaliasing data cache, VIPT aliasing instruction cache
 Machine model: NVIDIA Tegra30 Beaver evaluation board
@@ -90,12 +89,11 @@
     lowmem  : 0xc0000000 - 0xef800000   ( 760 MB)
     pkmap   : 0xbfe00000 - 0xc0000000   (   2 MB)
     modules : 0xbf000000 - 0xbfe00000   (  14 MB)
-      .text : 0xc0008000 - 0xc0883eb0   (8688 kB)
+      .text : 0xc0008000 - 0xc0883e60   (8688 kB)
       .init : 0xc0884000 - 0xc08ce000   ( 296 kB)
       .data : 0xc08ce000 - 0xc0923500   ( 342 kB)
        .bss : 0xc0923500 - 0xc097af24   ( 351 kB)
 Preemptible hierarchical RCU implementation.
-	Additional per-CPU info printed with stalls.
 NR_IRQS:16 nr_irqs:16 16
 L2C: platform modifies aux control register: 0x02080000 -> 0x3e480001
 L2C: DT/platform modifies aux control register: 0x02080000 -> 0x3e480001
@@ -117,7 +115,7 @@
 Initializing cgroup subsys debug
 CPU: Testing write buffer coherency: ok
 CPU0: thread -1, cpu 0, socket 0, mpidr 80000000
-Setting up static identity map for 0x80630f50 - 0x80630fe8
+Setting up static identity map for 0x80630d68 - 0x80630e00
 Tegra Revision: A03 SKU: 128 CPU Process: 4 Core Process: 0
 CPU1: thread -1, cpu 1, socket 0, mpidr 80000001
 CPU2: thread -1, cpu 2, socket 0, mpidr 80000002
Diff for ./tegra30-beaver/tegra30-beaver/tegra_defconfig%tegra30_mergeconfig_log.txt
--- /tmp/fooa	2014-12-15 00:04:22.917935469 -0800
+++ /tmp/foob	2014-12-15 00:04:22.921935464 -0800
@@ -36,20 +36,20 @@
 	 #################################################################
 	 #################################################################
 	 #################################################################
-	 2.7 MiB/s
+	 2.8 MiB/s
 done
-Bytes transferred = 4759104 (489e40 hex)
+Bytes transferred = 4759040 (489e00 hex)
 Tegra30 (Beaver) # tftpboot 0x82000000 tegra30-beaver.dtb
 Using asx0 device
 TFTP from server 192.168.100.1; our IP address is 192.168.100.101
 Filename 'tegra30-beaver.dtb'.
 Load address: 0x82000000
 Loading: *##
-	 2.3 MiB/s
+	 2.6 MiB/s
 done
 Bytes transferred = 24641 (6041 hex)
 Tegra30 (Beaver) # bootz 0x81000000 - 0x82000000
-Kernel image @ 0x81000000 [ 0x000000 - 0x489e40 ]
+Kernel image @ 0x81000000 [ 0x000000 - 0x489e00 ]
 ## Flattened Device Tree blob at 82000000
    Booting using the fdt blob at 0x82000000
    Loading Device Tree to 8fff6000, end 8ffff040 ... OK
@@ -60,7 +60,7 @@
 Booting Linux on physical CPU 0x0
 Initializing cgroup subsys cpu
 Initializing cgroup subsys cpuacct
-Linux version 3.18.0-next-20141212-106492-gf4aec88 (pwalmsley@tamien) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Fri Dec 12 00:21:53 PST 2014
+Linux version 3.18.0-next-20141215-106726-g15229b5 (pwalmsley@tamien) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Sun Dec 14 23:53:11 PST 2014
 CPU: ARMv7 Processor [412fc099] revision 9 (ARMv7), cr=10c5387d
 CPU: PIPT / VIPT nonaliasing data cache, VIPT aliasing instruction cache
 Machine model: NVIDIA Tegra30 Beaver evaluation board
@@ -89,12 +89,11 @@
     lowmem  : 0xc0000000 - 0xef800000   ( 760 MB)
     pkmap   : 0xbfe00000 - 0xc0000000   (   2 MB)
     modules : 0xbf000000 - 0xbfe00000   (  14 MB)
-      .text : 0xc0008000 - 0xc087ee38   (8668 kB)
+      .text : 0xc0008000 - 0xc087ede8   (8668 kB)
       .init : 0xc087f000 - 0xc08c6000   ( 284 kB)
       .data : 0xc08c6000 - 0xc091a600   ( 338 kB)
        .bss : 0xc091a600 - 0xc0972024   ( 351 kB)
 Preemptible hierarchical RCU implementation.
-	Additional per-CPU info printed with stalls.
 NR_IRQS:16 nr_irqs:16 16
 L2C: platform modifies aux control register: 0x02080000 -> 0x3e480001
 L2C: DT/platform modifies aux control register: 0x02080000 -> 0x3e480001
@@ -116,7 +115,7 @@
 Initializing cgroup subsys debug
 CPU: Testing write buffer coherency: ok
 CPU0: thread -1, cpu 0, socket 0, mpidr 80000000
-Setting up static identity map for 0x80630ad0 - 0x80630b68
+Setting up static identity map for 0x806308e8 - 0x80630980
 Tegra Revision: A03 SKU: 128 CPU Process: 4 Core Process: 0
 CPU1: thread -1, cpu 1, socket 0, mpidr 80000001
 CPU2: thread -1, cpu 2, socket 0, mpidr 80000002
