// Seed: 610903727
module module_0 (
    output tri1 id_0,
    input wor id_1,
    input tri id_2,
    output supply1 id_3,
    input tri1 id_4,
    output uwire id_5,
    input supply1 id_6,
    input tri1 id_7,
    input tri1 id_8,
    input supply0 id_9,
    input wand id_10,
    input uwire id_11,
    input supply0 id_12,
    output wire id_13,
    output tri0 id_14,
    output tri id_15,
    output wand id_16,
    output tri1 id_17,
    input tri id_18,
    output supply0 id_19,
    input tri0 id_20
);
  wire id_22;
  ;
  assign id_17 = id_8;
  assign module_1.id_25 = 0;
  wire [-1  **  -1 : 1] id_23 = id_7;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    input wor id_2,
    input tri id_3,
    output wor id_4,
    input supply1 id_5,
    input uwire id_6,
    output tri1 id_7,
    input uwire id_8,
    input wire id_9,
    input tri id_10,
    output wand id_11,
    input tri0 id_12,
    output wand id_13,
    output tri1 id_14,
    input wand id_15,
    input tri0 id_16,
    output tri0 id_17,
    input wire id_18,
    input supply1 id_19,
    output wor id_20,
    output wor id_21,
    output supply1 id_22,
    input tri0 id_23,
    input wor id_24,
    output tri id_25,
    input supply1 id_26,
    input uwire id_27,
    input wor id_28,
    input tri1 id_29,
    input wand id_30,
    input uwire id_31
);
  assign id_20 = id_2;
  wire id_33;
  module_0 modCall_1 (
      id_4,
      id_29,
      id_0,
      id_4,
      id_9,
      id_17,
      id_19,
      id_26,
      id_26,
      id_15,
      id_16,
      id_29,
      id_27,
      id_11,
      id_21,
      id_13,
      id_7,
      id_13,
      id_26,
      id_21,
      id_9
  );
endmodule
