Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date             : Sat Apr 07 21:19:15 2018
| Host             : DuongDuc-PC running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb
| Design           : system_wrapper
| Device           : xc7z020clg484-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.584 |
| Dynamic (W)              | 1.432 |
| Device Static (W)        | 0.152 |
| Total Off-Chip Power (W) | 0.121 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 66.7  |
| Junction Temperature (C) | 43.3  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.003 |        5 |       --- |             --- |
| Slice Logic    |    <0.001 |      152 |       --- |             --- |
|   BUFG         |    <0.001 |        1 |        32 |            3.12 |
|   Register     |    <0.001 |       13 |    106400 |            0.01 |
|   LUT as Logic |    <0.001 |        1 |     53200 |           <0.01 |
|   Others       |     0.000 |      137 |       --- |             --- |
| Signals        |    <0.001 |       29 |       --- |             --- |
| MMCM           |     0.086 |        1 |         4 |           25.00 |
| I/O            |     0.036 |       43 |       200 |           21.50 |
| PS7            |     1.308 |        1 |       --- |             --- |
| Static Power   |     0.152 |          |           |                 |
| Total          |     1.584 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.018 |       0.004 |      0.014 |
| Vccaux    |       1.800 |     0.069 |       0.049 |      0.020 |
| Vcco33    |       3.300 |     0.011 |       0.010 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.420 |       0.391 |      0.029 |
| Vccpaux   |       1.800 |     0.045 |       0.034 |      0.010 |
| Vccpll    |       1.800 |     0.116 |       0.113 |      0.003 |
| Vcco_ddr  |       1.500 |     0.511 |       0.509 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | High       | User specified more than 25% of internal nodes         |                                                                                                                    |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------+----------------------------------------+-----------------+
| Clock              | Domain                                 | Constraint (ns) |
+--------------------+----------------------------------------+-----------------+
| _122MHz            | _122MHz                                |             8.2 |
| clk_out2_clk_wiz_0 | OSC_10Mhz_inst/inst/clk_out2_clk_wiz_0 |             8.2 |
| clkfbout_clk_wiz_0 | OSC_10Mhz_inst/inst/clkfbout_clk_wiz_0 |             8.2 |
| clk_out3_clk_wiz_0 | OSC_10Mhz_inst/inst/clk_out3_clk_wiz_0 |             8.2 |
| clk_out1_clk_wiz_0 | OSC_10Mhz_inst/inst/clk_out1_clk_wiz_0 |           100.0 |
+--------------------+----------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| system_wrapper           |     1.432 |
|   OSC_10Mhz_inst         |     0.087 |
|     inst                 |     0.087 |
|   sine_gen               |     0.000 |
|     U0                   |     0.000 |
|   system_i               |     1.308 |
|     processing_system7_0 |     1.308 |
|       inst               |     1.308 |
+--------------------------+-----------+


