-intstyle "ise" -incremental -lib "simprims_ver" -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "/home/ise/NTUST_FPGA/RiscV/Risc_tb_isim_par.exe" -prj "/home/ise/NTUST_FPGA/RiscV/Risc_tb_par.prj" "work.Risc_tb" "work.glbl" 
