TimeQuest Timing Analyzer report for vgacam
Fri Dec 05 01:16:04 2014
Quartus II 32-bit Version 12.0 Build 178 05/31/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'final_project_fpga:final_project_fpga|xclk'
 12. Slow 1200mV 85C Model Setup: 'final_project_fpga:final_project_fpga|dataclk'
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Setup: 'vgapll|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'final_project_fpga:final_project_fpga|dataclk'
 16. Slow 1200mV 85C Model Hold: 'final_project_fpga:final_project_fpga|xclk'
 17. Slow 1200mV 85C Model Hold: 'clk'
 18. Slow 1200mV 85C Model Hold: 'vgapll|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'final_project_fpga:final_project_fpga|xclk'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'final_project_fpga:final_project_fpga|dataclk'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'vgapll|altpll_component|auto_generated|pll1|clk[0]'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Slow 1200mV 85C Model Metastability Report
 28. Slow 1200mV 0C Model Fmax Summary
 29. Slow 1200mV 0C Model Setup Summary
 30. Slow 1200mV 0C Model Hold Summary
 31. Slow 1200mV 0C Model Recovery Summary
 32. Slow 1200mV 0C Model Removal Summary
 33. Slow 1200mV 0C Model Minimum Pulse Width Summary
 34. Slow 1200mV 0C Model Setup: 'final_project_fpga:final_project_fpga|xclk'
 35. Slow 1200mV 0C Model Setup: 'final_project_fpga:final_project_fpga|dataclk'
 36. Slow 1200mV 0C Model Setup: 'clk'
 37. Slow 1200mV 0C Model Setup: 'vgapll|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Hold: 'final_project_fpga:final_project_fpga|dataclk'
 39. Slow 1200mV 0C Model Hold: 'final_project_fpga:final_project_fpga|xclk'
 40. Slow 1200mV 0C Model Hold: 'clk'
 41. Slow 1200mV 0C Model Hold: 'vgapll|altpll_component|auto_generated|pll1|clk[0]'
 42. Slow 1200mV 0C Model Minimum Pulse Width: 'final_project_fpga:final_project_fpga|xclk'
 43. Slow 1200mV 0C Model Minimum Pulse Width: 'final_project_fpga:final_project_fpga|dataclk'
 44. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 45. Slow 1200mV 0C Model Minimum Pulse Width: 'vgapll|altpll_component|auto_generated|pll1|clk[0]'
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Slow 1200mV 0C Model Metastability Report
 51. Fast 1200mV 0C Model Setup Summary
 52. Fast 1200mV 0C Model Hold Summary
 53. Fast 1200mV 0C Model Recovery Summary
 54. Fast 1200mV 0C Model Removal Summary
 55. Fast 1200mV 0C Model Minimum Pulse Width Summary
 56. Fast 1200mV 0C Model Setup: 'final_project_fpga:final_project_fpga|xclk'
 57. Fast 1200mV 0C Model Setup: 'final_project_fpga:final_project_fpga|dataclk'
 58. Fast 1200mV 0C Model Setup: 'clk'
 59. Fast 1200mV 0C Model Setup: 'vgapll|altpll_component|auto_generated|pll1|clk[0]'
 60. Fast 1200mV 0C Model Hold: 'final_project_fpga:final_project_fpga|dataclk'
 61. Fast 1200mV 0C Model Hold: 'final_project_fpga:final_project_fpga|xclk'
 62. Fast 1200mV 0C Model Hold: 'clk'
 63. Fast 1200mV 0C Model Hold: 'vgapll|altpll_component|auto_generated|pll1|clk[0]'
 64. Fast 1200mV 0C Model Minimum Pulse Width: 'final_project_fpga:final_project_fpga|xclk'
 65. Fast 1200mV 0C Model Minimum Pulse Width: 'final_project_fpga:final_project_fpga|dataclk'
 66. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 67. Fast 1200mV 0C Model Minimum Pulse Width: 'vgapll|altpll_component|auto_generated|pll1|clk[0]'
 68. Setup Times
 69. Hold Times
 70. Clock to Output Times
 71. Minimum Clock to Output Times
 72. Fast 1200mV 0C Model Metastability Report
 73. Multicorner Timing Analysis Summary
 74. Setup Times
 75. Hold Times
 76. Clock to Output Times
 77. Minimum Clock to Output Times
 78. Board Trace Model Assignments
 79. Input Transition Times
 80. Slow Corner Signal Integrity Metrics
 81. Fast Corner Signal Integrity Metrics
 82. Setup Transfers
 83. Hold Transfers
 84. Report TCCS
 85. Report RSKM
 86. Unconstrained Paths
 87. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 12.0 Build 178 05/31/2012 SJ Web Edition ;
; Revision Name      ; vgacam                                           ;
; Device Family      ; Cyclone III                                      ;
; Device Name        ; EP3C5E144C8                                      ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.13        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   7.1%      ;
;     3-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------+
; Clock Name                                         ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                               ; Targets                                                ;
+----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------+
; clk                                                ; Base      ; 25.000 ; 40.0 MHz   ; 0.000 ; 12.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                      ; { clk }                                                ;
; final_project_fpga:final_project_fpga|dataclk      ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                      ; { final_project_fpga:final_project_fpga|dataclk }      ;
; final_project_fpga:final_project_fpga|xclk         ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                      ; { final_project_fpga:final_project_fpga|xclk }         ;
; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 39.705 ; 25.19 MHz  ; 0.000 ; 19.852 ; 50.00      ; 27        ; 17          ;       ;        ;           ;            ; false    ; clk    ; vgapll|altpll_component|auto_generated|pll1|inclk[0] ; { vgapll|altpll_component|auto_generated|pll1|clk[0] } ;
+----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                 ;
+-------------+-----------------+----------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                         ; Note                                                          ;
+-------------+-----------------+----------------------------------------------------+---------------------------------------------------------------+
; 89.01 MHz   ; 89.01 MHz       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 397.77 MHz  ; 397.77 MHz      ; final_project_fpga:final_project_fpga|dataclk      ;                                                               ;
; 468.82 MHz  ; 238.04 MHz      ; final_project_fpga:final_project_fpga|xclk         ; limit due to minimum period restriction (tmin)                ;
; 1024.59 MHz ; 250.0 MHz       ; clk                                                ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+----------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                         ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; final_project_fpga:final_project_fpga|xclk         ; -4.428 ; -317.505      ;
; final_project_fpga:final_project_fpga|dataclk      ; -1.514 ; -26.208       ;
; clk                                                ; 24.024 ; 0.000         ;
; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 28.470 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; final_project_fpga:final_project_fpga|dataclk      ; 0.454 ; 0.000         ;
; final_project_fpga:final_project_fpga|xclk         ; 0.464 ; 0.000         ;
; clk                                                ; 0.465 ; 0.000         ;
; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.502 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                           ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; final_project_fpga:final_project_fpga|xclk         ; -3.201 ; -309.941      ;
; final_project_fpga:final_project_fpga|dataclk      ; -1.487 ; -32.714       ;
; clk                                                ; 12.290 ; 0.000         ;
; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 19.574 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'final_project_fpga:final_project_fpga|xclk'                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                                                      ; Launch Clock                                  ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -4.428 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.335      ; 5.811      ;
; -4.428 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.335      ; 5.811      ;
; -4.427 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.342      ; 5.817      ;
; -4.414 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.335      ; 5.797      ;
; -4.414 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.335      ; 5.797      ;
; -4.413 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.342      ; 5.803      ;
; -4.391 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.335      ; 5.774      ;
; -4.391 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.335      ; 5.774      ;
; -4.390 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.342      ; 5.780      ;
; -4.380 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; -0.153     ; 5.275      ;
; -4.380 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; -0.153     ; 5.275      ;
; -4.379 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; -0.146     ; 5.281      ;
; -4.372 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.334      ; 5.754      ;
; -4.372 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.334      ; 5.754      ;
; -4.371 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.341      ; 5.760      ;
; -4.241 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.334      ; 5.623      ;
; -4.241 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.334      ; 5.623      ;
; -4.240 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.341      ; 5.629      ;
; -4.235 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.334      ; 5.617      ;
; -4.235 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.334      ; 5.617      ;
; -4.234 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.341      ; 5.623      ;
; -4.189 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.334      ; 5.571      ;
; -4.189 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.334      ; 5.571      ;
; -4.188 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.341      ; 5.577      ;
; -4.134 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.316      ; 5.498      ;
; -4.134 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.316      ; 5.498      ;
; -4.133 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.323      ; 5.504      ;
; -4.120 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.316      ; 5.484      ;
; -4.120 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.316      ; 5.484      ;
; -4.119 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.323      ; 5.490      ;
; -4.097 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.318      ; 5.463      ;
; -4.097 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.318      ; 5.463      ;
; -4.097 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.316      ; 5.461      ;
; -4.097 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.316      ; 5.461      ;
; -4.096 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.325      ; 5.469      ;
; -4.096 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.323      ; 5.467      ;
; -4.086 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; -0.172     ; 4.962      ;
; -4.086 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; -0.172     ; 4.962      ;
; -4.085 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; -0.165     ; 4.968      ;
; -4.083 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.318      ; 5.449      ;
; -4.083 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.318      ; 5.449      ;
; -4.082 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.325      ; 5.455      ;
; -4.078 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.315      ; 5.441      ;
; -4.078 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.315      ; 5.441      ;
; -4.077 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.322      ; 5.447      ;
; -4.060 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.318      ; 5.426      ;
; -4.060 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.318      ; 5.426      ;
; -4.059 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.325      ; 5.432      ;
; -4.049 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; -0.170     ; 4.927      ;
; -4.049 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; -0.170     ; 4.927      ;
; -4.048 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; -0.163     ; 4.933      ;
; -4.041 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.317      ; 5.406      ;
; -4.041 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.317      ; 5.406      ;
; -4.040 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.324      ; 5.412      ;
; -4.036 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.317      ; 5.401      ;
; -4.036 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_we_reg        ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.317      ; 5.401      ;
; -4.035 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_datain_reg0   ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.324      ; 5.407      ;
; -4.022 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.317      ; 5.387      ;
; -4.022 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_we_reg        ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.317      ; 5.387      ;
; -4.021 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_datain_reg0   ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.324      ; 5.393      ;
; -4.014 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.334      ; 5.396      ;
; -4.014 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.334      ; 5.396      ;
; -4.013 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.341      ; 5.402      ;
; -3.999 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.317      ; 5.364      ;
; -3.999 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_we_reg        ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.317      ; 5.364      ;
; -3.998 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_datain_reg0   ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.324      ; 5.370      ;
; -3.988 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; -0.171     ; 4.865      ;
; -3.988 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_we_reg        ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; -0.171     ; 4.865      ;
; -3.987 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_datain_reg0   ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; -0.164     ; 4.871      ;
; -3.983 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.335      ; 5.366      ;
; -3.983 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.335      ; 5.366      ;
; -3.982 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.342      ; 5.372      ;
; -3.980 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.316      ; 5.344      ;
; -3.980 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.316      ; 5.344      ;
; -3.980 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.316      ; 5.344      ;
; -3.980 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_we_reg        ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.316      ; 5.344      ;
; -3.979 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.323      ; 5.350      ;
; -3.979 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_datain_reg0   ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.323      ; 5.350      ;
; -3.966 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.316      ; 5.330      ;
; -3.966 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.316      ; 5.330      ;
; -3.965 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.323      ; 5.336      ;
; -3.955 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.322      ; 5.325      ;
; -3.955 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.322      ; 5.325      ;
; -3.954 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.329      ; 5.331      ;
; -3.947 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.315      ; 5.310      ;
; -3.947 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.315      ; 5.310      ;
; -3.946 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.322      ; 5.316      ;
; -3.943 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.316      ; 5.307      ;
; -3.943 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.316      ; 5.307      ;
; -3.942 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.323      ; 5.313      ;
; -3.941 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.315      ; 5.304      ;
; -3.941 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.315      ; 5.304      ;
; -3.941 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.322      ; 5.311      ;
; -3.941 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.322      ; 5.311      ;
; -3.940 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.322      ; 5.310      ;
; -3.940 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.329      ; 5.317      ;
; -3.932 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; -0.172     ; 4.808      ;
; -3.932 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; -0.172     ; 4.808      ;
; -3.931 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; -0.165     ; 4.814      ;
; -3.924 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.315      ; 5.287      ;
+--------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'final_project_fpga:final_project_fpga|dataclk'                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                               ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -1.514 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 2.435      ;
; -1.483 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 2.404      ;
; -1.483 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 2.404      ;
; -1.453 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 2.374      ;
; -1.396 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 2.317      ;
; -1.384 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 2.305      ;
; -1.369 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 2.290      ;
; -1.368 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 2.289      ;
; -1.366 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 2.287      ;
; -1.337 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 2.258      ;
; -1.337 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 2.258      ;
; -1.335 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 2.256      ;
; -1.329 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 2.250      ;
; -1.316 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.082     ; 2.235      ;
; -1.316 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.082     ; 2.235      ;
; -1.316 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.082     ; 2.235      ;
; -1.316 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.082     ; 2.235      ;
; -1.316 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.082     ; 2.235      ;
; -1.316 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.082     ; 2.235      ;
; -1.316 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.082     ; 2.235      ;
; -1.316 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.082     ; 2.235      ;
; -1.316 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.082     ; 2.235      ;
; -1.307 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 2.228      ;
; -1.307 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 2.228      ;
; -1.305 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 2.226      ;
; -1.250 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 2.171      ;
; -1.240 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 2.161      ;
; -1.238 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 2.159      ;
; -1.231 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 2.152      ;
; -1.230 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.081     ; 2.150      ;
; -1.230 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.081     ; 2.150      ;
; -1.230 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.081     ; 2.150      ;
; -1.230 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.081     ; 2.150      ;
; -1.230 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.081     ; 2.150      ;
; -1.230 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.081     ; 2.150      ;
; -1.230 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.081     ; 2.150      ;
; -1.230 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.081     ; 2.150      ;
; -1.230 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.081     ; 2.150      ;
; -1.230 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.081     ; 2.150      ;
; -1.224 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 2.145      ;
; -1.223 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 2.144      ;
; -1.222 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 2.143      ;
; -1.220 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 2.141      ;
; -1.209 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 2.130      ;
; -1.208 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 2.129      ;
; -1.191 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 2.112      ;
; -1.191 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 2.112      ;
; -1.191 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 2.112      ;
; -1.189 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 2.110      ;
; -1.183 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 2.104      ;
; -1.161 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 2.082      ;
; -1.161 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 2.082      ;
; -1.161 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 2.082      ;
; -1.159 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 2.080      ;
; -1.153 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 2.074      ;
; -1.104 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 2.025      ;
; -1.100 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 2.021      ;
; -1.095 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 2.016      ;
; -1.094 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 2.015      ;
; -1.092 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 2.013      ;
; -1.085 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 2.006      ;
; -1.085 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 2.006      ;
; -1.078 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 1.999      ;
; -1.077 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 1.998      ;
; -1.076 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 1.997      ;
; -1.074 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 1.995      ;
; -1.063 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 1.984      ;
; -1.062 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 1.983      ;
; -1.062 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 1.983      ;
; -1.047 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 1.968      ;
; -1.045 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 1.966      ;
; -1.045 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 1.966      ;
; -1.045 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 1.966      ;
; -1.044 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; 0.388      ; 2.433      ;
; -1.043 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 1.964      ;
; -1.037 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 1.958      ;
; -1.036 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 1.957      ;
; -1.033 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 1.954      ;
; -1.015 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 1.936      ;
; -1.015 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 1.936      ;
; -1.015 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 1.936      ;
; -1.013 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 1.934      ;
; -1.007 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 1.928      ;
; -1.006 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 1.927      ;
; -0.985 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; 0.388      ; 2.374      ;
; -0.983 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 1.904      ;
; -0.977 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.081     ; 1.897      ;
; -0.977 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.081     ; 1.897      ;
; -0.977 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.081     ; 1.897      ;
; -0.977 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.081     ; 1.897      ;
; -0.977 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.081     ; 1.897      ;
; -0.977 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.081     ; 1.897      ;
; -0.977 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.081     ; 1.897      ;
; -0.977 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.081     ; 1.897      ;
; -0.977 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.081     ; 1.897      ;
; -0.977 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.081     ; 1.897      ;
; -0.958 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 1.879      ;
; -0.957 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 1.878      ;
; -0.954 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 1.875      ;
; -0.949 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.080     ; 1.870      ;
+--------+----------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                 ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 24.024 ; final_project_fpga:final_project_fpga|counter[0] ; final_project_fpga:final_project_fpga|xclk       ; clk          ; clk         ; 25.000       ; -0.081     ; 0.896      ;
; 24.062 ; final_project_fpga:final_project_fpga|counter[0] ; final_project_fpga:final_project_fpga|counter[0] ; clk          ; clk         ; 25.000       ; -0.081     ; 0.858      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'vgapll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                        ;
+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                                                                      ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 28.470 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.228      ; 11.511     ;
; 28.470 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.227      ; 11.510     ;
; 28.714 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.228      ; 11.267     ;
; 28.714 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.227      ; 11.266     ;
; 28.847 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.228      ; 11.134     ;
; 28.847 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.227      ; 11.133     ;
; 28.855 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.223      ; 11.121     ;
; 28.856 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.224      ; 11.121     ;
; 28.865 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.224      ; 11.112     ;
; 28.901 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.222      ; 11.074     ;
; 29.099 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.223      ; 10.877     ;
; 29.100 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.224      ; 10.877     ;
; 29.109 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.224      ; 10.868     ;
; 29.145 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.222      ; 10.830     ;
; 29.219 ; vgaController:vgaCont|vcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.228      ; 10.762     ;
; 29.219 ; vgaController:vgaCont|vcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.227      ; 10.761     ;
; 29.232 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.223      ; 10.744     ;
; 29.233 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.224      ; 10.744     ;
; 29.242 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.224      ; 10.735     ;
; 29.268 ; vgaController:vgaCont|vcnt[2] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.228      ; 10.713     ;
; 29.268 ; vgaController:vgaCont|vcnt[2] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.227      ; 10.712     ;
; 29.278 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.222      ; 10.697     ;
; 29.295 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.227      ; 10.685     ;
; 29.296 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.227      ; 10.684     ;
; 29.343 ; vgaController:vgaCont|vcnt[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.228      ; 10.638     ;
; 29.343 ; vgaController:vgaCont|vcnt[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.227      ; 10.637     ;
; 29.410 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.211      ; 10.554     ;
; 29.420 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.211      ; 10.544     ;
; 29.442 ; vgaController:vgaCont|vcnt[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.228      ; 10.539     ;
; 29.442 ; vgaController:vgaCont|vcnt[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.227      ; 10.538     ;
; 29.459 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.228      ; 10.522     ;
; 29.459 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.227      ; 10.521     ;
; 29.478 ; vgaController:vgaCont|vcnt[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.228      ; 10.503     ;
; 29.478 ; vgaController:vgaCont|vcnt[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.227      ; 10.502     ;
; 29.539 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.227      ; 10.441     ;
; 29.540 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.227      ; 10.440     ;
; 29.567 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.241      ; 10.427     ;
; 29.567 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.240      ; 10.426     ;
; 29.604 ; vgaController:vgaCont|vcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.223      ; 10.372     ;
; 29.605 ; vgaController:vgaCont|vcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.224      ; 10.372     ;
; 29.614 ; vgaController:vgaCont|vcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.224      ; 10.363     ;
; 29.650 ; vgaController:vgaCont|vcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.222      ; 10.325     ;
; 29.653 ; vgaController:vgaCont|vcnt[2] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.223      ; 10.323     ;
; 29.654 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.211      ; 10.310     ;
; 29.654 ; vgaController:vgaCont|vcnt[2] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.224      ; 10.323     ;
; 29.663 ; vgaController:vgaCont|vcnt[2] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.224      ; 10.314     ;
; 29.664 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.211      ; 10.300     ;
; 29.672 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.227      ; 10.308     ;
; 29.673 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.227      ; 10.307     ;
; 29.677 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.208      ; 10.284     ;
; 29.684 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.230      ; 10.299     ;
; 29.686 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.230      ; 10.297     ;
; 29.699 ; vgaController:vgaCont|vcnt[2] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.222      ; 10.276     ;
; 29.717 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_re_reg        ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.227      ; 10.263     ;
; 29.725 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.230      ; 10.258     ;
; 29.728 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.211      ; 10.236     ;
; 29.728 ; vgaController:vgaCont|vcnt[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.223      ; 10.248     ;
; 29.729 ; vgaController:vgaCont|vcnt[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.224      ; 10.248     ;
; 29.731 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.242      ; 10.264     ;
; 29.738 ; vgaController:vgaCont|vcnt[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.224      ; 10.239     ;
; 29.774 ; vgaController:vgaCont|vcnt[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.222      ; 10.201     ;
; 29.787 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.211      ; 10.177     ;
; 29.797 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.211      ; 10.167     ;
; 29.815 ; vgaController:vgaCont|vcnt[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.228      ; 10.166     ;
; 29.815 ; vgaController:vgaCont|vcnt[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.227      ; 10.165     ;
; 29.827 ; vgaController:vgaCont|vcnt[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.223      ; 10.149     ;
; 29.828 ; vgaController:vgaCont|vcnt[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.224      ; 10.149     ;
; 29.831 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.210      ; 10.132     ;
; 29.836 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.209      ; 10.126     ;
; 29.837 ; vgaController:vgaCont|vcnt[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.224      ; 10.140     ;
; 29.844 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.223      ; 10.132     ;
; 29.845 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.224      ; 10.132     ;
; 29.854 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.224      ; 10.123     ;
; 29.863 ; vgaController:vgaCont|vcnt[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.223      ; 10.113     ;
; 29.864 ; vgaController:vgaCont|vcnt[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.224      ; 10.113     ;
; 29.873 ; vgaController:vgaCont|vcnt[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.222      ; 10.102     ;
; 29.873 ; vgaController:vgaCont|vcnt[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.224      ; 10.104     ;
; 29.890 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.222      ; 10.085     ;
; 29.909 ; vgaController:vgaCont|vcnt[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.222      ; 10.066     ;
; 29.914 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.241      ; 10.080     ;
; 29.914 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.240      ; 10.079     ;
; 29.921 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.208      ; 10.040     ;
; 29.928 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.230      ; 10.055     ;
; 29.930 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.230      ; 10.053     ;
; 29.952 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.236      ; 10.037     ;
; 29.953 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.237      ; 10.037     ;
; 29.962 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.237      ; 10.028     ;
; 29.969 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.230      ; 10.014     ;
; 29.972 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.211      ; 9.992      ;
; 29.975 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.242      ; 10.020     ;
; 29.998 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.235      ; 9.990      ;
; 30.044 ; vgaController:vgaCont|vcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.227      ; 9.936      ;
; 30.045 ; vgaController:vgaCont|vcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.227      ; 9.935      ;
; 30.054 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.208      ; 9.907      ;
; 30.054 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_re_reg        ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.227      ; 9.926      ;
; 30.061 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.230      ; 9.922      ;
; 30.063 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.230      ; 9.920      ;
; 30.075 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.210      ; 9.888      ;
; 30.080 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.209      ; 9.882      ;
; 30.085 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_re_reg        ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.227      ; 9.895      ;
+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'final_project_fpga:final_project_fpga|dataclk'                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                    ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.454 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 0.746      ;
; 0.489 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.100      ; 0.801      ;
; 0.493 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 0.785      ;
; 0.512 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 0.804      ;
; 0.637 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.568      ; 1.417      ;
; 0.748 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.040      ;
; 0.749 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.041      ;
; 0.750 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.042      ;
; 0.750 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.042      ;
; 0.760 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.568      ; 1.540      ;
; 0.761 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.053      ;
; 0.762 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.054      ;
; 0.763 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.059      ;
; 0.772 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.064      ;
; 0.776 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.568      ; 1.556      ;
; 0.781 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.073      ;
; 0.787 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.079      ;
; 0.789 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.081      ;
; 0.903 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.568      ; 1.683      ;
; 0.909 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.568      ; 1.689      ;
; 1.025 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.568      ; 1.805      ;
; 1.043 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.568      ; 1.823      ;
; 1.102 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.394      ;
; 1.103 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.395      ;
; 1.111 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.403      ;
; 1.111 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.403      ;
; 1.116 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.408      ;
; 1.116 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.408      ;
; 1.117 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.409      ;
; 1.120 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.412      ;
; 1.120 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.412      ;
; 1.124 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.416      ;
; 1.125 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.417      ;
; 1.125 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.417      ;
; 1.126 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.418      ;
; 1.127 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.419      ;
; 1.128 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.420      ;
; 1.133 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.425      ;
; 1.134 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.426      ;
; 1.134 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.426      ;
; 1.135 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.427      ;
; 1.136 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.428      ;
; 1.150 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.442      ;
; 1.159 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.451      ;
; 1.180 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.568      ; 1.960      ;
; 1.197 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.568      ; 1.977      ;
; 1.202 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.566      ; 1.980      ;
; 1.233 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.525      ;
; 1.234 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.526      ;
; 1.242 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.534      ;
; 1.247 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.539      ;
; 1.247 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.539      ;
; 1.248 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.540      ;
; 1.248 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.540      ;
; 1.251 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.543      ;
; 1.251 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.543      ;
; 1.256 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.548      ;
; 1.256 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.548      ;
; 1.257 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.549      ;
; 1.257 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.549      ;
; 1.257 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.549      ;
; 1.260 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.552      ;
; 1.260 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.552      ;
; 1.265 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.557      ;
; 1.265 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.557      ;
; 1.266 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.558      ;
; 1.266 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.558      ;
; 1.267 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.559      ;
; 1.274 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.566      ;
; 1.274 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.566      ;
; 1.275 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.567      ;
; 1.276 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.568      ;
; 1.290 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.582      ;
; 1.373 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.665      ;
; 1.382 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.674      ;
; 1.387 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.679      ;
; 1.387 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.679      ;
; 1.388 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.680      ;
; 1.388 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.680      ;
; 1.391 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.683      ;
; 1.396 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.688      ;
; 1.396 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.688      ;
; 1.397 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.689      ;
; 1.400 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.692      ;
; 1.405 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.697      ;
; 1.405 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.697      ;
; 1.406 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.698      ;
; 1.407 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.699      ;
; 1.414 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.706      ;
; 1.414 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.080      ; 1.706      ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'final_project_fpga:final_project_fpga|xclk'                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                                                      ; Launch Clock                                  ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.464 ; final_project_fpga:final_project_fpga|counter2[0]                        ; final_project_fpga:final_project_fpga|counter2[0]                                                            ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.082      ; 0.758      ;
; 0.466 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en                                           ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.080      ; 0.758      ;
; 0.484 ; final_project_fpga:final_project_fpga|counter2[0]                        ; final_project_fpga:final_project_fpga|dataclk                                                                ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.082      ; 0.778      ;
; 0.611 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.485      ; 1.350      ;
; 0.645 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[6]    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[6]                                     ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.080      ; 0.937      ;
; 0.650 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[2] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.484      ; 1.388      ;
; 0.681 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.486      ; 1.421      ;
; 0.696 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[5]    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[5]                                     ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.080      ; 0.988      ;
; 0.701 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[0]    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[0]                                     ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.080      ; 0.993      ;
; 0.723 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[3]    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[3]                                     ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.080      ; 1.015      ;
; 0.725 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[7]    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[7]                                     ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.080      ; 1.017      ;
; 0.726 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[1]    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[1]                                     ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.080      ; 1.018      ;
; 0.737 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.486      ; 1.477      ;
; 0.765 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.486      ; 1.505      ;
; 0.811 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a5~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.486      ; 1.551      ;
; 0.822 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.505      ; 1.581      ;
; 0.848 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[4]    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[4]                                     ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.080      ; 1.140      ;
; 0.893 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[2]    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[2]                                     ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.080      ; 1.185      ;
; 1.008 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.500      ; 1.762      ;
; 1.016 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.487      ; 1.757      ;
; 1.036 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[2] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a50~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.504      ; 1.794      ;
; 1.053 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.502      ; 1.809      ;
; 1.073 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[2] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a18~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.506      ; 1.833      ;
; 1.098 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.547      ; 1.919      ;
; 1.102 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a53~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.506      ; 1.862      ;
; 1.104 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.502      ; 1.860      ;
; 1.105 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.546      ; 1.925      ;
; 1.111 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.499      ; 1.864      ;
; 1.114 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.506      ; 1.874      ;
; 1.126 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.546      ; 1.946      ;
; 1.130 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[2] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.507      ; 1.891      ;
; 1.146 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a23~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.500      ; 1.900      ;
; 1.173 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.498      ; 1.925      ;
; 1.177 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.506      ; 1.937      ;
; 1.194 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.502      ; 1.950      ;
; 1.196 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.546      ; 2.016      ;
; 1.230 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.498      ; 1.982      ;
; 1.237 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.547      ; 2.058      ;
; 1.263 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a18~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.566      ; 2.103      ;
; 1.275 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.546      ; 2.095      ;
; 1.292 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.546      ; 2.112      ;
; 1.308 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.567      ; 2.149      ;
; 1.324 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.547      ; 2.145      ;
; 1.353 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.567      ; 2.194      ;
; 1.355 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.546      ; 2.175      ;
; 1.371 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.545      ; 2.190      ;
; 1.379 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.504      ; 2.137      ;
; 1.388 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.547      ; 2.209      ;
; 1.396 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.567      ; 2.237      ;
; 1.401 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a21~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.518      ; 2.173      ;
; 1.404 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.567      ; 2.245      ;
; 1.422 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.546      ; 2.242      ;
; 1.426 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.544      ; 2.244      ;
; 1.434 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.567      ; 2.275      ;
; 1.436 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.544      ; 2.254      ;
; 1.437 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.545      ; 2.256      ;
; 1.441 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.545      ; 2.260      ;
; 1.443 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a5~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.545      ; 2.262      ;
; 1.443 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.546      ; 2.263      ;
; 1.444 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.543      ; 2.261      ;
; 1.445 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a5~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.546      ; 2.265      ;
; 1.451 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.546      ; 2.271      ;
; 1.458 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.556      ; 2.288      ;
; 1.460 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.545      ; 2.279      ;
; 1.462 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a55~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.516      ; 2.232      ;
; 1.464 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.518      ; 2.236      ;
; 1.464 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.547      ; 2.285      ;
; 1.470 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.545      ; 2.289      ;
; 1.471 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.544      ; 2.289      ;
; 1.476 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.515      ; 2.245      ;
; 1.478 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.547      ; 2.299      ;
; 1.479 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.545      ; 2.298      ;
; 1.484 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.556      ; 2.314      ;
; 1.485 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.545      ; 2.304      ;
; 1.487 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.543      ; 2.304      ;
; 1.495 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.547      ; 2.316      ;
; 1.496 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_we_reg        ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.546      ; 2.316      ;
; 1.498 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.520      ; 2.272      ;
; 1.499 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.556      ; 2.329      ;
; 1.507 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.545      ; 2.326      ;
; 1.508 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.555      ; 2.337      ;
; 1.509 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a49~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.522      ; 2.285      ;
; 1.513 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.524      ; 2.291      ;
; 1.517 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.555      ; 2.346      ;
; 1.530 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[7]                                     ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.080      ; 1.822      ;
; 1.530 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[6]                                     ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.080      ; 1.822      ;
; 1.530 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[5]                                     ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.080      ; 1.822      ;
; 1.530 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[4]                                     ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.080      ; 1.822      ;
; 1.530 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[3]                                     ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.080      ; 1.822      ;
; 1.530 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[2]                                     ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.080      ; 1.822      ;
; 1.530 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[1]                                     ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.080      ; 1.822      ;
; 1.530 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[0]                                     ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.080      ; 1.822      ;
; 1.536 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.545      ; 2.355      ;
; 1.541 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.544      ; 2.359      ;
; 1.546 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.555      ; 2.375      ;
; 1.547 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.555      ; 2.376      ;
; 1.551 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.556      ; 2.381      ;
; 1.558 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a5~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.545      ; 2.377      ;
; 1.558 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.543      ; 2.375      ;
; 1.564 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.546      ; 2.384      ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                 ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.465 ; final_project_fpga:final_project_fpga|counter[0] ; final_project_fpga:final_project_fpga|counter[0] ; clk          ; clk         ; 0.000        ; 0.081      ; 0.758      ;
; 0.486 ; final_project_fpga:final_project_fpga|counter[0] ; final_project_fpga:final_project_fpga|xclk       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.779      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'vgapll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                      ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.502 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|address_reg_b[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|out_address_reg_b[0]             ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|address_reg_b[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|out_address_reg_b[1]             ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.724 ; vgaController:vgaCont|vcnt[9]                                                                ; vgaController:vgaCont|vcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.018      ;
; 0.728 ; vgaController:vgaCont|hcnt[2]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 1.391      ;
; 0.745 ; vgaController:vgaCont|hcnt[1]                                                                ; vgaController:vgaCont|hcnt[1]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.748 ; vgaController:vgaCont|hcnt[2]                                                                ; vgaController:vgaCont|hcnt[2]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.760 ; vgaController:vgaCont|hcnt[3]                                                                ; vgaController:vgaCont|hcnt[3]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.053      ;
; 0.761 ; vgaController:vgaCont|vcnt[7]                                                                ; vgaController:vgaCont|vcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.764 ; vgaController:vgaCont|vcnt[2]                                                                ; vgaController:vgaCont|vcnt[2]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.058      ;
; 0.765 ; vgaController:vgaCont|hcnt[4]                                                                ; vgaController:vgaCont|hcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.770 ; vgaController:vgaCont|hcnt[0]                                                                ; vgaController:vgaCont|hcnt[0]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.770 ; vgaController:vgaCont|hcnt[5]                                                                ; vgaController:vgaCont|hcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.770 ; vgaController:vgaCont|vcnt[3]                                                                ; vgaController:vgaCont|vcnt[3]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.064      ;
; 0.773 ; vgaController:vgaCont|hcnt[6]                                                                ; vgaController:vgaCont|hcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.066      ;
; 0.773 ; vgaController:vgaCont|hcnt[7]                                                                ; vgaController:vgaCont|hcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.066      ;
; 0.774 ; vgaController:vgaCont|hcnt[8]                                                                ; vgaController:vgaCont|hcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.067      ;
; 0.775 ; vgaController:vgaCont|hcnt[9]                                                                ; vgaController:vgaCont|hcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.068      ;
; 0.779 ; vgaController:vgaCont|vcnt[5]                                                                ; vgaController:vgaCont|vcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.073      ;
; 0.779 ; vgaController:vgaCont|vcnt[6]                                                                ; vgaController:vgaCont|vcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.073      ;
; 0.779 ; vgaController:vgaCont|vcnt[8]                                                                ; vgaController:vgaCont|vcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.073      ;
; 0.787 ; vgaController:vgaCont|vcnt[0]                                                                ; vgaController:vgaCont|vcnt[0]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.081      ;
; 0.839 ; vgaController:vgaCont|hcnt[0]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 1.502      ;
; 0.841 ; vgaController:vgaCont|hcnt[1]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 1.504      ;
; 1.048 ; vgaController:vgaCont|vcnt[1]                                                                ; vgaController:vgaCont|vcnt[1]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.342      ;
; 1.059 ; vgaController:vgaCont|vcnt[4]                                                                ; vgaController:vgaCont|vcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.353      ;
; 1.099 ; vgaController:vgaCont|hcnt[1]                                                                ; vgaController:vgaCont|hcnt[2]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.392      ;
; 1.108 ; vgaController:vgaCont|hcnt[0]                                                                ; vgaController:vgaCont|hcnt[1]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.401      ;
; 1.109 ; vgaController:vgaCont|hcnt[2]                                                                ; vgaController:vgaCont|hcnt[3]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.115 ; vgaController:vgaCont|hcnt[3]                                                                ; vgaController:vgaCont|hcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.408      ;
; 1.115 ; vgaController:vgaCont|vcnt[7]                                                                ; vgaController:vgaCont|vcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.409      ;
; 1.117 ; vgaController:vgaCont|hcnt[0]                                                                ; vgaController:vgaCont|hcnt[2]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; vgaController:vgaCont|hcnt[2]                                                                ; vgaController:vgaCont|hcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.124 ; vgaController:vgaCont|vcnt[3]                                                                ; vgaController:vgaCont|vcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.418      ;
; 1.125 ; vgaController:vgaCont|hcnt[5]                                                                ; vgaController:vgaCont|hcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; vgaController:vgaCont|vcnt[2]                                                                ; vgaController:vgaCont|vcnt[3]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.419      ;
; 1.126 ; vgaController:vgaCont|hcnt[4]                                                                ; vgaController:vgaCont|hcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.127 ; vgaController:vgaCont|hcnt[7]                                                                ; vgaController:vgaCont|hcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.131 ; vgaController:vgaCont|vcnt[0]                                                                ; vgaController:vgaCont|vcnt[1]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.425      ;
; 1.133 ; vgaController:vgaCont|hcnt[2]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a55~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.797      ;
; 1.133 ; vgaController:vgaCont|vcnt[5]                                                                ; vgaController:vgaCont|vcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.427      ;
; 1.134 ; vgaController:vgaCont|hcnt[6]                                                                ; vgaController:vgaCont|hcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; vgaController:vgaCont|vcnt[2]                                                                ; vgaController:vgaCont|vcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.428      ;
; 1.135 ; vgaController:vgaCont|hcnt[8]                                                                ; vgaController:vgaCont|hcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.135 ; vgaController:vgaCont|hcnt[4]                                                                ; vgaController:vgaCont|hcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.140 ; vgaController:vgaCont|vcnt[8]                                                                ; vgaController:vgaCont|vcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.434      ;
; 1.140 ; vgaController:vgaCont|vcnt[0]                                                                ; vgaController:vgaCont|vcnt[2]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.434      ;
; 1.140 ; vgaController:vgaCont|vcnt[6]                                                                ; vgaController:vgaCont|vcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.434      ;
; 1.143 ; vgaController:vgaCont|hcnt[6]                                                                ; vgaController:vgaCont|hcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.436      ;
; 1.149 ; vgaController:vgaCont|vcnt[6]                                                                ; vgaController:vgaCont|vcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.443      ;
; 1.155 ; vgaController:vgaCont|hcnt[2]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 1.818      ;
; 1.184 ; vgaController:vgaCont|hcnt[2]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 1.851      ;
; 1.213 ; vgaController:vgaCont|hcnt[2]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a21~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 1.880      ;
; 1.228 ; vgaController:vgaCont|hcnt[1]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a21~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 1.895      ;
; 1.229 ; vgaController:vgaCont|hcnt[1]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 1.896      ;
; 1.230 ; vgaController:vgaCont|hcnt[1]                                                                ; vgaController:vgaCont|hcnt[3]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.523      ;
; 1.239 ; vgaController:vgaCont|hcnt[1]                                                                ; vgaController:vgaCont|hcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.532      ;
; 1.241 ; vgaController:vgaCont|hcnt[1]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 1.904      ;
; 1.246 ; vgaController:vgaCont|hcnt[3]                                                                ; vgaController:vgaCont|hcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.539      ;
; 1.246 ; vgaController:vgaCont|vcnt[7]                                                                ; vgaController:vgaCont|vcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.540      ;
; 1.248 ; vgaController:vgaCont|hcnt[0]                                                                ; vgaController:vgaCont|hcnt[3]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.541      ;
; 1.249 ; vgaController:vgaCont|hcnt[2]                                                                ; vgaController:vgaCont|hcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.255 ; vgaController:vgaCont|vcnt[3]                                                                ; vgaController:vgaCont|vcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.549      ;
; 1.255 ; vgaController:vgaCont|hcnt[3]                                                                ; vgaController:vgaCont|hcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.548      ;
; 1.256 ; vgaController:vgaCont|hcnt[5]                                                                ; vgaController:vgaCont|hcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.549      ;
; 1.257 ; vgaController:vgaCont|hcnt[0]                                                                ; vgaController:vgaCont|hcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.258 ; vgaController:vgaCont|hcnt[7]                                                                ; vgaController:vgaCont|hcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.551      ;
; 1.258 ; vgaController:vgaCont|hcnt[2]                                                                ; vgaController:vgaCont|hcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.551      ;
; 1.259 ; vgaController:vgaCont|hcnt[1]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.931      ;
; 1.264 ; vgaController:vgaCont|vcnt[3]                                                                ; vgaController:vgaCont|vcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.558      ;
; 1.264 ; vgaController:vgaCont|vcnt[5]                                                                ; vgaController:vgaCont|vcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.558      ;
; 1.265 ; vgaController:vgaCont|hcnt[5]                                                                ; vgaController:vgaCont|hcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.558      ;
; 1.265 ; vgaController:vgaCont|vcnt[2]                                                                ; vgaController:vgaCont|vcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.559      ;
; 1.266 ; vgaController:vgaCont|hcnt[4]                                                                ; vgaController:vgaCont|hcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.559      ;
; 1.271 ; vgaController:vgaCont|vcnt[0]                                                                ; vgaController:vgaCont|vcnt[3]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.565      ;
; 1.273 ; vgaController:vgaCont|vcnt[5]                                                                ; vgaController:vgaCont|vcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.567      ;
; 1.274 ; vgaController:vgaCont|hcnt[6]                                                                ; vgaController:vgaCont|hcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.567      ;
; 1.274 ; vgaController:vgaCont|vcnt[2]                                                                ; vgaController:vgaCont|vcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.568      ;
; 1.275 ; vgaController:vgaCont|hcnt[4]                                                                ; vgaController:vgaCont|hcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.568      ;
; 1.280 ; vgaController:vgaCont|vcnt[0]                                                                ; vgaController:vgaCont|vcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.574      ;
; 1.280 ; vgaController:vgaCont|vcnt[6]                                                                ; vgaController:vgaCont|vcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.574      ;
; 1.287 ; vgaController:vgaCont|hcnt[1]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.955      ;
; 1.297 ; vgaController:vgaCont|hcnt[1]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a49~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.968      ;
; 1.344 ; vgaController:vgaCont|hcnt[9]                                                                ; vgaController:vgaCont|hcnt[0]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.637      ;
; 1.344 ; vgaController:vgaCont|hcnt[9]                                                                ; vgaController:vgaCont|hcnt[1]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.637      ;
; 1.344 ; vgaController:vgaCont|hcnt[9]                                                                ; vgaController:vgaCont|hcnt[2]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.637      ;
; 1.344 ; vgaController:vgaCont|hcnt[9]                                                                ; vgaController:vgaCont|hcnt[3]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.637      ;
; 1.344 ; vgaController:vgaCont|hcnt[9]                                                                ; vgaController:vgaCont|hcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.637      ;
; 1.344 ; vgaController:vgaCont|hcnt[9]                                                                ; vgaController:vgaCont|hcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.637      ;
; 1.344 ; vgaController:vgaCont|hcnt[9]                                                                ; vgaController:vgaCont|hcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.637      ;
; 1.344 ; vgaController:vgaCont|hcnt[9]                                                                ; vgaController:vgaCont|hcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.637      ;
; 1.344 ; vgaController:vgaCont|hcnt[9]                                                                ; vgaController:vgaCont|hcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.637      ;
; 1.370 ; vgaController:vgaCont|hcnt[1]                                                                ; vgaController:vgaCont|hcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.663      ;
; 1.379 ; vgaController:vgaCont|hcnt[1]                                                                ; vgaController:vgaCont|hcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.672      ;
; 1.386 ; vgaController:vgaCont|hcnt[3]                                                                ; vgaController:vgaCont|hcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.679      ;
; 1.388 ; vgaController:vgaCont|hcnt[0]                                                                ; vgaController:vgaCont|hcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.681      ;
; 1.389 ; vgaController:vgaCont|hcnt[2]                                                                ; vgaController:vgaCont|hcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.682      ;
; 1.395 ; vgaController:vgaCont|vcnt[3]                                                                ; vgaController:vgaCont|vcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.689      ;
; 1.395 ; vgaController:vgaCont|hcnt[3]                                                                ; vgaController:vgaCont|hcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.688      ;
; 1.396 ; vgaController:vgaCont|hcnt[5]                                                                ; vgaController:vgaCont|hcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.689      ;
; 1.397 ; vgaController:vgaCont|hcnt[0]                                                                ; vgaController:vgaCont|hcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.690      ;
+-------+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'final_project_fpga:final_project_fpga|xclk'                                                                                                                                      ;
+--------+--------------+----------------+------------+--------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                                      ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------+--------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a18~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a21~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a21~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a23~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a23~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a49~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a49~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a50~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a50~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a53~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a53~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a55~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a55~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a5~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a5~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_we_reg        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|counter2[0]                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|dataclk                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[0]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[1]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[2]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[3]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[4]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[5]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[6]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[7]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[0]                                     ;
+--------+--------------+----------------+------------+--------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'final_project_fpga:final_project_fpga|dataclk'                                                                                                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+----------------------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9]      ;
; 0.270  ; 0.490        ; 0.220          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]      ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6]      ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]      ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8]      ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]      ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]      ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9]      ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6]      ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]      ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8]      ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]      ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]      ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9]      ;
; 0.321  ; 0.509        ; 0.188          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]      ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|firstVref|clk                                  ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|oldhref|clk                                    ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|x[0]|clk                                       ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|x[1]|clk                                       ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|x[2]|clk                                       ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|x[3]|clk                                       ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|x[4]|clk                                       ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|x[5]|clk                                       ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|x[6]|clk                                       ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|x[7]|clk                                       ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|x[8]|clk                                       ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|y[0]|clk                                       ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|y[1]|clk                                       ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|y[2]|clk                                       ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|y[3]|clk                                       ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|y[4]|clk                                       ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|y[5]|clk                                       ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|y[6]|clk                                       ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|y[7]|clk                                       ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|y[8]|clk                                       ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|y[9]|clk                                       ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|x[9]|clk                                       ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|dataclk~clkctrl|inclk[0]                                ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|dataclk~clkctrl|outclk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|dataclk|q                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|dataclk|q                                               ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|dataclk~clkctrl|inclk[0]                                ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|dataclk~clkctrl|outclk                                  ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|x[9]|clk                                       ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|firstVref|clk                                  ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|oldhref|clk                                    ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|x[0]|clk                                       ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|x[1]|clk                                       ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|x[2]|clk                                       ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+
; 12.290 ; 12.510       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|counter[0]             ;
; 12.290 ; 12.510       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|xclk                   ;
; 12.301 ; 12.489       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|counter[0]             ;
; 12.301 ; 12.489       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|xclk                   ;
; 12.429 ; 12.429       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0]           ;
; 12.429 ; 12.429       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; vgapll|altpll_component|auto_generated|pll1|observablevcoout ;
; 12.441 ; 12.441       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|counter[0]|clk                            ;
; 12.441 ; 12.441       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|xclk|clk                                  ;
; 12.449 ; 12.449       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                  ;
; 12.462 ; 12.462       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                    ;
; 12.462 ; 12.462       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                      ;
; 12.472 ; 12.472       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; vgapll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                  ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                  ;
; 12.527 ; 12.527       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; vgapll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 12.537 ; 12.537       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                    ;
; 12.537 ; 12.537       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                      ;
; 12.551 ; 12.551       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                  ;
; 12.559 ; 12.559       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|counter[0]|clk                            ;
; 12.559 ; 12.559       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|xclk|clk                                  ;
; 12.571 ; 12.571       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0]           ;
; 12.571 ; 12.571       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; vgapll|altpll_component|auto_generated|pll1|observablevcoout ;
; 21.000 ; 25.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                          ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; clk   ; Rise       ; final_project_fpga:final_project_fpga|counter[0]             ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; clk   ; Rise       ; final_project_fpga:final_project_fpga|xclk                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'vgapll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 19.574 ; 19.794       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|vcnt[0]                                                                                ;
; 19.574 ; 19.794       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|vcnt[1]                                                                                ;
; 19.574 ; 19.794       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|vcnt[2]                                                                                ;
; 19.574 ; 19.794       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|vcnt[3]                                                                                ;
; 19.574 ; 19.794       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|vcnt[4]                                                                                ;
; 19.574 ; 19.794       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|vcnt[5]                                                                                ;
; 19.574 ; 19.794       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|vcnt[6]                                                                                ;
; 19.574 ; 19.794       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|vcnt[7]                                                                                ;
; 19.574 ; 19.794       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|vcnt[8]                                                                                ;
; 19.574 ; 19.794       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|vcnt[9]                                                                                ;
; 19.576 ; 19.796       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|oldhsync                                                                               ;
; 19.577 ; 19.797       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|hcnt[0]                                                                                ;
; 19.577 ; 19.797       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|hcnt[1]                                                                                ;
; 19.577 ; 19.797       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|hcnt[2]                                                                                ;
; 19.577 ; 19.797       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|hcnt[3]                                                                                ;
; 19.577 ; 19.797       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|hcnt[4]                                                                                ;
; 19.577 ; 19.797       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|hcnt[5]                                                                                ;
; 19.577 ; 19.797       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|hcnt[6]                                                                                ;
; 19.577 ; 19.797       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|hcnt[7]                                                                                ;
; 19.577 ; 19.797       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|hcnt[8]                                                                                ;
; 19.577 ; 19.797       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|hcnt[9]                                                                                ;
; 19.579 ; 19.799       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|address_reg_b[0]                 ;
; 19.579 ; 19.799       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|address_reg_b[1]                 ;
; 19.579 ; 19.799       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|out_address_reg_b[0]             ;
; 19.579 ; 19.799       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|out_address_reg_b[1]             ;
; 19.579 ; 19.799       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|rden_b_store                     ;
; 19.592 ; 19.827       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1                     ;
; 19.593 ; 19.828       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~portb_address_reg0  ;
; 19.593 ; 19.828       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~portb_re_reg        ;
; 19.593 ; 19.828       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2                     ;
; 19.593 ; 19.828       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a23                    ;
; 19.593 ; 19.828       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3                     ;
; 19.593 ; 19.828       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32                    ;
; 19.593 ; 19.828       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35                    ;
; 19.593 ; 19.828       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37                    ;
; 19.593 ; 19.828       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4                     ;
; 19.593 ; 19.828       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a5                     ;
; 19.593 ; 19.828       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52                    ;
; 19.593 ; 19.828       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7                     ;
; 19.594 ; 19.829       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17                    ;
; 19.594 ; 19.829       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a23~portb_address_reg0 ;
; 19.594 ; 19.829       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a23~portb_re_reg       ;
; 19.594 ; 19.829       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~portb_address_reg0  ;
; 19.594 ; 19.829       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~portb_re_reg        ;
; 19.594 ; 19.829       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~portb_address_reg0 ;
; 19.594 ; 19.829       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~portb_re_reg       ;
; 19.594 ; 19.829       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33                    ;
; 19.594 ; 19.829       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~portb_address_reg0 ;
; 19.594 ; 19.829       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~portb_re_reg       ;
; 19.594 ; 19.829       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~portb_address_reg0 ;
; 19.594 ; 19.829       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~portb_re_reg       ;
; 19.594 ; 19.829       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~portb_address_reg0  ;
; 19.594 ; 19.829       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~portb_re_reg        ;
; 19.594 ; 19.829       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~portb_address_reg0  ;
; 19.594 ; 19.829       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~portb_re_reg        ;
; 19.594 ; 19.829       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52~portb_address_reg0 ;
; 19.594 ; 19.829       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52~portb_re_reg       ;
; 19.594 ; 19.829       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a55                    ;
; 19.594 ; 19.829       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a5~portb_address_reg0  ;
; 19.594 ; 19.829       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a5~portb_re_reg        ;
; 19.594 ; 19.829       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_address_reg0  ;
; 19.594 ; 19.829       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_re_reg        ;
; 19.595 ; 19.830       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0                     ;
; 19.595 ; 19.830       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ;
; 19.595 ; 19.830       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_re_reg       ;
; 19.595 ; 19.830       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~portb_address_reg0 ;
; 19.595 ; 19.830       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~portb_re_reg       ;
; 19.595 ; 19.830       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38                    ;
; 19.595 ; 19.830       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39                    ;
; 19.595 ; 19.830       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48                    ;
; 19.595 ; 19.830       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51                    ;
; 19.595 ; 19.830       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54                    ;
; 19.595 ; 19.830       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a55~portb_address_reg0 ;
; 19.595 ; 19.830       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a55~portb_re_reg       ;
; 19.595 ; 19.830       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6                     ;
; 19.596 ; 19.831       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 19.596 ; 19.831       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~portb_re_reg        ;
; 19.596 ; 19.831       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16                    ;
; 19.596 ; 19.831       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a18                    ;
; 19.596 ; 19.831       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19                    ;
; 19.596 ; 19.831       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34                    ;
; 19.596 ; 19.831       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ;
; 19.596 ; 19.831       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_re_reg       ;
; 19.596 ; 19.831       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~portb_address_reg0 ;
; 19.596 ; 19.831       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~portb_re_reg       ;
; 19.596 ; 19.831       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48~portb_address_reg0 ;
; 19.596 ; 19.831       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48~portb_re_reg       ;
; 19.596 ; 19.831       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a50                    ;
; 19.596 ; 19.831       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51~portb_address_reg0 ;
; 19.596 ; 19.831       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51~portb_re_reg       ;
; 19.596 ; 19.831       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a53                    ;
; 19.596 ; 19.831       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~portb_address_reg0 ;
; 19.596 ; 19.831       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~portb_re_reg       ;
; 19.596 ; 19.831       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_address_reg0  ;
; 19.596 ; 19.831       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_re_reg        ;
; 19.597 ; 19.832       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~portb_address_reg0 ;
; 19.597 ; 19.832       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~portb_re_reg       ;
; 19.597 ; 19.832       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a18~portb_address_reg0 ;
; 19.597 ; 19.832       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a18~portb_re_reg       ;
; 19.597 ; 19.832       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19~portb_address_reg0 ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                              ;
+-------------+-----------------------------------------------+-------+-------+------------+-----------------------------------------------+
; Data Port   ; Clock Port                                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                               ;
+-------------+-----------------------------------------------+-------+-------+------------+-----------------------------------------------+
; href        ; final_project_fpga:final_project_fpga|dataclk ; 5.186 ; 5.337 ; Rise       ; final_project_fpga:final_project_fpga|dataclk ;
; vref        ; final_project_fpga:final_project_fpga|dataclk ; 4.770 ; 4.987 ; Rise       ; final_project_fpga:final_project_fpga|dataclk ;
; digital[*]  ; final_project_fpga:final_project_fpga|xclk    ; 2.945 ; 3.091 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[0] ; final_project_fpga:final_project_fpga|xclk    ; 2.587 ; 2.774 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[1] ; final_project_fpga:final_project_fpga|xclk    ; 2.772 ; 2.964 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[2] ; final_project_fpga:final_project_fpga|xclk    ; 2.716 ; 2.923 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[3] ; final_project_fpga:final_project_fpga|xclk    ; 2.568 ; 2.761 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[4] ; final_project_fpga:final_project_fpga|xclk    ; 0.173 ; 0.354 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[5] ; final_project_fpga:final_project_fpga|xclk    ; 2.945 ; 3.091 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[6] ; final_project_fpga:final_project_fpga|xclk    ; 2.600 ; 2.807 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[7] ; final_project_fpga:final_project_fpga|xclk    ; 2.750 ; 2.968 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
; href        ; final_project_fpga:final_project_fpga|xclk    ; 4.489 ; 4.745 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
; vref        ; final_project_fpga:final_project_fpga|xclk    ; 4.589 ; 4.893 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
+-------------+-----------------------------------------------+-------+-------+------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                 ;
+-------------+-----------------------------------------------+--------+--------+------------+-----------------------------------------------+
; Data Port   ; Clock Port                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                               ;
+-------------+-----------------------------------------------+--------+--------+------------+-----------------------------------------------+
; href        ; final_project_fpga:final_project_fpga|dataclk ; -3.180 ; -3.437 ; Rise       ; final_project_fpga:final_project_fpga|dataclk ;
; vref        ; final_project_fpga:final_project_fpga|dataclk ; -2.825 ; -3.117 ; Rise       ; final_project_fpga:final_project_fpga|dataclk ;
; digital[*]  ; final_project_fpga:final_project_fpga|xclk    ; 0.219  ; 0.054  ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[0] ; final_project_fpga:final_project_fpga|xclk    ; -2.093 ; -2.258 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[1] ; final_project_fpga:final_project_fpga|xclk    ; -2.287 ; -2.469 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[2] ; final_project_fpga:final_project_fpga|xclk    ; -2.234 ; -2.430 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[3] ; final_project_fpga:final_project_fpga|xclk    ; -2.075 ; -2.246 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[4] ; final_project_fpga:final_project_fpga|xclk    ; 0.219  ; 0.054  ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[5] ; final_project_fpga:final_project_fpga|xclk    ; -2.439 ; -2.564 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[6] ; final_project_fpga:final_project_fpga|xclk    ; -2.108 ; -2.292 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[7] ; final_project_fpga:final_project_fpga|xclk    ; -2.267 ; -2.474 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
; href        ; final_project_fpga:final_project_fpga|xclk    ; -3.858 ; -4.138 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
; vref        ; final_project_fpga:final_project_fpga|xclk    ; -3.700 ; -3.989 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
+-------------+-----------------------------------------------+--------+--------+------------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                         ;
+-----------+-----------------------------------------------+--------+--------+------------+----------------------------------------------------+
; Data Port ; Clock Port                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+-----------+-----------------------------------------------+--------+--------+------------+----------------------------------------------------+
; poopen    ; final_project_fpga:final_project_fpga|dataclk ; 8.696  ; 8.499  ; Rise       ; final_project_fpga:final_project_fpga|dataclk      ;
; xclk      ; final_project_fpga:final_project_fpga|xclk    ; 4.021  ;        ; Rise       ; final_project_fpga:final_project_fpga|xclk         ;
; xclk      ; final_project_fpga:final_project_fpga|xclk    ;        ; 3.924  ; Fall       ; final_project_fpga:final_project_fpga|xclk         ;
; b[*]      ; clk                                           ; 12.526 ; 12.261 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[0]     ; clk                                           ; 10.327 ; 10.185 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[1]     ; clk                                           ; 11.779 ; 11.721 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[2]     ; clk                                           ; 11.966 ; 11.715 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[3]     ; clk                                           ; 12.327 ; 12.019 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[4]     ; clk                                           ; 12.060 ; 11.817 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[5]     ; clk                                           ; 11.776 ; 11.591 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[6]     ; clk                                           ; 12.526 ; 12.261 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[7]     ; clk                                           ; 12.149 ; 12.097 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; g[*]      ; clk                                           ; 13.019 ; 12.713 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[0]     ; clk                                           ; 10.299 ; 10.216 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[1]     ; clk                                           ; 10.675 ; 10.502 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[2]     ; clk                                           ; 13.019 ; 12.713 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[3]     ; clk                                           ; 11.798 ; 11.665 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[4]     ; clk                                           ; 12.727 ; 12.464 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[5]     ; clk                                           ; 12.864 ; 12.692 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[6]     ; clk                                           ; 12.795 ; 12.553 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[7]     ; clk                                           ; 10.409 ; 10.250 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; grey[*]   ; clk                                           ; 13.873 ; 13.699 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[0]  ; clk                                           ; 10.936 ; 10.880 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[1]  ; clk                                           ; 11.192 ; 11.055 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[2]  ; clk                                           ; 13.001 ; 12.629 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[3]  ; clk                                           ; 12.031 ; 11.848 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[4]  ; clk                                           ; 12.949 ; 12.566 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[5]  ; clk                                           ; 13.873 ; 13.699 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[6]  ; clk                                           ; 12.814 ; 12.518 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[7]  ; clk                                           ; 11.134 ; 10.970 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; hsync     ; clk                                           ; 7.152  ; 6.863  ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; r[*]      ; clk                                           ; 14.027 ; 13.930 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[0]     ; clk                                           ; 10.300 ; 10.219 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[1]     ; clk                                           ; 11.081 ; 10.981 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[2]     ; clk                                           ; 13.115 ; 12.792 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[3]     ; clk                                           ; 11.812 ; 11.666 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[4]     ; clk                                           ; 12.757 ; 12.494 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[5]     ; clk                                           ; 14.027 ; 13.930 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[6]     ; clk                                           ; 12.834 ; 12.591 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[7]     ; clk                                           ; 10.779 ; 10.613 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; sync_b    ; clk                                           ; 8.509  ; 8.379  ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; vgaclk    ; clk                                           ; 1.126  ;        ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; clk                                           ; 7.694  ; 7.506  ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; vgaclk    ; clk                                           ;        ; 1.125  ; Fall       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------------------------------+--------+--------+------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                               ;
+-----------+-----------------------------------------------+-------+-------+------------+----------------------------------------------------+
; Data Port ; Clock Port                                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+-----------+-----------------------------------------------+-------+-------+------------+----------------------------------------------------+
; poopen    ; final_project_fpga:final_project_fpga|dataclk ; 7.893 ; 7.624 ; Rise       ; final_project_fpga:final_project_fpga|dataclk      ;
; xclk      ; final_project_fpga:final_project_fpga|xclk    ; 3.956 ;       ; Rise       ; final_project_fpga:final_project_fpga|xclk         ;
; xclk      ; final_project_fpga:final_project_fpga|xclk    ;       ; 3.862 ; Fall       ; final_project_fpga:final_project_fpga|xclk         ;
; b[*]      ; clk                                           ; 5.779 ; 5.585 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[0]     ; clk                                           ; 5.779 ; 5.585 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[1]     ; clk                                           ; 7.001 ; 6.890 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[2]     ; clk                                           ; 6.281 ; 6.079 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[3]     ; clk                                           ; 6.788 ; 6.492 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[4]     ; clk                                           ; 6.504 ; 6.329 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[5]     ; clk                                           ; 6.208 ; 6.107 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[6]     ; clk                                           ; 7.056 ; 6.839 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[7]     ; clk                                           ; 7.233 ; 7.059 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; g[*]      ; clk                                           ; 5.505 ; 5.223 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[0]     ; clk                                           ; 5.751 ; 5.615 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[1]     ; clk                                           ; 5.883 ; 5.657 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[2]     ; clk                                           ; 7.291 ; 7.036 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[3]     ; clk                                           ; 6.280 ; 6.152 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[4]     ; clk                                           ; 7.143 ; 6.948 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[5]     ; clk                                           ; 7.252 ; 7.163 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[6]     ; clk                                           ; 7.310 ; 7.115 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[7]     ; clk                                           ; 5.505 ; 5.223 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; grey[*]   ; clk                                           ; 6.204 ; 5.918 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[0]  ; clk                                           ; 6.364 ; 6.252 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[1]  ; clk                                           ; 6.380 ; 6.189 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[2]  ; clk                                           ; 7.275 ; 6.957 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[3]  ; clk                                           ; 6.503 ; 6.327 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[4]  ; clk                                           ; 7.356 ; 7.047 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[5]  ; clk                                           ; 8.278 ; 8.192 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[6]  ; clk                                           ; 7.331 ; 7.085 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[7]  ; clk                                           ; 6.204 ; 5.918 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; hsync     ; clk                                           ; 5.682 ; 5.467 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; r[*]      ; clk                                           ; 5.753 ; 5.572 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[0]     ; clk                                           ; 5.753 ; 5.618 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[1]     ; clk                                           ; 6.274 ; 6.119 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[2]     ; clk                                           ; 7.385 ; 7.113 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[3]     ; clk                                           ; 6.293 ; 6.153 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[4]     ; clk                                           ; 7.172 ; 6.978 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[5]     ; clk                                           ; 8.427 ; 8.414 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[6]     ; clk                                           ; 7.348 ; 7.151 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[7]     ; clk                                           ; 5.860 ; 5.572 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; sync_b    ; clk                                           ; 6.730 ; 6.545 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; vgaclk    ; clk                                           ; 0.793 ;       ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; clk                                           ; 5.945 ; 5.735 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; vgaclk    ; clk                                           ;       ; 0.790 ; Fall       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------------------------------+-------+-------+------------+----------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                  ;
+-------------+-----------------+----------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                         ; Note                                                          ;
+-------------+-----------------+----------------------------------------------------+---------------------------------------------------------------+
; 94.3 MHz    ; 94.3 MHz        ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 441.89 MHz  ; 402.09 MHz      ; final_project_fpga:final_project_fpga|dataclk      ; limit due to minimum period restriction (tmin)                ;
; 481.46 MHz  ; 238.04 MHz      ; final_project_fpga:final_project_fpga|xclk         ; limit due to minimum period restriction (tmin)                ;
; 1128.67 MHz ; 250.0 MHz       ; clk                                                ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+----------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                          ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; final_project_fpga:final_project_fpga|xclk         ; -4.107 ; -291.949      ;
; final_project_fpga:final_project_fpga|dataclk      ; -1.263 ; -22.666       ;
; clk                                                ; 24.114 ; 0.000         ;
; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 29.101 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; final_project_fpga:final_project_fpga|dataclk      ; 0.403 ; 0.000         ;
; final_project_fpga:final_project_fpga|xclk         ; 0.416 ; 0.000         ;
; clk                                                ; 0.417 ; 0.000         ;
; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.471 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                            ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; final_project_fpga:final_project_fpga|xclk         ; -3.201 ; -309.941      ;
; final_project_fpga:final_project_fpga|dataclk      ; -1.487 ; -32.714       ;
; clk                                                ; 12.299 ; 0.000         ;
; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 19.571 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'final_project_fpga:final_project_fpga|xclk'                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                                                      ; Launch Clock                                  ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -4.107 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.295      ; 5.441      ;
; -4.106 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.290      ; 5.435      ;
; -4.106 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.290      ; 5.435      ;
; -4.077 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.295      ; 5.411      ;
; -4.076 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.290      ; 5.405      ;
; -4.076 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.290      ; 5.405      ;
; -4.064 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.295      ; 5.398      ;
; -4.063 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.290      ; 5.392      ;
; -4.063 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.290      ; 5.392      ;
; -4.060 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; -0.165     ; 4.934      ;
; -4.059 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; -0.170     ; 4.928      ;
; -4.059 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; -0.170     ; 4.928      ;
; -4.041 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.294      ; 5.374      ;
; -4.040 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.289      ; 5.368      ;
; -4.040 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.289      ; 5.368      ;
; -3.925 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.294      ; 5.258      ;
; -3.924 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.289      ; 5.252      ;
; -3.924 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.289      ; 5.252      ;
; -3.918 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.294      ; 5.251      ;
; -3.917 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.289      ; 5.245      ;
; -3.917 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.289      ; 5.245      ;
; -3.865 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.294      ; 5.198      ;
; -3.864 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.289      ; 5.192      ;
; -3.864 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.289      ; 5.192      ;
; -3.785 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.280      ; 5.104      ;
; -3.784 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.275      ; 5.098      ;
; -3.784 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.275      ; 5.098      ;
; -3.763 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.281      ; 5.083      ;
; -3.762 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.276      ; 5.077      ;
; -3.762 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.276      ; 5.077      ;
; -3.755 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.280      ; 5.074      ;
; -3.754 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.275      ; 5.068      ;
; -3.754 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.275      ; 5.068      ;
; -3.742 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.280      ; 5.061      ;
; -3.741 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.275      ; 5.055      ;
; -3.741 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.275      ; 5.055      ;
; -3.738 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; -0.180     ; 4.597      ;
; -3.737 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; -0.185     ; 4.591      ;
; -3.737 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; -0.185     ; 4.591      ;
; -3.733 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.281      ; 5.053      ;
; -3.732 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.276      ; 5.047      ;
; -3.732 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.276      ; 5.047      ;
; -3.720 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.281      ; 5.040      ;
; -3.719 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.279      ; 5.037      ;
; -3.719 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.276      ; 5.034      ;
; -3.719 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.276      ; 5.034      ;
; -3.718 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.274      ; 5.031      ;
; -3.718 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.274      ; 5.031      ;
; -3.716 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; -0.179     ; 4.576      ;
; -3.715 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; -0.184     ; 4.570      ;
; -3.715 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; -0.184     ; 4.570      ;
; -3.702 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_datain_reg0   ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.281      ; 5.022      ;
; -3.701 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.276      ; 5.016      ;
; -3.701 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_we_reg        ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.276      ; 5.016      ;
; -3.698 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.294      ; 5.031      ;
; -3.697 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.289      ; 5.025      ;
; -3.697 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.289      ; 5.025      ;
; -3.697 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.280      ; 5.016      ;
; -3.696 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.275      ; 5.010      ;
; -3.696 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.275      ; 5.010      ;
; -3.677 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.278      ; 4.994      ;
; -3.676 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.273      ; 4.988      ;
; -3.676 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.273      ; 4.988      ;
; -3.672 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_datain_reg0   ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.281      ; 4.992      ;
; -3.671 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.276      ; 4.986      ;
; -3.671 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_we_reg        ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.276      ; 4.986      ;
; -3.669 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.295      ; 5.003      ;
; -3.668 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.290      ; 4.997      ;
; -3.668 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.290      ; 4.997      ;
; -3.659 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_datain_reg0   ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.281      ; 4.979      ;
; -3.658 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.276      ; 4.973      ;
; -3.658 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_we_reg        ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.276      ; 4.973      ;
; -3.655 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_datain_reg0   ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; -0.179     ; 4.515      ;
; -3.654 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; -0.184     ; 4.509      ;
; -3.654 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_we_reg        ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; -0.184     ; 4.509      ;
; -3.652 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.285      ; 4.976      ;
; -3.651 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.280      ; 4.970      ;
; -3.651 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.280      ; 4.970      ;
; -3.647 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.278      ; 4.964      ;
; -3.646 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.273      ; 4.958      ;
; -3.646 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.273      ; 4.958      ;
; -3.636 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; -0.162     ; 4.513      ;
; -3.636 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_datain_reg0   ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.280      ; 4.955      ;
; -3.635 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.275      ; 4.949      ;
; -3.635 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_we_reg        ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.275      ; 4.949      ;
; -3.634 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.278      ; 4.951      ;
; -3.633 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.273      ; 4.945      ;
; -3.633 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.273      ; 4.945      ;
; -3.630 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; -0.182     ; 4.487      ;
; -3.629 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; -0.187     ; 4.481      ;
; -3.629 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; -0.187     ; 4.481      ;
; -3.622 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.285      ; 4.946      ;
; -3.621 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.280      ; 4.940      ;
; -3.621 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.280      ; 4.940      ;
; -3.611 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.277      ; 4.927      ;
; -3.610 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.292      ; 4.941      ;
; -3.610 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.272      ; 4.921      ;
; -3.610 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.272      ; 4.921      ;
; -3.609 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.287      ; 4.935      ;
; -3.609 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.287      ; 4.935      ;
+--------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'final_project_fpga:final_project_fpga|dataclk'                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                               ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -1.263 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 2.193      ;
; -1.216 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 2.146      ;
; -1.215 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 2.145      ;
; -1.180 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.073     ; 2.109      ;
; -1.180 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.073     ; 2.109      ;
; -1.180 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.073     ; 2.109      ;
; -1.180 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.073     ; 2.109      ;
; -1.180 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.073     ; 2.109      ;
; -1.180 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.073     ; 2.109      ;
; -1.180 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.073     ; 2.109      ;
; -1.180 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.073     ; 2.109      ;
; -1.180 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.073     ; 2.109      ;
; -1.177 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 2.107      ;
; -1.139 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 2.069      ;
; -1.137 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 2.067      ;
; -1.136 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 2.066      ;
; -1.135 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 2.065      ;
; -1.125 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 2.055      ;
; -1.090 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 2.020      ;
; -1.089 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 2.019      ;
; -1.088 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 2.018      ;
; -1.082 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 2.012      ;
; -1.081 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 2.011      ;
; -1.081 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 2.011      ;
; -1.081 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 2.011      ;
; -1.081 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 2.011      ;
; -1.081 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 2.011      ;
; -1.081 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 2.011      ;
; -1.081 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 2.011      ;
; -1.081 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 2.011      ;
; -1.081 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 2.011      ;
; -1.081 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 2.011      ;
; -1.051 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.981      ;
; -1.050 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.980      ;
; -1.049 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.979      ;
; -1.014 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.944      ;
; -1.013 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.943      ;
; -1.011 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.941      ;
; -1.010 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.940      ;
; -1.009 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.939      ;
; -1.001 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.931      ;
; -1.001 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.931      ;
; -0.999 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.929      ;
; -0.992 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.922      ;
; -0.979 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.909      ;
; -0.964 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.894      ;
; -0.964 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.894      ;
; -0.963 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.893      ;
; -0.962 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.892      ;
; -0.956 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.886      ;
; -0.925 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.855      ;
; -0.925 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.855      ;
; -0.924 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.854      ;
; -0.923 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.853      ;
; -0.917 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.847      ;
; -0.907 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.837      ;
; -0.888 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.818      ;
; -0.887 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.817      ;
; -0.885 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.815      ;
; -0.884 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.814      ;
; -0.883 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.813      ;
; -0.876 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.806      ;
; -0.875 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.805      ;
; -0.875 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.805      ;
; -0.875 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.805      ;
; -0.873 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.803      ;
; -0.866 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.796      ;
; -0.866 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.796      ;
; -0.864 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.794      ;
; -0.864 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.794      ;
; -0.864 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.794      ;
; -0.864 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.794      ;
; -0.864 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.794      ;
; -0.864 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.794      ;
; -0.864 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.794      ;
; -0.864 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.794      ;
; -0.864 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.794      ;
; -0.864 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.794      ;
; -0.853 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.783      ;
; -0.840 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.770      ;
; -0.838 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.768      ;
; -0.838 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.768      ;
; -0.837 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.767      ;
; -0.836 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.766      ;
; -0.830 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.760      ;
; -0.830 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.760      ;
; -0.819 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; 0.370      ; 2.191      ;
; -0.814 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.744      ;
; -0.799 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.729      ;
; -0.799 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.729      ;
; -0.798 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.728      ;
; -0.797 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.727      ;
; -0.791 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.721      ;
; -0.791 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.721      ;
; -0.782 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.712      ;
; -0.781 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.711      ;
; -0.763 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.693      ;
; -0.762 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.692      ;
; -0.761 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.691      ;
; -0.759 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.072     ; 1.689      ;
+--------+----------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                  ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 24.114 ; final_project_fpga:final_project_fpga|counter[0] ; final_project_fpga:final_project_fpga|xclk       ; clk          ; clk         ; 25.000       ; -0.072     ; 0.816      ;
; 24.160 ; final_project_fpga:final_project_fpga|counter[0] ; final_project_fpga:final_project_fpga|counter[0] ; clk          ; clk         ; 25.000       ; -0.072     ; 0.770      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'vgapll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                         ;
+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                                                                      ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 29.101 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.200      ; 10.843     ;
; 29.102 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.202      ; 10.844     ;
; 29.331 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.200      ; 10.613     ;
; 29.332 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.202      ; 10.614     ;
; 29.452 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.200      ; 10.492     ;
; 29.453 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.202      ; 10.493     ;
; 29.464 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.196      ; 10.476     ;
; 29.466 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.197      ; 10.475     ;
; 29.476 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.198      ; 10.466     ;
; 29.509 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.195      ; 10.430     ;
; 29.694 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.196      ; 10.246     ;
; 29.696 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.197      ; 10.245     ;
; 29.706 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.198      ; 10.236     ;
; 29.739 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.195      ; 10.200     ;
; 29.755 ; vgaController:vgaCont|vcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.200      ; 10.189     ;
; 29.756 ; vgaController:vgaCont|vcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.202      ; 10.190     ;
; 29.781 ; vgaController:vgaCont|vcnt[2] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.200      ; 10.163     ;
; 29.782 ; vgaController:vgaCont|vcnt[2] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.202      ; 10.164     ;
; 29.815 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.196      ; 10.125     ;
; 29.817 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.197      ; 10.124     ;
; 29.827 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.198      ; 10.115     ;
; 29.849 ; vgaController:vgaCont|vcnt[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.200      ; 10.095     ;
; 29.850 ; vgaController:vgaCont|vcnt[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.202      ; 10.096     ;
; 29.860 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.195      ; 10.079     ;
; 29.880 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.199      ; 10.063     ;
; 29.881 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.199      ; 10.062     ;
; 29.976 ; vgaController:vgaCont|vcnt[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.200      ; 9.968      ;
; 29.977 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.186      ; 9.953      ;
; 29.977 ; vgaController:vgaCont|vcnt[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.202      ; 9.969      ;
; 29.979 ; vgaController:vgaCont|vcnt[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.200      ; 9.965      ;
; 29.980 ; vgaController:vgaCont|vcnt[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.202      ; 9.966      ;
; 29.985 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.186      ; 9.945      ;
; 30.004 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.200      ; 9.940      ;
; 30.005 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.202      ; 9.941      ;
; 30.047 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.211      ; 9.908      ;
; 30.048 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.213      ; 9.909      ;
; 30.110 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.199      ; 9.833      ;
; 30.111 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.199      ; 9.832      ;
; 30.118 ; vgaController:vgaCont|vcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.196      ; 9.822      ;
; 30.120 ; vgaController:vgaCont|vcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.197      ; 9.821      ;
; 30.130 ; vgaController:vgaCont|vcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.198      ; 9.812      ;
; 30.144 ; vgaController:vgaCont|vcnt[2] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.196      ; 9.796      ;
; 30.146 ; vgaController:vgaCont|vcnt[2] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.197      ; 9.795      ;
; 30.156 ; vgaController:vgaCont|vcnt[2] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.198      ; 9.786      ;
; 30.163 ; vgaController:vgaCont|vcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.195      ; 9.776      ;
; 30.189 ; vgaController:vgaCont|vcnt[2] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.195      ; 9.750      ;
; 30.207 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.186      ; 9.723      ;
; 30.210 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.204      ; 9.738      ;
; 30.212 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.204      ; 9.736      ;
; 30.212 ; vgaController:vgaCont|vcnt[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.196      ; 9.728      ;
; 30.214 ; vgaController:vgaCont|vcnt[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.197      ; 9.727      ;
; 30.215 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.186      ; 9.715      ;
; 30.224 ; vgaController:vgaCont|vcnt[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.198      ; 9.718      ;
; 30.231 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.183      ; 9.696      ;
; 30.231 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.199      ; 9.712      ;
; 30.232 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.199      ; 9.711      ;
; 30.250 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.203      ; 9.697      ;
; 30.257 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.214      ; 9.701      ;
; 30.257 ; vgaController:vgaCont|vcnt[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.195      ; 9.682      ;
; 30.288 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.186      ; 9.642      ;
; 30.328 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.186      ; 9.602      ;
; 30.332 ; vgaController:vgaCont|vcnt[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.200      ; 9.612      ;
; 30.333 ; vgaController:vgaCont|vcnt[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.202      ; 9.613      ;
; 30.336 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.186      ; 9.594      ;
; 30.339 ; vgaController:vgaCont|vcnt[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.196      ; 9.601      ;
; 30.341 ; vgaController:vgaCont|vcnt[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.197      ; 9.600      ;
; 30.342 ; vgaController:vgaCont|vcnt[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.196      ; 9.598      ;
; 30.344 ; vgaController:vgaCont|vcnt[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.197      ; 9.597      ;
; 30.351 ; vgaController:vgaCont|vcnt[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.198      ; 9.591      ;
; 30.354 ; vgaController:vgaCont|vcnt[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.198      ; 9.588      ;
; 30.367 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.196      ; 9.573      ;
; 30.368 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.211      ; 9.587      ;
; 30.369 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.213      ; 9.588      ;
; 30.369 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.197      ; 9.572      ;
; 30.377 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.185      ; 9.552      ;
; 30.379 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.198      ; 9.563      ;
; 30.381 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.184      ; 9.547      ;
; 30.384 ; vgaController:vgaCont|vcnt[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.195      ; 9.555      ;
; 30.387 ; vgaController:vgaCont|vcnt[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.195      ; 9.552      ;
; 30.410 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.207      ; 9.541      ;
; 30.412 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.208      ; 9.540      ;
; 30.412 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.195      ; 9.527      ;
; 30.422 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.209      ; 9.531      ;
; 30.433 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_re_reg        ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.199      ; 9.510      ;
; 30.440 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.204      ; 9.508      ;
; 30.442 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.204      ; 9.506      ;
; 30.455 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.206      ; 9.495      ;
; 30.461 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.183      ; 9.466      ;
; 30.480 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.203      ; 9.467      ;
; 30.487 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.214      ; 9.471      ;
; 30.518 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.186      ; 9.412      ;
; 30.534 ; vgaController:vgaCont|vcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.199      ; 9.409      ;
; 30.535 ; vgaController:vgaCont|vcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.199      ; 9.408      ;
; 30.550 ; vgaController:vgaCont|hcnt[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.211      ; 9.405      ;
; 30.551 ; vgaController:vgaCont|hcnt[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.213      ; 9.406      ;
; 30.560 ; vgaController:vgaCont|vcnt[2] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.199      ; 9.383      ;
; 30.561 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.204      ; 9.387      ;
; 30.561 ; vgaController:vgaCont|vcnt[2] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.199      ; 9.382      ;
; 30.563 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.204      ; 9.385      ;
; 30.582 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.183      ; 9.345      ;
+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'final_project_fpga:final_project_fpga|dataclk'                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                    ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.403 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.071      ; 0.669      ;
; 0.450 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.090      ; 0.735      ;
; 0.457 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 0.724      ;
; 0.479 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.071      ; 0.745      ;
; 0.567 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.532      ; 1.294      ;
; 0.667 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.532      ; 1.394      ;
; 0.690 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.532      ; 1.417      ;
; 0.697 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 0.964      ;
; 0.700 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 0.967      ;
; 0.700 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 0.967      ;
; 0.706 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 0.976      ;
; 0.711 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 0.980      ;
; 0.719 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 0.986      ;
; 0.730 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 0.997      ;
; 0.731 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 0.998      ;
; 0.734 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.001      ;
; 0.801 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.532      ; 1.528      ;
; 0.803 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.532      ; 1.530      ;
; 0.902 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.532      ; 1.629      ;
; 0.925 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.532      ; 1.652      ;
; 1.019 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.286      ;
; 1.019 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.286      ;
; 1.021 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.288      ;
; 1.021 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.288      ;
; 1.027 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.294      ;
; 1.028 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.532      ; 1.755      ;
; 1.029 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.296      ;
; 1.030 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.297      ;
; 1.032 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.299      ;
; 1.033 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.300      ;
; 1.034 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.301      ;
; 1.034 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.301      ;
; 1.043 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.310      ;
; 1.043 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.310      ;
; 1.043 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.310      ;
; 1.044 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.311      ;
; 1.045 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.312      ;
; 1.046 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.313      ;
; 1.050 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.317      ;
; 1.056 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.532      ; 1.783      ;
; 1.065 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.332      ;
; 1.091 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.530      ; 1.816      ;
; 1.118 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.385      ;
; 1.118 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.385      ;
; 1.121 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.388      ;
; 1.122 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.389      ;
; 1.123 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.390      ;
; 1.125 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.392      ;
; 1.139 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.406      ;
; 1.141 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.408      ;
; 1.141 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.408      ;
; 1.143 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.410      ;
; 1.149 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.416      ;
; 1.150 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.417      ;
; 1.150 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.417      ;
; 1.150 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.417      ;
; 1.151 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.418      ;
; 1.151 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.418      ;
; 1.151 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.418      ;
; 1.154 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.421      ;
; 1.156 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.423      ;
; 1.156 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.423      ;
; 1.165 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.432      ;
; 1.165 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.432      ;
; 1.166 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.433      ;
; 1.167 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.434      ;
; 1.168 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.435      ;
; 1.172 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.439      ;
; 1.240 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.507      ;
; 1.243 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.510      ;
; 1.244 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.511      ;
; 1.245 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.512      ;
; 1.247 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.514      ;
; 1.263 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.530      ;
; 1.265 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.532      ;
; 1.271 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.538      ;
; 1.272 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.539      ;
; 1.272 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.539      ;
; 1.272 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.539      ;
; 1.273 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.540      ;
; 1.273 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.540      ;
; 1.276 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.543      ;
; 1.278 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.545      ;
; 1.287 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.554      ;
; 1.288 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.072      ; 1.555      ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'final_project_fpga:final_project_fpga|xclk'                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                                                      ; Launch Clock                                  ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.416 ; final_project_fpga:final_project_fpga|counter2[0]                        ; final_project_fpga:final_project_fpga|counter2[0]                                                            ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.073      ; 0.684      ;
; 0.418 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en                                           ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.071      ; 0.684      ;
; 0.448 ; final_project_fpga:final_project_fpga|counter2[0]                        ; final_project_fpga:final_project_fpga|dataclk                                                                ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.073      ; 0.716      ;
; 0.565 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.428      ; 1.223      ;
; 0.602 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[6]    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[6]                                     ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.071      ; 0.868      ;
; 0.604 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[2] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.426      ; 1.260      ;
; 0.624 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[5]    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[5]                                     ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.070      ; 0.889      ;
; 0.628 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[0]    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[0]                                     ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.070      ; 0.893      ;
; 0.641 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.430      ; 1.301      ;
; 0.646 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[3]    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[3]                                     ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.070      ; 0.911      ;
; 0.648 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[7]    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[7]                                     ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.070      ; 0.913      ;
; 0.648 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[1]    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[1]                                     ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.070      ; 0.913      ;
; 0.680 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.429      ; 1.339      ;
; 0.720 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.430      ; 1.380      ;
; 0.748 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a5~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.428      ; 1.406      ;
; 0.764 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.446      ; 1.440      ;
; 0.788 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[4]    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[4]                                     ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.070      ; 1.053      ;
; 0.810 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[2]    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[2]                                     ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.070      ; 1.075      ;
; 0.945 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.443      ; 1.618      ;
; 0.955 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[2] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a50~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.444      ; 1.629      ;
; 0.960 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.430      ; 1.620      ;
; 0.986 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.444      ; 1.660      ;
; 0.987 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[2] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a18~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.447      ; 1.664      ;
; 1.016 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a53~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.447      ; 1.693      ;
; 1.019 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.442      ; 1.691      ;
; 1.019 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.445      ; 1.694      ;
; 1.019 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.479      ; 1.748      ;
; 1.030 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.478      ; 1.758      ;
; 1.033 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.448      ; 1.711      ;
; 1.049 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.478      ; 1.777      ;
; 1.051 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[2] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.448      ; 1.729      ;
; 1.053 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a23~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.443      ; 1.726      ;
; 1.080 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.440      ; 1.750      ;
; 1.095 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.448      ; 1.773      ;
; 1.107 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.478      ; 1.835      ;
; 1.123 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.444      ; 1.797      ;
; 1.141 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.441      ; 1.812      ;
; 1.148 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a18~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.496      ; 1.894      ;
; 1.148 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.479      ; 1.877      ;
; 1.163 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.478      ; 1.891      ;
; 1.194 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.478      ; 1.922      ;
; 1.196 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.497      ; 1.943      ;
; 1.206 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.479      ; 1.935      ;
; 1.233 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.478      ; 1.961      ;
; 1.234 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.497      ; 1.981      ;
; 1.260 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.477      ; 1.987      ;
; 1.263 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.479      ; 1.992      ;
; 1.270 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.447      ; 1.947      ;
; 1.272 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.497      ; 2.019      ;
; 1.282 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.497      ; 2.029      ;
; 1.290 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.497      ; 2.037      ;
; 1.296 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.478      ; 2.024      ;
; 1.301 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a21~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.459      ; 1.990      ;
; 1.310 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.477      ; 2.037      ;
; 1.312 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.478      ; 2.040      ;
; 1.312 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.475      ; 2.037      ;
; 1.315 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.476      ; 2.041      ;
; 1.322 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a5~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.476      ; 2.048      ;
; 1.322 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.477      ; 2.049      ;
; 1.323 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.474      ; 2.047      ;
; 1.329 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.479      ; 2.058      ;
; 1.330 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.478      ; 2.058      ;
; 1.331 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a5~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.477      ; 2.058      ;
; 1.344 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.487      ; 2.081      ;
; 1.345 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.479      ; 2.074      ;
; 1.348 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.479      ; 2.077      ;
; 1.348 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.477      ; 2.075      ;
; 1.355 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.475      ; 2.080      ;
; 1.356 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.459      ; 2.045      ;
; 1.361 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.479      ; 2.090      ;
; 1.365 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a55~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.459      ; 2.054      ;
; 1.365 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.461      ; 2.056      ;
; 1.369 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.478      ; 2.097      ;
; 1.374 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.458      ; 2.062      ;
; 1.374 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.487      ; 2.111      ;
; 1.377 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.477      ; 2.104      ;
; 1.377 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.474      ; 2.101      ;
; 1.380 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.465      ; 2.075      ;
; 1.380 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.487      ; 2.117      ;
; 1.385 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a49~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.463      ; 2.078      ;
; 1.386 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.478      ; 2.114      ;
; 1.399 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.486      ; 2.135      ;
; 1.402 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.478      ; 2.130      ;
; 1.403 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.476      ; 2.129      ;
; 1.410 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.486      ; 2.146      ;
; 1.413 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.486      ; 2.149      ;
; 1.418 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[7]                                     ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.071      ; 1.684      ;
; 1.418 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[6]                                     ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.071      ; 1.684      ;
; 1.418 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[5]                                     ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.071      ; 1.684      ;
; 1.418 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[4]                                     ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.071      ; 1.684      ;
; 1.418 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[3]                                     ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.071      ; 1.684      ;
; 1.418 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[2]                                     ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.071      ; 1.684      ;
; 1.418 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[1]                                     ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.071      ; 1.684      ;
; 1.418 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[0]                                     ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.071      ; 1.684      ;
; 1.422 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.486      ; 2.158      ;
; 1.422 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.487      ; 2.159      ;
; 1.423 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.477      ; 2.150      ;
; 1.428 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_we_reg        ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.478      ; 2.156      ;
; 1.434 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.479      ; 2.163      ;
; 1.436 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.478      ; 2.164      ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                  ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.417 ; final_project_fpga:final_project_fpga|counter[0] ; final_project_fpga:final_project_fpga|counter[0] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.684      ;
; 0.450 ; final_project_fpga:final_project_fpga|counter[0] ; final_project_fpga:final_project_fpga|xclk       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.717      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'vgapll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                      ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.471 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|address_reg_b[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|out_address_reg_b[0]             ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|address_reg_b[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|out_address_reg_b[1]             ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.651 ; vgaController:vgaCont|vcnt[9]                                                                ; vgaController:vgaCont|vcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.920      ;
; 0.693 ; vgaController:vgaCont|hcnt[1]                                                                ; vgaController:vgaCont|hcnt[1]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.697 ; vgaController:vgaCont|hcnt[2]                                                                ; vgaController:vgaCont|hcnt[2]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.965      ;
; 0.705 ; vgaController:vgaCont|hcnt[3]                                                                ; vgaController:vgaCont|hcnt[3]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.707 ; vgaController:vgaCont|vcnt[7]                                                                ; vgaController:vgaCont|vcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.976      ;
; 0.711 ; vgaController:vgaCont|hcnt[4]                                                                ; vgaController:vgaCont|hcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; vgaController:vgaCont|vcnt[2]                                                                ; vgaController:vgaCont|vcnt[2]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.980      ;
; 0.716 ; vgaController:vgaCont|hcnt[5]                                                                ; vgaController:vgaCont|hcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.984      ;
; 0.716 ; vgaController:vgaCont|hcnt[6]                                                                ; vgaController:vgaCont|hcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.984      ;
; 0.716 ; vgaController:vgaCont|vcnt[3]                                                                ; vgaController:vgaCont|vcnt[3]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.985      ;
; 0.718 ; vgaController:vgaCont|hcnt[7]                                                                ; vgaController:vgaCont|hcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.986      ;
; 0.719 ; vgaController:vgaCont|hcnt[9]                                                                ; vgaController:vgaCont|hcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.987      ;
; 0.720 ; vgaController:vgaCont|hcnt[0]                                                                ; vgaController:vgaCont|hcnt[0]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.988      ;
; 0.721 ; vgaController:vgaCont|hcnt[8]                                                                ; vgaController:vgaCont|hcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.989      ;
; 0.723 ; vgaController:vgaCont|vcnt[5]                                                                ; vgaController:vgaCont|vcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.992      ;
; 0.723 ; vgaController:vgaCont|vcnt[6]                                                                ; vgaController:vgaCont|vcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.992      ;
; 0.723 ; vgaController:vgaCont|vcnt[8]                                                                ; vgaController:vgaCont|vcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.992      ;
; 0.723 ; vgaController:vgaCont|hcnt[2]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.314      ;
; 0.735 ; vgaController:vgaCont|vcnt[0]                                                                ; vgaController:vgaCont|vcnt[0]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.004      ;
; 0.796 ; vgaController:vgaCont|hcnt[0]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.387      ;
; 0.809 ; vgaController:vgaCont|hcnt[1]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.400      ;
; 0.975 ; vgaController:vgaCont|vcnt[1]                                                                ; vgaController:vgaCont|vcnt[1]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.244      ;
; 0.988 ; vgaController:vgaCont|vcnt[4]                                                                ; vgaController:vgaCont|vcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.257      ;
; 1.015 ; vgaController:vgaCont|hcnt[0]                                                                ; vgaController:vgaCont|hcnt[1]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.283      ;
; 1.016 ; vgaController:vgaCont|hcnt[2]                                                                ; vgaController:vgaCont|hcnt[3]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.284      ;
; 1.017 ; vgaController:vgaCont|hcnt[1]                                                                ; vgaController:vgaCont|hcnt[2]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.285      ;
; 1.027 ; vgaController:vgaCont|hcnt[3]                                                                ; vgaController:vgaCont|hcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.028 ; vgaController:vgaCont|hcnt[4]                                                                ; vgaController:vgaCont|hcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; vgaController:vgaCont|vcnt[2]                                                                ; vgaController:vgaCont|vcnt[3]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.297      ;
; 1.030 ; vgaController:vgaCont|hcnt[0]                                                                ; vgaController:vgaCont|hcnt[2]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.298      ;
; 1.031 ; vgaController:vgaCont|vcnt[7]                                                                ; vgaController:vgaCont|vcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.300      ;
; 1.031 ; vgaController:vgaCont|hcnt[2]                                                                ; vgaController:vgaCont|hcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.299      ;
; 1.033 ; vgaController:vgaCont|vcnt[0]                                                                ; vgaController:vgaCont|vcnt[1]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.302      ;
; 1.035 ; vgaController:vgaCont|hcnt[6]                                                                ; vgaController:vgaCont|hcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.303      ;
; 1.038 ; vgaController:vgaCont|hcnt[5]                                                                ; vgaController:vgaCont|hcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.306      ;
; 1.040 ; vgaController:vgaCont|hcnt[8]                                                                ; vgaController:vgaCont|hcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.308      ;
; 1.040 ; vgaController:vgaCont|vcnt[3]                                                                ; vgaController:vgaCont|vcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.309      ;
; 1.042 ; vgaController:vgaCont|vcnt[8]                                                                ; vgaController:vgaCont|vcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.311      ;
; 1.042 ; vgaController:vgaCont|hcnt[7]                                                                ; vgaController:vgaCont|hcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.310      ;
; 1.042 ; vgaController:vgaCont|vcnt[6]                                                                ; vgaController:vgaCont|vcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.311      ;
; 1.045 ; vgaController:vgaCont|hcnt[4]                                                                ; vgaController:vgaCont|hcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.313      ;
; 1.045 ; vgaController:vgaCont|vcnt[2]                                                                ; vgaController:vgaCont|vcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.314      ;
; 1.047 ; vgaController:vgaCont|vcnt[5]                                                                ; vgaController:vgaCont|vcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.316      ;
; 1.048 ; vgaController:vgaCont|vcnt[0]                                                                ; vgaController:vgaCont|vcnt[2]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.317      ;
; 1.050 ; vgaController:vgaCont|hcnt[6]                                                                ; vgaController:vgaCont|hcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.318      ;
; 1.057 ; vgaController:vgaCont|vcnt[6]                                                                ; vgaController:vgaCont|vcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.326      ;
; 1.078 ; vgaController:vgaCont|hcnt[2]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.670      ;
; 1.080 ; vgaController:vgaCont|hcnt[2]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a55~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.673      ;
; 1.114 ; vgaController:vgaCont|hcnt[1]                                                                ; vgaController:vgaCont|hcnt[3]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.382      ;
; 1.120 ; vgaController:vgaCont|hcnt[3]                                                                ; vgaController:vgaCont|hcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.388      ;
; 1.125 ; vgaController:vgaCont|vcnt[7]                                                                ; vgaController:vgaCont|vcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.394      ;
; 1.128 ; vgaController:vgaCont|hcnt[2]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.721      ;
; 1.135 ; vgaController:vgaCont|hcnt[5]                                                                ; vgaController:vgaCont|hcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.403      ;
; 1.136 ; vgaController:vgaCont|vcnt[3]                                                                ; vgaController:vgaCont|vcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.405      ;
; 1.137 ; vgaController:vgaCont|hcnt[0]                                                                ; vgaController:vgaCont|hcnt[3]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.405      ;
; 1.138 ; vgaController:vgaCont|hcnt[2]                                                                ; vgaController:vgaCont|hcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.406      ;
; 1.139 ; vgaController:vgaCont|hcnt[1]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.731      ;
; 1.139 ; vgaController:vgaCont|hcnt[1]                                                                ; vgaController:vgaCont|hcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.407      ;
; 1.139 ; vgaController:vgaCont|hcnt[7]                                                                ; vgaController:vgaCont|hcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.407      ;
; 1.146 ; vgaController:vgaCont|vcnt[5]                                                                ; vgaController:vgaCont|vcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.415      ;
; 1.148 ; vgaController:vgaCont|hcnt[1]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a21~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.741      ;
; 1.149 ; vgaController:vgaCont|hcnt[1]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.742      ;
; 1.149 ; vgaController:vgaCont|hcnt[3]                                                                ; vgaController:vgaCont|hcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.417      ;
; 1.150 ; vgaController:vgaCont|hcnt[4]                                                                ; vgaController:vgaCont|hcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.418      ;
; 1.150 ; vgaController:vgaCont|vcnt[2]                                                                ; vgaController:vgaCont|vcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.419      ;
; 1.152 ; vgaController:vgaCont|hcnt[0]                                                                ; vgaController:vgaCont|hcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.420      ;
; 1.153 ; vgaController:vgaCont|hcnt[2]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a21~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.746      ;
; 1.153 ; vgaController:vgaCont|hcnt[2]                                                                ; vgaController:vgaCont|hcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.421      ;
; 1.155 ; vgaController:vgaCont|vcnt[0]                                                                ; vgaController:vgaCont|vcnt[3]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.424      ;
; 1.157 ; vgaController:vgaCont|hcnt[6]                                                                ; vgaController:vgaCont|hcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.425      ;
; 1.160 ; vgaController:vgaCont|hcnt[5]                                                                ; vgaController:vgaCont|hcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.428      ;
; 1.162 ; vgaController:vgaCont|vcnt[3]                                                                ; vgaController:vgaCont|vcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.431      ;
; 1.164 ; vgaController:vgaCont|vcnt[6]                                                                ; vgaController:vgaCont|vcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.433      ;
; 1.167 ; vgaController:vgaCont|hcnt[4]                                                                ; vgaController:vgaCont|hcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.435      ;
; 1.167 ; vgaController:vgaCont|vcnt[2]                                                                ; vgaController:vgaCont|vcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.436      ;
; 1.169 ; vgaController:vgaCont|vcnt[5]                                                                ; vgaController:vgaCont|vcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.438      ;
; 1.170 ; vgaController:vgaCont|vcnt[0]                                                                ; vgaController:vgaCont|vcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.439      ;
; 1.172 ; vgaController:vgaCont|hcnt[1]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.771      ;
; 1.198 ; vgaController:vgaCont|hcnt[1]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.793      ;
; 1.206 ; vgaController:vgaCont|hcnt[1]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a49~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.367      ; 1.803      ;
; 1.236 ; vgaController:vgaCont|hcnt[1]                                                                ; vgaController:vgaCont|hcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.504      ;
; 1.242 ; vgaController:vgaCont|hcnt[3]                                                                ; vgaController:vgaCont|hcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.510      ;
; 1.257 ; vgaController:vgaCont|hcnt[5]                                                                ; vgaController:vgaCont|hcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.525      ;
; 1.258 ; vgaController:vgaCont|vcnt[3]                                                                ; vgaController:vgaCont|vcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.527      ;
; 1.259 ; vgaController:vgaCont|hcnt[0]                                                                ; vgaController:vgaCont|hcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.527      ;
; 1.260 ; vgaController:vgaCont|hcnt[2]                                                                ; vgaController:vgaCont|hcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.528      ;
; 1.261 ; vgaController:vgaCont|hcnt[1]                                                                ; vgaController:vgaCont|hcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.529      ;
; 1.265 ; vgaController:vgaCont|hcnt[9]                                                                ; vgaController:vgaCont|hcnt[0]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.533      ;
; 1.265 ; vgaController:vgaCont|hcnt[9]                                                                ; vgaController:vgaCont|hcnt[1]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.533      ;
; 1.265 ; vgaController:vgaCont|hcnt[9]                                                                ; vgaController:vgaCont|hcnt[2]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.533      ;
; 1.265 ; vgaController:vgaCont|hcnt[9]                                                                ; vgaController:vgaCont|hcnt[3]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.533      ;
; 1.265 ; vgaController:vgaCont|hcnt[9]                                                                ; vgaController:vgaCont|hcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.533      ;
; 1.265 ; vgaController:vgaCont|hcnt[9]                                                                ; vgaController:vgaCont|hcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.533      ;
; 1.265 ; vgaController:vgaCont|hcnt[9]                                                                ; vgaController:vgaCont|hcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.533      ;
; 1.265 ; vgaController:vgaCont|hcnt[9]                                                                ; vgaController:vgaCont|hcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.533      ;
; 1.265 ; vgaController:vgaCont|hcnt[9]                                                                ; vgaController:vgaCont|hcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.533      ;
; 1.268 ; vgaController:vgaCont|vcnt[5]                                                                ; vgaController:vgaCont|vcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.537      ;
; 1.271 ; vgaController:vgaCont|hcnt[3]                                                                ; vgaController:vgaCont|hcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.539      ;
+-------+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'final_project_fpga:final_project_fpga|xclk'                                                                                                                                       ;
+--------+--------------+----------------+------------+--------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                                      ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------+--------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a18~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a21~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a21~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a23~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a23~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a49~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a49~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a50~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a50~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a53~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a53~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a55~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a55~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a5~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a5~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_we_reg        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|counter2[0]                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|dataclk                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[0]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[1]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[2]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[3]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[4]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[5]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[6]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[7]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[0]                                     ;
+--------+--------------+----------------+------------+--------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'final_project_fpga:final_project_fpga|dataclk'                                                                                                           ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+----------------------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9]      ;
; 0.223  ; 0.439        ; 0.216          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]      ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6]      ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]      ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8]      ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]      ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]      ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9]      ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6]      ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]      ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8]      ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]      ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]      ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9]      ;
; 0.375  ; 0.559        ; 0.184          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]      ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|firstVref|clk                                  ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|oldhref|clk                                    ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|x[0]|clk                                       ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|x[1]|clk                                       ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|x[2]|clk                                       ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|x[3]|clk                                       ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|x[4]|clk                                       ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|x[5]|clk                                       ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|x[6]|clk                                       ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|x[7]|clk                                       ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|x[8]|clk                                       ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|y[0]|clk                                       ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|y[1]|clk                                       ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|y[2]|clk                                       ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|y[3]|clk                                       ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|y[4]|clk                                       ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|y[5]|clk                                       ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|y[6]|clk                                       ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|y[7]|clk                                       ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|y[8]|clk                                       ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|y[9]|clk                                       ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|dataclk~clkctrl|inclk[0]                                ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|dataclk~clkctrl|outclk                                  ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|x[9]|clk                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|dataclk|q                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|dataclk|q                                               ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|x[9]|clk                                       ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|dataclk~clkctrl|inclk[0]                                ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|dataclk~clkctrl|outclk                                  ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|firstVref|clk                                  ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|oldhref|clk                                    ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|x[0]|clk                                       ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|x[1]|clk                                       ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|x[2]|clk                                       ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+
; 12.299 ; 12.515       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|counter[0]             ;
; 12.299 ; 12.483       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|counter[0]             ;
; 12.299 ; 12.515       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|xclk                   ;
; 12.299 ; 12.483       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|xclk                   ;
; 12.417 ; 12.417       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0]           ;
; 12.417 ; 12.417       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; vgapll|altpll_component|auto_generated|pll1|observablevcoout ;
; 12.431 ; 12.431       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|counter[0]|clk                            ;
; 12.431 ; 12.431       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|xclk|clk                                  ;
; 12.449 ; 12.449       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                  ;
; 12.453 ; 12.453       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                    ;
; 12.453 ; 12.453       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                      ;
; 12.465 ; 12.465       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; vgapll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                  ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                  ;
; 12.534 ; 12.534       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; vgapll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 12.547 ; 12.547       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                    ;
; 12.547 ; 12.547       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                      ;
; 12.551 ; 12.551       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                  ;
; 12.568 ; 12.568       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|counter[0]|clk                            ;
; 12.568 ; 12.568       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|xclk|clk                                  ;
; 12.583 ; 12.583       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0]           ;
; 12.583 ; 12.583       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; vgapll|altpll_component|auto_generated|pll1|observablevcoout ;
; 21.000 ; 25.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                          ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; clk   ; Rise       ; final_project_fpga:final_project_fpga|counter[0]             ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; clk   ; Rise       ; final_project_fpga:final_project_fpga|xclk                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'vgapll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 19.571 ; 19.787       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|hcnt[0]                                                                                ;
; 19.571 ; 19.787       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|hcnt[1]                                                                                ;
; 19.571 ; 19.787       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|hcnt[2]                                                                                ;
; 19.571 ; 19.787       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|hcnt[3]                                                                                ;
; 19.571 ; 19.787       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|hcnt[4]                                                                                ;
; 19.571 ; 19.787       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|hcnt[5]                                                                                ;
; 19.571 ; 19.787       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|hcnt[6]                                                                                ;
; 19.571 ; 19.787       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|hcnt[7]                                                                                ;
; 19.571 ; 19.787       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|hcnt[8]                                                                                ;
; 19.571 ; 19.787       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|hcnt[9]                                                                                ;
; 19.571 ; 19.787       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|vcnt[0]                                                                                ;
; 19.571 ; 19.787       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|vcnt[1]                                                                                ;
; 19.571 ; 19.787       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|vcnt[2]                                                                                ;
; 19.571 ; 19.787       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|vcnt[3]                                                                                ;
; 19.571 ; 19.787       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|vcnt[4]                                                                                ;
; 19.571 ; 19.787       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|vcnt[5]                                                                                ;
; 19.571 ; 19.787       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|vcnt[6]                                                                                ;
; 19.571 ; 19.787       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|vcnt[7]                                                                                ;
; 19.571 ; 19.787       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|vcnt[8]                                                                                ;
; 19.571 ; 19.787       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|vcnt[9]                                                                                ;
; 19.573 ; 19.789       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|address_reg_b[0]                 ;
; 19.573 ; 19.789       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|address_reg_b[1]                 ;
; 19.573 ; 19.789       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|out_address_reg_b[0]             ;
; 19.573 ; 19.789       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|out_address_reg_b[1]             ;
; 19.573 ; 19.789       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|rden_b_store                     ;
; 19.573 ; 19.789       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|oldhsync                                                                               ;
; 19.593 ; 19.823       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1                     ;
; 19.593 ; 19.823       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~portb_address_reg0  ;
; 19.593 ; 19.823       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~portb_re_reg        ;
; 19.593 ; 19.823       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2                     ;
; 19.593 ; 19.823       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~portb_address_reg0  ;
; 19.593 ; 19.823       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~portb_re_reg        ;
; 19.594 ; 19.824       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3                     ;
; 19.594 ; 19.824       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32                    ;
; 19.594 ; 19.824       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~portb_address_reg0 ;
; 19.594 ; 19.824       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~portb_re_reg       ;
; 19.594 ; 19.824       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35                    ;
; 19.594 ; 19.824       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~portb_address_reg0 ;
; 19.594 ; 19.824       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~portb_re_reg       ;
; 19.594 ; 19.824       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38                    ;
; 19.594 ; 19.824       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ;
; 19.594 ; 19.824       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_re_reg       ;
; 19.594 ; 19.824       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39                    ;
; 19.594 ; 19.824       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~portb_address_reg0 ;
; 19.594 ; 19.824       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~portb_re_reg       ;
; 19.594 ; 19.824       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~portb_address_reg0  ;
; 19.594 ; 19.824       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~portb_re_reg        ;
; 19.594 ; 19.824       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4                     ;
; 19.594 ; 19.824       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~portb_address_reg0  ;
; 19.594 ; 19.824       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~portb_re_reg        ;
; 19.594 ; 19.824       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a5                     ;
; 19.594 ; 19.824       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a5~portb_address_reg0  ;
; 19.594 ; 19.824       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a5~portb_re_reg        ;
; 19.595 ; 19.825       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0                     ;
; 19.595 ; 19.825       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 19.595 ; 19.825       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~portb_re_reg        ;
; 19.595 ; 19.825       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33                    ;
; 19.595 ; 19.825       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~portb_address_reg0 ;
; 19.595 ; 19.825       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~portb_re_reg       ;
; 19.595 ; 19.825       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a50                    ;
; 19.595 ; 19.825       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a50~portb_address_reg0 ;
; 19.595 ; 19.825       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a50~portb_re_reg       ;
; 19.595 ; 19.825       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51                    ;
; 19.595 ; 19.825       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51~portb_address_reg0 ;
; 19.595 ; 19.825       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51~portb_re_reg       ;
; 19.595 ; 19.825       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6                     ;
; 19.595 ; 19.825       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_address_reg0  ;
; 19.595 ; 19.825       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_re_reg        ;
; 19.595 ; 19.825       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7                     ;
; 19.595 ; 19.825       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_address_reg0  ;
; 19.595 ; 19.825       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_re_reg        ;
; 19.596 ; 19.826       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17                    ;
; 19.596 ; 19.826       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ;
; 19.596 ; 19.826       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_re_reg       ;
; 19.596 ; 19.826       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22                    ;
; 19.596 ; 19.826       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~portb_address_reg0 ;
; 19.596 ; 19.826       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~portb_re_reg       ;
; 19.596 ; 19.826       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a23                    ;
; 19.596 ; 19.826       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a23~portb_address_reg0 ;
; 19.596 ; 19.826       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a23~portb_re_reg       ;
; 19.596 ; 19.826       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37                    ;
; 19.596 ; 19.826       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~portb_address_reg0 ;
; 19.596 ; 19.826       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~portb_re_reg       ;
; 19.596 ; 19.826       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a53                    ;
; 19.596 ; 19.826       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a53~portb_address_reg0 ;
; 19.596 ; 19.826       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a53~portb_re_reg       ;
; 19.597 ; 19.827       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16                    ;
; 19.597 ; 19.827       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~portb_address_reg0 ;
; 19.597 ; 19.827       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~portb_re_reg       ;
; 19.597 ; 19.827       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a18                    ;
; 19.597 ; 19.827       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a18~portb_address_reg0 ;
; 19.597 ; 19.827       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a18~portb_re_reg       ;
; 19.597 ; 19.827       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19                    ;
; 19.597 ; 19.827       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19~portb_address_reg0 ;
; 19.597 ; 19.827       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19~portb_re_reg       ;
; 19.597 ; 19.827       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20                    ;
; 19.597 ; 19.827       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~portb_address_reg0 ;
; 19.597 ; 19.827       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~portb_re_reg       ;
; 19.597 ; 19.827       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a21                    ;
; 19.597 ; 19.827       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a21~portb_address_reg0 ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                              ;
+-------------+-----------------------------------------------+-------+-------+------------+-----------------------------------------------+
; Data Port   ; Clock Port                                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                               ;
+-------------+-----------------------------------------------+-------+-------+------------+-----------------------------------------------+
; href        ; final_project_fpga:final_project_fpga|dataclk ; 4.854 ; 4.736 ; Rise       ; final_project_fpga:final_project_fpga|dataclk ;
; vref        ; final_project_fpga:final_project_fpga|dataclk ; 4.440 ; 4.409 ; Rise       ; final_project_fpga:final_project_fpga|dataclk ;
; digital[*]  ; final_project_fpga:final_project_fpga|xclk    ; 2.710 ; 2.719 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[0] ; final_project_fpga:final_project_fpga|xclk    ; 2.360 ; 2.405 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[1] ; final_project_fpga:final_project_fpga|xclk    ; 2.532 ; 2.607 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[2] ; final_project_fpga:final_project_fpga|xclk    ; 2.471 ; 2.571 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[3] ; final_project_fpga:final_project_fpga|xclk    ; 2.340 ; 2.410 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[4] ; final_project_fpga:final_project_fpga|xclk    ; 0.229 ; 0.479 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[5] ; final_project_fpga:final_project_fpga|xclk    ; 2.710 ; 2.719 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[6] ; final_project_fpga:final_project_fpga|xclk    ; 2.372 ; 2.453 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[7] ; final_project_fpga:final_project_fpga|xclk    ; 2.499 ; 2.620 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
; href        ; final_project_fpga:final_project_fpga|xclk    ; 4.163 ; 4.211 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
; vref        ; final_project_fpga:final_project_fpga|xclk    ; 4.213 ; 4.377 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
+-------------+-----------------------------------------------+-------+-------+------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                 ;
+-------------+-----------------------------------------------+--------+--------+------------+-----------------------------------------------+
; Data Port   ; Clock Port                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                               ;
+-------------+-----------------------------------------------+--------+--------+------------+-----------------------------------------------+
; href        ; final_project_fpga:final_project_fpga|dataclk ; -2.944 ; -3.039 ; Rise       ; final_project_fpga:final_project_fpga|dataclk ;
; vref        ; final_project_fpga:final_project_fpga|dataclk ; -2.596 ; -2.711 ; Rise       ; final_project_fpga:final_project_fpga|dataclk ;
; digital[*]  ; final_project_fpga:final_project_fpga|xclk    ; 0.125  ; -0.107 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[0] ; final_project_fpga:final_project_fpga|xclk    ; -1.916 ; -1.948 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[1] ; final_project_fpga:final_project_fpga|xclk    ; -2.097 ; -2.167 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[2] ; final_project_fpga:final_project_fpga|xclk    ; -2.038 ; -2.133 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[3] ; final_project_fpga:final_project_fpga|xclk    ; -1.897 ; -1.953 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[4] ; final_project_fpga:final_project_fpga|xclk    ; 0.125  ; -0.107 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[5] ; final_project_fpga:final_project_fpga|xclk    ; -2.253 ; -2.251 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[6] ; final_project_fpga:final_project_fpga|xclk    ; -1.928 ; -1.995 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[7] ; final_project_fpga:final_project_fpga|xclk    ; -2.067 ; -2.181 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
; href        ; final_project_fpga:final_project_fpga|xclk    ; -3.569 ; -3.678 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
; vref        ; final_project_fpga:final_project_fpga|xclk    ; -3.411 ; -3.549 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
+-------------+-----------------------------------------------+--------+--------+------------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                         ;
+-----------+-----------------------------------------------+--------+--------+------------+----------------------------------------------------+
; Data Port ; Clock Port                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+-----------+-----------------------------------------------+--------+--------+------------+----------------------------------------------------+
; poopen    ; final_project_fpga:final_project_fpga|dataclk ; 8.258  ; 7.970  ; Rise       ; final_project_fpga:final_project_fpga|dataclk      ;
; xclk      ; final_project_fpga:final_project_fpga|xclk    ; 3.937  ;        ; Rise       ; final_project_fpga:final_project_fpga|xclk         ;
; xclk      ; final_project_fpga:final_project_fpga|xclk    ;        ; 3.800  ; Fall       ; final_project_fpga:final_project_fpga|xclk         ;
; b[*]      ; clk                                           ; 12.120 ; 11.488 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[0]     ; clk                                           ; 9.974  ; 9.634  ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[1]     ; clk                                           ; 11.438 ; 11.146 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[2]     ; clk                                           ; 11.574 ; 10.994 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[3]     ; clk                                           ; 11.926 ; 11.255 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[4]     ; clk                                           ; 11.657 ; 11.086 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[5]     ; clk                                           ; 11.383 ; 10.882 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[6]     ; clk                                           ; 12.120 ; 11.477 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[7]     ; clk                                           ; 11.775 ; 11.488 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; g[*]      ; clk                                           ; 12.593 ; 11.889 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[0]     ; clk                                           ; 9.966  ; 9.636  ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[1]     ; clk                                           ; 10.315 ; 9.925  ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[2]     ; clk                                           ; 12.593 ; 11.876 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[3]     ; clk                                           ; 11.396 ; 10.930 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[4]     ; clk                                           ; 12.306 ; 11.656 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[5]     ; clk                                           ; 12.407 ; 11.889 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[6]     ; clk                                           ; 12.368 ; 11.740 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[7]     ; clk                                           ; 10.048 ; 9.697  ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; grey[*]   ; clk                                           ; 13.472 ; 12.919 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[0]  ; clk                                           ; 10.546 ; 10.242 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[1]  ; clk                                           ; 10.808 ; 10.398 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[2]  ; clk                                           ; 12.571 ; 11.812 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[3]  ; clk                                           ; 11.628 ; 11.110 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[4]  ; clk                                           ; 12.530 ; 11.742 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[5]  ; clk                                           ; 13.472 ; 12.919 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[6]  ; clk                                           ; 12.409 ; 11.714 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[7]  ; clk                                           ; 10.758 ; 10.336 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; hsync     ; clk                                           ; 7.060  ; 6.638  ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; r[*]      ; clk                                           ; 13.604 ; 13.126 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[0]     ; clk                                           ; 9.968  ; 9.640  ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[1]     ; clk                                           ; 10.725 ; 10.322 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[2]     ; clk                                           ; 12.689 ; 11.952 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[3]     ; clk                                           ; 11.411 ; 10.933 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[4]     ; clk                                           ; 12.336 ; 11.690 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[5]     ; clk                                           ; 13.604 ; 13.126 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[6]     ; clk                                           ; 12.406 ; 11.774 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[7]     ; clk                                           ; 10.403 ; 10.021 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; sync_b    ; clk                                           ; 8.322  ; 7.947  ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; vgaclk    ; clk                                           ; 1.409  ;        ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; clk                                           ; 7.583  ; 7.145  ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; vgaclk    ; clk                                           ;        ; 1.401  ; Fall       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------------------------------+--------+--------+------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                               ;
+-----------+-----------------------------------------------+-------+-------+------------+----------------------------------------------------+
; Data Port ; Clock Port                                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+-----------+-----------------------------------------------+-------+-------+------------+----------------------------------------------------+
; poopen    ; final_project_fpga:final_project_fpga|dataclk ; 7.525 ; 7.138 ; Rise       ; final_project_fpga:final_project_fpga|dataclk      ;
; xclk      ; final_project_fpga:final_project_fpga|xclk    ; 3.875 ;       ; Rise       ; final_project_fpga:final_project_fpga|xclk         ;
; xclk      ; final_project_fpga:final_project_fpga|xclk    ;       ; 3.742 ; Fall       ; final_project_fpga:final_project_fpga|xclk         ;
; b[*]      ; clk                                           ; 5.763 ; 5.451 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[0]     ; clk                                           ; 5.763 ; 5.451 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[1]     ; clk                                           ; 7.022 ; 6.731 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[2]     ; clk                                           ; 6.203 ; 5.872 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[3]     ; clk                                           ; 6.682 ; 6.234 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[4]     ; clk                                           ; 6.391 ; 6.096 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[5]     ; clk                                           ; 6.122 ; 5.903 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[6]     ; clk                                           ; 6.932 ; 6.543 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[7]     ; clk                                           ; 7.226 ; 6.914 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; g[*]      ; clk                                           ; 5.510 ; 5.133 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[0]     ; clk                                           ; 5.755 ; 5.453 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[1]     ; clk                                           ; 5.886 ; 5.497 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[2]     ; clk                                           ; 7.180 ; 6.719 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[3]     ; clk                                           ; 6.172 ; 5.921 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[4]     ; clk                                           ; 7.013 ; 6.642 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[5]     ; clk                                           ; 7.103 ; 6.869 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[6]     ; clk                                           ; 7.166 ; 6.791 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[7]     ; clk                                           ; 5.510 ; 5.133 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; grey[*]   ; clk                                           ; 6.195 ; 5.750 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[0]  ; clk                                           ; 6.312 ; 6.035 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[1]  ; clk                                           ; 6.360 ; 5.951 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[2]  ; clk                                           ; 7.159 ; 6.658 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[3]  ; clk                                           ; 6.395 ; 6.094 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[4]  ; clk                                           ; 7.228 ; 6.725 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[5]  ; clk                                           ; 8.183 ; 7.920 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[6]  ; clk                                           ; 7.209 ; 6.770 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[7]  ; clk                                           ; 6.195 ; 5.750 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; hsync     ; clk                                           ; 5.707 ; 5.302 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; r[*]      ; clk                                           ; 5.758 ; 5.443 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[0]     ; clk                                           ; 5.758 ; 5.457 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[1]     ; clk                                           ; 6.281 ; 5.879 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[2]     ; clk                                           ; 7.274 ; 6.793 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[3]     ; clk                                           ; 6.188 ; 5.925 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[4]     ; clk                                           ; 7.043 ; 6.675 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[5]     ; clk                                           ; 8.312 ; 8.118 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[6]     ; clk                                           ; 7.203 ; 6.824 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[7]     ; clk                                           ; 5.851 ; 5.443 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; sync_b    ; clk                                           ; 6.661 ; 6.299 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; vgaclk    ; clk                                           ; 1.117 ;       ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; clk                                           ; 5.937 ; 5.556 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; vgaclk    ; clk                                           ;       ; 1.108 ; Fall       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------------------------------+-------+-------+------------+----------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                          ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; final_project_fpga:final_project_fpga|xclk         ; -1.358 ; -86.192       ;
; final_project_fpga:final_project_fpga|dataclk      ; -0.091 ; -0.346        ;
; clk                                                ; 24.581 ; 0.000         ;
; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 34.427 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; final_project_fpga:final_project_fpga|dataclk      ; 0.187 ; 0.000         ;
; final_project_fpga:final_project_fpga|xclk         ; 0.193 ; 0.000         ;
; clk                                                ; 0.194 ; 0.000         ;
; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.194 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                            ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; final_project_fpga:final_project_fpga|xclk         ; -1.000 ; -107.000      ;
; final_project_fpga:final_project_fpga|dataclk      ; -1.000 ; -22.000       ;
; clk                                                ; 11.938 ; 0.000         ;
; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 19.588 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'final_project_fpga:final_project_fpga|xclk'                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                                                      ; Launch Clock                                  ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -1.358 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.149      ; 2.516      ;
; -1.358 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.149      ; 2.516      ;
; -1.356 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.152      ; 2.517      ;
; -1.345 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.149      ; 2.503      ;
; -1.345 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.149      ; 2.503      ;
; -1.343 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.152      ; 2.504      ;
; -1.339 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.149      ; 2.497      ;
; -1.339 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.149      ; 2.497      ;
; -1.338 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; -0.049     ; 2.298      ;
; -1.338 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; -0.049     ; 2.298      ;
; -1.337 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.152      ; 2.498      ;
; -1.336 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; -0.046     ; 2.299      ;
; -1.334 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.149      ; 2.492      ;
; -1.334 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.149      ; 2.492      ;
; -1.332 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.152      ; 2.493      ;
; -1.303 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.149      ; 2.461      ;
; -1.303 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.149      ; 2.461      ;
; -1.301 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.152      ; 2.462      ;
; -1.290 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.149      ; 2.448      ;
; -1.290 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.149      ; 2.448      ;
; -1.288 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.152      ; 2.449      ;
; -1.281 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.149      ; 2.439      ;
; -1.281 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.149      ; 2.439      ;
; -1.279 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.152      ; 2.440      ;
; -1.265 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; -0.044     ; 2.230      ;
; -1.215 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.142      ; 2.366      ;
; -1.215 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.142      ; 2.366      ;
; -1.213 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.145      ; 2.367      ;
; -1.205 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.154      ; 2.368      ;
; -1.202 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.142      ; 2.353      ;
; -1.202 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.142      ; 2.353      ;
; -1.200 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.145      ; 2.354      ;
; -1.197 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.149      ; 2.355      ;
; -1.197 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.149      ; 2.355      ;
; -1.196 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.142      ; 2.347      ;
; -1.196 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.142      ; 2.347      ;
; -1.195 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.152      ; 2.356      ;
; -1.195 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; -0.056     ; 2.148      ;
; -1.195 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; -0.056     ; 2.148      ;
; -1.194 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.145      ; 2.348      ;
; -1.193 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; -0.053     ; 2.149      ;
; -1.191 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.142      ; 2.342      ;
; -1.191 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.142      ; 2.342      ;
; -1.189 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.145      ; 2.343      ;
; -1.185 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.144      ; 2.338      ;
; -1.185 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.144      ; 2.338      ;
; -1.183 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.147      ; 2.339      ;
; -1.181 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.149      ; 2.339      ;
; -1.181 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.149      ; 2.339      ;
; -1.179 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.152      ; 2.340      ;
; -1.172 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.144      ; 2.325      ;
; -1.172 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.144      ; 2.325      ;
; -1.170 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.147      ; 2.326      ;
; -1.166 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.144      ; 2.319      ;
; -1.166 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.144      ; 2.319      ;
; -1.165 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.143      ; 2.317      ;
; -1.165 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_we_reg        ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.143      ; 2.317      ;
; -1.165 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; -0.054     ; 2.120      ;
; -1.165 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; -0.054     ; 2.120      ;
; -1.164 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.147      ; 2.320      ;
; -1.163 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_datain_reg0   ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.146      ; 2.318      ;
; -1.163 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; -0.051     ; 2.121      ;
; -1.161 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.144      ; 2.314      ;
; -1.161 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.144      ; 2.314      ;
; -1.160 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.142      ; 2.311      ;
; -1.160 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.142      ; 2.311      ;
; -1.159 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.147      ; 2.315      ;
; -1.158 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.145      ; 2.312      ;
; -1.152 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.143      ; 2.304      ;
; -1.152 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_we_reg        ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.143      ; 2.304      ;
; -1.150 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a21~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.152      ; 2.311      ;
; -1.150 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a21~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.152      ; 2.311      ;
; -1.150 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_datain_reg0   ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.146      ; 2.305      ;
; -1.148 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a21~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.155      ; 2.312      ;
; -1.147 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.142      ; 2.298      ;
; -1.147 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.142      ; 2.298      ;
; -1.147 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a21~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.152      ; 2.308      ;
; -1.147 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a21~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.152      ; 2.308      ;
; -1.146 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.149      ; 2.304      ;
; -1.146 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.149      ; 2.304      ;
; -1.146 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.154      ; 2.309      ;
; -1.146 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.143      ; 2.298      ;
; -1.146 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_we_reg        ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.143      ; 2.298      ;
; -1.145 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.145      ; 2.299      ;
; -1.145 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; -0.055     ; 2.099      ;
; -1.145 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_we_reg        ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; -0.055     ; 2.099      ;
; -1.145 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a21~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.155      ; 2.309      ;
; -1.144 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.152      ; 2.305      ;
; -1.144 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.152      ; 2.305      ;
; -1.144 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.152      ; 2.305      ;
; -1.144 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_datain_reg0   ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.146      ; 2.299      ;
; -1.143 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_datain_reg0   ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; -0.052     ; 2.100      ;
; -1.142 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~porta_datain_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.155      ; 2.306      ;
; -1.141 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.143      ; 2.293      ;
; -1.141 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_we_reg        ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.143      ; 2.293      ;
; -1.141 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.152      ; 2.302      ;
; -1.141 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.152      ; 2.302      ;
; -1.139 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.149      ; 2.297      ;
; -1.139 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.149      ; 2.297      ;
; -1.139 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_datain_reg0   ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.146      ; 2.294      ;
+--------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'final_project_fpga:final_project_fpga|dataclk'                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                               ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -0.091 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.035     ; 1.043      ;
; -0.087 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.035     ; 1.039      ;
; -0.086 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.036     ; 1.037      ;
; -0.076 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.035     ; 1.028      ;
; -0.040 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.036     ; 0.991      ;
; -0.038 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.035     ; 0.990      ;
; -0.023 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.035     ; 0.975      ;
; -0.022 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.036     ; 0.973      ;
; -0.020 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.035     ; 0.972      ;
; -0.019 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.035     ; 0.971      ;
; -0.018 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.036     ; 0.969      ;
; -0.016 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.035     ; 0.968      ;
; -0.016 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.036     ; 0.967      ;
; -0.011 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.036     ; 0.962      ;
; -0.009 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.035     ; 0.961      ;
; -0.008 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.035     ; 0.960      ;
; 0.028  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.036     ; 0.923      ;
; 0.029  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.035     ; 0.923      ;
; 0.030  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.035     ; 0.922      ;
; 0.033  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.036     ; 0.918      ;
; 0.040  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.036     ; 0.911      ;
; 0.045  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.035     ; 0.907      ;
; 0.046  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.036     ; 0.905      ;
; 0.047  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.035     ; 0.905      ;
; 0.048  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.035     ; 0.904      ;
; 0.048  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.036     ; 0.903      ;
; 0.049  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.035     ; 0.903      ;
; 0.050  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.036     ; 0.901      ;
; 0.051  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.035     ; 0.901      ;
; 0.052  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.035     ; 0.900      ;
; 0.052  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.036     ; 0.899      ;
; 0.057  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.036     ; 0.894      ;
; 0.058  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.035     ; 0.894      ;
; 0.059  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.035     ; 0.893      ;
; 0.060  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.035     ; 0.892      ;
; 0.064  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.036     ; 0.887      ;
; 0.070  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.038     ; 0.879      ;
; 0.070  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.038     ; 0.879      ;
; 0.070  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.038     ; 0.879      ;
; 0.070  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.038     ; 0.879      ;
; 0.070  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.038     ; 0.879      ;
; 0.070  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.038     ; 0.879      ;
; 0.070  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.038     ; 0.879      ;
; 0.070  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.038     ; 0.879      ;
; 0.070  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.038     ; 0.879      ;
; 0.081  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.037     ; 0.869      ;
; 0.081  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.037     ; 0.869      ;
; 0.081  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.037     ; 0.869      ;
; 0.081  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.037     ; 0.869      ;
; 0.081  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.037     ; 0.869      ;
; 0.081  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.037     ; 0.869      ;
; 0.081  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.037     ; 0.869      ;
; 0.081  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.037     ; 0.869      ;
; 0.081  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.037     ; 0.869      ;
; 0.081  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.037     ; 0.869      ;
; 0.096  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.036     ; 0.855      ;
; 0.097  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.035     ; 0.855      ;
; 0.097  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.035     ; 0.855      ;
; 0.098  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.035     ; 0.854      ;
; 0.099  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.036     ; 0.852      ;
; 0.100  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; 0.154      ; 1.041      ;
; 0.101  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.036     ; 0.850      ;
; 0.104  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.036     ; 0.847      ;
; 0.108  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.036     ; 0.843      ;
; 0.111  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; 0.154      ; 1.030      ;
; 0.113  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.035     ; 0.839      ;
; 0.114  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.036     ; 0.837      ;
; 0.114  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.035     ; 0.838      ;
; 0.115  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.036     ; 0.836      ;
; 0.115  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.035     ; 0.837      ;
; 0.116  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.035     ; 0.836      ;
; 0.116  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.036     ; 0.835      ;
; 0.117  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.035     ; 0.835      ;
; 0.117  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.035     ; 0.835      ;
; 0.118  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.036     ; 0.833      ;
; 0.119  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.035     ; 0.833      ;
; 0.120  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.035     ; 0.832      ;
; 0.120  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.036     ; 0.831      ;
; 0.121  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.035     ; 0.831      ;
; 0.125  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.036     ; 0.826      ;
; 0.126  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.035     ; 0.826      ;
; 0.127  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.035     ; 0.825      ;
; 0.128  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.035     ; 0.824      ;
; 0.132  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.036     ; 0.819      ;
; 0.132  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.036     ; 0.819      ;
; 0.152  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.035     ; 0.800      ;
; 0.164  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.036     ; 0.787      ;
; 0.164  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.036     ; 0.787      ;
; 0.165  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.035     ; 0.787      ;
; 0.165  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.035     ; 0.787      ;
; 0.166  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.035     ; 0.786      ;
; 0.167  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.036     ; 0.784      ;
; 0.169  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.036     ; 0.782      ;
; 0.170  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; 0.154      ; 0.971      ;
; 0.178  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.037     ; 0.772      ;
; 0.178  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.037     ; 0.772      ;
; 0.178  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.037     ; 0.772      ;
; 0.178  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.037     ; 0.772      ;
; 0.178  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.037     ; 0.772      ;
; 0.178  ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 1.000        ; -0.037     ; 0.772      ;
+--------+----------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                  ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 24.581 ; final_project_fpga:final_project_fpga|counter[0] ; final_project_fpga:final_project_fpga|xclk       ; clk          ; clk         ; 25.000       ; -0.036     ; 0.370      ;
; 24.592 ; final_project_fpga:final_project_fpga|counter[0] ; final_project_fpga:final_project_fpga|counter[0] ; clk          ; clk         ; 25.000       ; -0.036     ; 0.359      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'vgapll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                         ;
+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                                                                      ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 34.427 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.111      ; 5.398      ;
; 34.427 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.110      ; 5.397      ;
; 34.597 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.111      ; 5.228      ;
; 34.597 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.110      ; 5.227      ;
; 34.612 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.107      ; 5.209      ;
; 34.613 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.111      ; 5.212      ;
; 34.613 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.110      ; 5.211      ;
; 34.614 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.108      ; 5.208      ;
; 34.621 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.109      ; 5.202      ;
; 34.641 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.105      ; 5.178      ;
; 34.690 ; vgaController:vgaCont|vcnt[2] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.111      ; 5.135      ;
; 34.690 ; vgaController:vgaCont|vcnt[2] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.110      ; 5.134      ;
; 34.782 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.107      ; 5.039      ;
; 34.784 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.108      ; 5.038      ;
; 34.791 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.109      ; 5.032      ;
; 34.798 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.107      ; 5.023      ;
; 34.800 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.108      ; 5.022      ;
; 34.807 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.109      ; 5.016      ;
; 34.811 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.105      ; 5.008      ;
; 34.817 ; vgaController:vgaCont|vcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.111      ; 5.008      ;
; 34.817 ; vgaController:vgaCont|vcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.110      ; 5.007      ;
; 34.827 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.105      ; 4.992      ;
; 34.830 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.109      ; 4.993      ;
; 34.831 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.109      ; 4.992      ;
; 34.875 ; vgaController:vgaCont|vcnt[2] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.107      ; 4.946      ;
; 34.877 ; vgaController:vgaCont|vcnt[2] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.108      ; 4.945      ;
; 34.884 ; vgaController:vgaCont|vcnt[2] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.109      ; 4.939      ;
; 34.893 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.102      ; 4.923      ;
; 34.904 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.102      ; 4.912      ;
; 34.904 ; vgaController:vgaCont|vcnt[2] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.105      ; 4.915      ;
; 34.904 ; vgaController:vgaCont|vcnt[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.111      ; 4.921      ;
; 34.904 ; vgaController:vgaCont|vcnt[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.110      ; 4.920      ;
; 34.910 ; vgaController:vgaCont|vcnt[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.111      ; 4.915      ;
; 34.910 ; vgaController:vgaCont|vcnt[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.110      ; 4.914      ;
; 34.941 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.111      ; 4.884      ;
; 34.941 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.110      ; 4.883      ;
; 34.948 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.111      ; 4.877      ;
; 34.948 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.110      ; 4.876      ;
; 34.968 ; vgaController:vgaCont|vcnt[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.111      ; 4.857      ;
; 34.968 ; vgaController:vgaCont|vcnt[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.110      ; 4.856      ;
; 35.000 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.109      ; 4.823      ;
; 35.001 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.109      ; 4.822      ;
; 35.002 ; vgaController:vgaCont|vcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.107      ; 4.819      ;
; 35.004 ; vgaController:vgaCont|vcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.108      ; 4.818      ;
; 35.011 ; vgaController:vgaCont|vcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.109      ; 4.812      ;
; 35.016 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.109      ; 4.807      ;
; 35.017 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.109      ; 4.806      ;
; 35.031 ; vgaController:vgaCont|vcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.105      ; 4.788      ;
; 35.032 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.098      ; 4.780      ;
; 35.037 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.110      ; 4.787      ;
; 35.044 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.110      ; 4.780      ;
; 35.049 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.101      ; 4.766      ;
; 35.055 ; vgaController:vgaCont|vcnt[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.111      ; 4.770      ;
; 35.055 ; vgaController:vgaCont|vcnt[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.110      ; 4.769      ;
; 35.057 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.116      ; 4.773      ;
; 35.063 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.102      ; 4.753      ;
; 35.074 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.102      ; 4.742      ;
; 35.078 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.109      ; 4.745      ;
; 35.079 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.102      ; 4.737      ;
; 35.089 ; vgaController:vgaCont|vcnt[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.107      ; 4.732      ;
; 35.090 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.102      ; 4.726      ;
; 35.091 ; vgaController:vgaCont|vcnt[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.108      ; 4.731      ;
; 35.093 ; vgaController:vgaCont|vcnt[2] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.109      ; 4.730      ;
; 35.094 ; vgaController:vgaCont|vcnt[2] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.109      ; 4.729      ;
; 35.095 ; vgaController:vgaCont|vcnt[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.107      ; 4.726      ;
; 35.097 ; vgaController:vgaCont|vcnt[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.108      ; 4.725      ;
; 35.098 ; vgaController:vgaCont|vcnt[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.109      ; 4.725      ;
; 35.099 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.100      ; 4.715      ;
; 35.101 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.111      ; 4.724      ;
; 35.101 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.110      ; 4.723      ;
; 35.104 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.099      ; 4.709      ;
; 35.104 ; vgaController:vgaCont|vcnt[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.109      ; 4.719      ;
; 35.118 ; vgaController:vgaCont|vcnt[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.105      ; 4.701      ;
; 35.124 ; vgaController:vgaCont|vcnt[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.105      ; 4.695      ;
; 35.126 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.107      ; 4.695      ;
; 35.128 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.108      ; 4.694      ;
; 35.133 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.107      ; 4.688      ;
; 35.135 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.108      ; 4.687      ;
; 35.135 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.109      ; 4.688      ;
; 35.142 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.109      ; 4.681      ;
; 35.153 ; vgaController:vgaCont|vcnt[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.107      ; 4.668      ;
; 35.155 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.105      ; 4.664      ;
; 35.155 ; vgaController:vgaCont|vcnt[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.108      ; 4.667      ;
; 35.156 ; vgaController:vgaCont|vcnt[2] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.102      ; 4.660      ;
; 35.162 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.105      ; 4.657      ;
; 35.162 ; vgaController:vgaCont|vcnt[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.109      ; 4.661      ;
; 35.167 ; vgaController:vgaCont|vcnt[2] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.102      ; 4.649      ;
; 35.182 ; vgaController:vgaCont|vcnt[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.105      ; 4.637      ;
; 35.183 ; vgaController:vgaCont|hcnt[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.111      ; 4.642      ;
; 35.183 ; vgaController:vgaCont|hcnt[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.110      ; 4.641      ;
; 35.202 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.098      ; 4.610      ;
; 35.207 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.110      ; 4.617      ;
; 35.212 ; vgaController:vgaCont|hcnt[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.111      ; 4.613      ;
; 35.212 ; vgaController:vgaCont|hcnt[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.110      ; 4.612      ;
; 35.214 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.110      ; 4.610      ;
; 35.218 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.098      ; 4.594      ;
; 35.219 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.101      ; 4.596      ;
; 35.220 ; vgaController:vgaCont|vcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.109      ; 4.603      ;
; 35.221 ; vgaController:vgaCont|vcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.109      ; 4.602      ;
; 35.223 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.110      ; 4.601      ;
+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'final_project_fpga:final_project_fpga|dataclk'                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                    ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.187 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.036      ; 0.307      ;
; 0.196 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.044      ; 0.324      ;
; 0.198 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.035      ; 0.318      ;
; 0.265 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.234      ; 0.583      ;
; 0.299 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.035      ; 0.419      ;
; 0.305 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.035      ; 0.427      ;
; 0.309 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.035      ; 0.428      ;
; 0.311 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.036      ; 0.431      ;
; 0.315 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.036      ; 0.435      ;
; 0.318 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.035      ; 0.437      ;
; 0.319 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.035      ; 0.438      ;
; 0.320 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.234      ; 0.638      ;
; 0.333 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.234      ; 0.651      ;
; 0.391 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.234      ; 0.709      ;
; 0.392 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.234      ; 0.710      ;
; 0.445 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.234      ; 0.763      ;
; 0.448 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.036      ; 0.568      ;
; 0.449 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.035      ; 0.568      ;
; 0.454 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.035      ; 0.574      ;
; 0.458 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.234      ; 0.776      ;
; 0.460 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.036      ; 0.581      ;
; 0.464 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.035      ; 0.585      ;
; 0.467 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.035      ; 0.586      ;
; 0.467 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.035      ; 0.587      ;
; 0.469 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.035      ; 0.588      ;
; 0.470 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.035      ; 0.589      ;
; 0.477 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.035      ; 0.596      ;
; 0.480 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.035      ; 0.599      ;
; 0.505 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.232      ; 0.821      ;
; 0.511 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.036      ; 0.631      ;
; 0.512 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.035      ; 0.631      ;
; 0.514 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.036      ; 0.634      ;
; 0.517 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.234      ; 0.835      ;
; 0.518 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.035      ; 0.637      ;
; 0.518 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.035      ; 0.637      ;
; 0.518 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.035      ; 0.637      ;
; 0.520 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.035      ; 0.640      ;
; 0.521 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.035      ; 0.640      ;
; 0.521 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.035      ; 0.640      ;
; 0.523 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.036      ; 0.643      ;
; 0.524 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.036      ; 0.644      ;
; 0.524 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.036      ; 0.644      ;
; 0.526 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.036      ; 0.646      ;
; 0.527 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.036      ; 0.647      ;
; 0.527 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.036      ; 0.647      ;
; 0.530 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.234      ; 0.848      ;
; 0.531 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.035      ; 0.650      ;
; 0.532 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.035      ; 0.651      ;
; 0.533 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.035      ; 0.652      ;
; 0.533 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.036      ; 0.653      ;
; 0.534 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.035      ; 0.653      ;
; 0.535 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.035      ; 0.654      ;
; 0.536 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.035      ; 0.655      ;
; 0.543 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.035      ; 0.662      ;
; 0.577 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.036      ; 0.697      ;
; 0.580 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.036      ; 0.700      ;
; 0.583 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.036      ; 0.703      ;
; 0.584 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.035      ; 0.703      ;
; 0.584 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.035      ; 0.703      ;
; 0.584 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.035      ; 0.703      ;
; 0.585 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.034      ; 0.703      ;
; 0.585 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.034      ; 0.703      ;
; 0.585 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.034      ; 0.703      ;
; 0.585 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.034      ; 0.703      ;
; 0.585 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.034      ; 0.703      ;
; 0.585 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.034      ; 0.703      ;
; 0.585 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.034      ; 0.703      ;
; 0.585 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.034      ; 0.703      ;
; 0.585 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.034      ; 0.703      ;
; 0.585 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.034      ; 0.703      ;
; 0.586 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6]      ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|dataclk ; 0.000        ; 0.036      ; 0.706      ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'final_project_fpga:final_project_fpga|xclk'                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                                                      ; Launch Clock                                  ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.193 ; final_project_fpga:final_project_fpga|counter2[0]                        ; final_project_fpga:final_project_fpga|counter2[0]                                                            ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en                                           ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.314      ;
; 0.198 ; final_project_fpga:final_project_fpga|counter2[0]                        ; final_project_fpga:final_project_fpga|dataclk                                                                ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.037      ; 0.319      ;
; 0.224 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.225      ; 0.553      ;
; 0.246 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[2] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.224      ; 0.574      ;
; 0.256 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[6]    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[6]                                     ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.376      ;
; 0.261 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.228      ; 0.593      ;
; 0.262 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[5]    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[5]                                     ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.382      ;
; 0.263 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[0]    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[0]                                     ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.383      ;
; 0.272 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[3]    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[3]                                     ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.392      ;
; 0.273 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[7]    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[7]                                     ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.393      ;
; 0.274 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[1]    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[1]                                     ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.394      ;
; 0.285 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.226      ; 0.615      ;
; 0.306 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.228      ; 0.638      ;
; 0.312 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a5~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.226      ; 0.642      ;
; 0.323 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[4]    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[4]                                     ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.443      ;
; 0.330 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.233      ; 0.667      ;
; 0.334 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[2]    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[2]                                     ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.454      ;
; 0.398 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.256      ; 0.778      ;
; 0.403 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.255      ; 0.782      ;
; 0.406 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.255      ; 0.785      ;
; 0.420 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.228      ; 0.752      ;
; 0.422 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.235      ; 0.761      ;
; 0.427 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.255      ; 0.806      ;
; 0.439 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[2] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a50~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.233      ; 0.776      ;
; 0.441 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.235      ; 0.780      ;
; 0.446 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.236      ; 0.786      ;
; 0.448 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.234      ; 0.786      ;
; 0.450 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[2] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a18~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.234      ; 0.788      ;
; 0.455 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.256      ; 0.835      ;
; 0.466 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a23~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.234      ; 0.804      ;
; 0.467 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.255      ; 0.846      ;
; 0.471 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.231      ; 0.806      ;
; 0.472 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a18~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.262      ; 0.858      ;
; 0.472 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.255      ; 0.851      ;
; 0.473 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.236      ; 0.813      ;
; 0.474 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[2] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.236      ; 0.814      ;
; 0.476 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a53~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.234      ; 0.814      ;
; 0.484 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.264      ; 0.872      ;
; 0.488 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.256      ; 0.868      ;
; 0.495 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.264      ; 0.883      ;
; 0.502 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.254      ; 0.880      ;
; 0.504 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.236      ; 0.844      ;
; 0.506 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.235      ; 0.845      ;
; 0.515 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.264      ; 0.903      ;
; 0.519 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.264      ; 0.907      ;
; 0.522 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.233      ; 0.859      ;
; 0.522 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.256      ; 0.902      ;
; 0.528 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.253      ; 0.905      ;
; 0.539 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.253      ; 0.916      ;
; 0.540 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.252      ; 0.916      ;
; 0.544 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.254      ; 0.922      ;
; 0.545 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.256      ; 0.925      ;
; 0.548 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.264      ; 0.936      ;
; 0.548 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.252      ; 0.924      ;
; 0.550 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.255      ; 0.929      ;
; 0.550 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.253      ; 0.927      ;
; 0.551 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a5~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.253      ; 0.928      ;
; 0.553 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.255      ; 0.932      ;
; 0.553 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.251      ; 0.928      ;
; 0.554 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.254      ; 0.932      ;
; 0.556 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.256      ; 0.936      ;
; 0.557 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.256      ; 0.937      ;
; 0.562 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a5~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.254      ; 0.940      ;
; 0.565 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.237      ; 0.906      ;
; 0.565 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.252      ; 0.941      ;
; 0.566 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.253      ; 0.943      ;
; 0.568 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.253      ; 0.945      ;
; 0.569 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.259      ; 0.952      ;
; 0.572 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.255      ; 0.951      ;
; 0.581 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.259      ; 0.964      ;
; 0.582 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.251      ; 0.957      ;
; 0.584 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.259      ; 0.967      ;
; 0.584 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.255      ; 0.963      ;
; 0.591 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.253      ; 0.968      ;
; 0.592 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.258      ; 0.974      ;
; 0.593 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.255      ; 0.972      ;
; 0.593 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.252      ; 0.969      ;
; 0.594 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.258      ; 0.976      ;
; 0.594 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.255      ; 0.973      ;
; 0.599 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.258      ; 0.981      ;
; 0.603 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a5~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.253      ; 0.980      ;
; 0.604 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.251      ; 0.979      ;
; 0.605 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.255      ; 0.984      ;
; 0.605 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.259      ; 0.988      ;
; 0.606 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.258      ; 0.988      ;
; 0.610 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.256      ; 0.990      ;
; 0.613 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a5~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.253      ; 0.990      ;
; 0.613 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_we_reg        ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.254      ; 0.991      ;
; 0.614 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.243      ; 0.961      ;
; 0.615 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.253      ; 0.992      ;
; 0.616 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.258      ; 0.998      ;
; 0.617 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.258      ; 0.999      ;
; 0.621 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.245      ; 0.970      ;
; 0.621 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a21~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk    ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.243      ; 0.968      ;
; 0.625 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.252      ; 1.001      ;
; 0.626 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a18~porta_address_reg0 ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.262      ; 1.012      ;
; 0.627 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.255      ; 1.006      ;
; 0.627 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~porta_address_reg0  ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.251      ; 1.002      ;
; 0.627 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_we_reg       ; final_project_fpga:final_project_fpga|dataclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.256      ; 1.007      ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                  ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.194 ; final_project_fpga:final_project_fpga|counter[0] ; final_project_fpga:final_project_fpga|counter[0] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.199 ; final_project_fpga:final_project_fpga|counter[0] ; final_project_fpga:final_project_fpga|xclk       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.319      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'vgapll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                      ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.194 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|address_reg_b[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|out_address_reg_b[0]             ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|address_reg_b[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|out_address_reg_b[1]             ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.264 ; vgaController:vgaCont|hcnt[2]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.554      ;
; 0.279 ; vgaController:vgaCont|vcnt[9]                                                                ; vgaController:vgaCont|vcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.399      ;
; 0.298 ; vgaController:vgaCont|hcnt[1]                                                                ; vgaController:vgaCont|hcnt[1]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.300 ; vgaController:vgaCont|hcnt[2]                                                                ; vgaController:vgaCont|hcnt[2]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.305 ; vgaController:vgaCont|hcnt[3]                                                                ; vgaController:vgaCont|hcnt[3]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; vgaController:vgaCont|vcnt[7]                                                                ; vgaController:vgaCont|vcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; vgaController:vgaCont|vcnt[2]                                                                ; vgaController:vgaCont|vcnt[2]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; vgaController:vgaCont|hcnt[4]                                                                ; vgaController:vgaCont|hcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.310 ; vgaController:vgaCont|hcnt[0]                                                                ; vgaController:vgaCont|hcnt[0]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; vgaController:vgaCont|hcnt[5]                                                                ; vgaController:vgaCont|hcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; vgaController:vgaCont|hcnt[6]                                                                ; vgaController:vgaCont|hcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; vgaController:vgaCont|hcnt[0]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.600      ;
; 0.311 ; vgaController:vgaCont|hcnt[7]                                                                ; vgaController:vgaCont|hcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; vgaController:vgaCont|hcnt[9]                                                                ; vgaController:vgaCont|hcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; vgaController:vgaCont|vcnt[3]                                                                ; vgaController:vgaCont|vcnt[3]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; vgaController:vgaCont|hcnt[8]                                                                ; vgaController:vgaCont|hcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; vgaController:vgaCont|hcnt[1]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.603      ;
; 0.314 ; vgaController:vgaCont|vcnt[5]                                                                ; vgaController:vgaCont|vcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.434      ;
; 0.314 ; vgaController:vgaCont|vcnt[8]                                                                ; vgaController:vgaCont|vcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.434      ;
; 0.316 ; vgaController:vgaCont|vcnt[6]                                                                ; vgaController:vgaCont|vcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.319 ; vgaController:vgaCont|vcnt[0]                                                                ; vgaController:vgaCont|vcnt[0]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.439      ;
; 0.423 ; vgaController:vgaCont|vcnt[1]                                                                ; vgaController:vgaCont|vcnt[1]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.543      ;
; 0.428 ; vgaController:vgaCont|vcnt[4]                                                                ; vgaController:vgaCont|vcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.548      ;
; 0.442 ; vgaController:vgaCont|hcnt[2]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.733      ;
; 0.445 ; vgaController:vgaCont|hcnt[2]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a55~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.737      ;
; 0.447 ; vgaController:vgaCont|hcnt[1]                                                                ; vgaController:vgaCont|hcnt[2]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.454 ; vgaController:vgaCont|hcnt[3]                                                                ; vgaController:vgaCont|hcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; vgaController:vgaCont|vcnt[7]                                                                ; vgaController:vgaCont|vcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.457 ; vgaController:vgaCont|hcnt[0]                                                                ; vgaController:vgaCont|hcnt[1]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; vgaController:vgaCont|hcnt[2]                                                                ; vgaController:vgaCont|hcnt[3]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; vgaController:vgaCont|hcnt[5]                                                                ; vgaController:vgaCont|hcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; vgaController:vgaCont|hcnt[7]                                                                ; vgaController:vgaCont|hcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; vgaController:vgaCont|vcnt[3]                                                                ; vgaController:vgaCont|vcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; vgaController:vgaCont|hcnt[0]                                                                ; vgaController:vgaCont|hcnt[2]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; vgaController:vgaCont|hcnt[2]                                                                ; vgaController:vgaCont|hcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.581      ;
; 0.463 ; vgaController:vgaCont|vcnt[5]                                                                ; vgaController:vgaCont|vcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.583      ;
; 0.465 ; vgaController:vgaCont|vcnt[2]                                                                ; vgaController:vgaCont|vcnt[3]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; vgaController:vgaCont|hcnt[4]                                                                ; vgaController:vgaCont|hcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.468 ; vgaController:vgaCont|hcnt[6]                                                                ; vgaController:vgaCont|hcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; vgaController:vgaCont|vcnt[0]                                                                ; vgaController:vgaCont|vcnt[1]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; vgaController:vgaCont|vcnt[2]                                                                ; vgaController:vgaCont|vcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; vgaController:vgaCont|hcnt[4]                                                                ; vgaController:vgaCont|hcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.470 ; vgaController:vgaCont|hcnt[8]                                                                ; vgaController:vgaCont|hcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.590      ;
; 0.471 ; vgaController:vgaCont|hcnt[2]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.763      ;
; 0.471 ; vgaController:vgaCont|vcnt[0]                                                                ; vgaController:vgaCont|vcnt[2]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.591      ;
; 0.471 ; vgaController:vgaCont|hcnt[6]                                                                ; vgaController:vgaCont|hcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.591      ;
; 0.472 ; vgaController:vgaCont|vcnt[8]                                                                ; vgaController:vgaCont|vcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.592      ;
; 0.474 ; vgaController:vgaCont|vcnt[6]                                                                ; vgaController:vgaCont|vcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.594      ;
; 0.477 ; vgaController:vgaCont|vcnt[6]                                                                ; vgaController:vgaCont|vcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.597      ;
; 0.480 ; vgaController:vgaCont|hcnt[2]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a21~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.772      ;
; 0.480 ; vgaController:vgaCont|hcnt[1]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.771      ;
; 0.490 ; vgaController:vgaCont|hcnt[1]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a21~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.782      ;
; 0.491 ; vgaController:vgaCont|hcnt[1]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.783      ;
; 0.502 ; vgaController:vgaCont|hcnt[1]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 0.797      ;
; 0.507 ; vgaController:vgaCont|hcnt[1]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.799      ;
; 0.510 ; vgaController:vgaCont|hcnt[1]                                                                ; vgaController:vgaCont|hcnt[3]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.630      ;
; 0.513 ; vgaController:vgaCont|hcnt[1]                                                                ; vgaController:vgaCont|hcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.633      ;
; 0.516 ; vgaController:vgaCont|hcnt[1]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a49~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.809      ;
; 0.517 ; vgaController:vgaCont|hcnt[3]                                                                ; vgaController:vgaCont|hcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; vgaController:vgaCont|vcnt[7]                                                                ; vgaController:vgaCont|vcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.520 ; vgaController:vgaCont|hcnt[3]                                                                ; vgaController:vgaCont|hcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.522 ; vgaController:vgaCont|hcnt[5]                                                                ; vgaController:vgaCont|hcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.523 ; vgaController:vgaCont|vcnt[3]                                                                ; vgaController:vgaCont|vcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.643      ;
; 0.523 ; vgaController:vgaCont|hcnt[7]                                                                ; vgaController:vgaCont|hcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.643      ;
; 0.523 ; vgaController:vgaCont|hcnt[0]                                                                ; vgaController:vgaCont|hcnt[3]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.643      ;
; 0.524 ; vgaController:vgaCont|hcnt[9]                                                                ; vgaController:vgaCont|hcnt[0]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.644      ;
; 0.524 ; vgaController:vgaCont|hcnt[9]                                                                ; vgaController:vgaCont|hcnt[1]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.644      ;
; 0.524 ; vgaController:vgaCont|hcnt[9]                                                                ; vgaController:vgaCont|hcnt[2]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.644      ;
; 0.524 ; vgaController:vgaCont|hcnt[9]                                                                ; vgaController:vgaCont|hcnt[3]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.644      ;
; 0.524 ; vgaController:vgaCont|hcnt[9]                                                                ; vgaController:vgaCont|hcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.644      ;
; 0.524 ; vgaController:vgaCont|hcnt[9]                                                                ; vgaController:vgaCont|hcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.644      ;
; 0.524 ; vgaController:vgaCont|hcnt[9]                                                                ; vgaController:vgaCont|hcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.644      ;
; 0.524 ; vgaController:vgaCont|hcnt[9]                                                                ; vgaController:vgaCont|hcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.644      ;
; 0.524 ; vgaController:vgaCont|hcnt[9]                                                                ; vgaController:vgaCont|hcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.644      ;
; 0.524 ; vgaController:vgaCont|hcnt[2]                                                                ; vgaController:vgaCont|hcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.644      ;
; 0.525 ; vgaController:vgaCont|hcnt[5]                                                                ; vgaController:vgaCont|hcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.645      ;
; 0.526 ; vgaController:vgaCont|vcnt[3]                                                                ; vgaController:vgaCont|vcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.646      ;
; 0.526 ; vgaController:vgaCont|vcnt[5]                                                                ; vgaController:vgaCont|vcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.646      ;
; 0.526 ; vgaController:vgaCont|hcnt[0]                                                                ; vgaController:vgaCont|hcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.646      ;
; 0.527 ; vgaController:vgaCont|hcnt[2]                                                                ; vgaController:vgaCont|hcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.647      ;
; 0.529 ; vgaController:vgaCont|vcnt[5]                                                                ; vgaController:vgaCont|vcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.649      ;
; 0.531 ; vgaController:vgaCont|vcnt[2]                                                                ; vgaController:vgaCont|vcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.651      ;
; 0.532 ; vgaController:vgaCont|hcnt[4]                                                                ; vgaController:vgaCont|hcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.652      ;
; 0.534 ; vgaController:vgaCont|vcnt[0]                                                                ; vgaController:vgaCont|vcnt[3]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.654      ;
; 0.534 ; vgaController:vgaCont|hcnt[6]                                                                ; vgaController:vgaCont|hcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.654      ;
; 0.534 ; vgaController:vgaCont|vcnt[2]                                                                ; vgaController:vgaCont|vcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.654      ;
; 0.535 ; vgaController:vgaCont|hcnt[4]                                                                ; vgaController:vgaCont|hcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.655      ;
; 0.537 ; vgaController:vgaCont|vcnt[0]                                                                ; vgaController:vgaCont|vcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.657      ;
; 0.540 ; vgaController:vgaCont|vcnt[6]                                                                ; vgaController:vgaCont|vcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.660      ;
; 0.572 ; vgaController:vgaCont|vcnt[1]                                                                ; vgaController:vgaCont|vcnt[2]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.692      ;
; 0.576 ; vgaController:vgaCont|hcnt[1]                                                                ; vgaController:vgaCont|hcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.696      ;
; 0.579 ; vgaController:vgaCont|hcnt[1]                                                                ; vgaController:vgaCont|hcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.699      ;
; 0.583 ; vgaController:vgaCont|hcnt[3]                                                                ; vgaController:vgaCont|hcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.703      ;
; 0.586 ; vgaController:vgaCont|vcnt[4]                                                                ; vgaController:vgaCont|vcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.706      ;
; 0.586 ; vgaController:vgaCont|hcnt[3]                                                                ; vgaController:vgaCont|hcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.706      ;
; 0.588 ; vgaController:vgaCont|hcnt[5]                                                                ; vgaController:vgaCont|hcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.708      ;
; 0.589 ; vgaController:vgaCont|vcnt[4]                                                                ; vgaController:vgaCont|vcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.709      ;
; 0.589 ; vgaController:vgaCont|vcnt[3]                                                                ; vgaController:vgaCont|vcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.709      ;
+-------+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'final_project_fpga:final_project_fpga|xclk'                                                                                                                                       ;
+--------+--------------+----------------+------------+--------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                                      ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------+--------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a18~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a21~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a21~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a23~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a23~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a49~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a49~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a50~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a50~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a53~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a53~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a55~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a55~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a5~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a5~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|counter2[0]                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|dataclk                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[0]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[1]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[2]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[3]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[4]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[5]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[6]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[7]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[0]                                     ;
+--------+--------------+----------------+------------+--------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'final_project_fpga:final_project_fpga|dataclk'                                                                                                           ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+----------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9]      ;
; 0.242  ; 0.426        ; 0.184          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]      ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6]      ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]      ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8]      ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]      ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]      ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9]      ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]      ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]      ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9]      ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6]      ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]      ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8]      ;
; 0.353  ; 0.569        ; 0.216          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]      ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|x[9]|clk                                       ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|firstVref|clk                                  ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|oldhref|clk                                    ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|x[0]|clk                                       ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|x[1]|clk                                       ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|x[2]|clk                                       ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|x[3]|clk                                       ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|x[4]|clk                                       ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|x[5]|clk                                       ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|x[6]|clk                                       ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|x[7]|clk                                       ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|x[8]|clk                                       ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|y[0]|clk                                       ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|y[1]|clk                                       ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|y[2]|clk                                       ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|y[3]|clk                                       ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|y[4]|clk                                       ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|y[5]|clk                                       ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|y[6]|clk                                       ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|y[7]|clk                                       ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|y[8]|clk                                       ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|y[9]|clk                                       ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|dataclk~clkctrl|inclk[0]                                ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|dataclk~clkctrl|outclk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|dataclk|q                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|dataclk|q                                               ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|dataclk~clkctrl|inclk[0]                                ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|dataclk~clkctrl|outclk                                  ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|y[0]|clk                                       ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|y[1]|clk                                       ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|y[2]|clk                                       ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|y[3]|clk                                       ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|y[4]|clk                                       ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; final_project_fpga:final_project_fpga|dataclk ; Rise       ; final_project_fpga|cam_cont|y[5]|clk                                       ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+
; 11.938 ; 12.122       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|counter[0]             ;
; 11.938 ; 12.122       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|xclk                   ;
; 12.097 ; 12.097       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0]           ;
; 12.097 ; 12.097       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; vgapll|altpll_component|auto_generated|pll1|observablevcoout ;
; 12.118 ; 12.118       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|counter[0]|clk                            ;
; 12.118 ; 12.118       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|xclk|clk                                  ;
; 12.123 ; 12.123       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                  ;
; 12.125 ; 12.125       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; vgapll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 12.142 ; 12.142       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                    ;
; 12.142 ; 12.142       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                      ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                  ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                  ;
; 12.659 ; 12.875       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|counter[0]             ;
; 12.659 ; 12.875       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|xclk                   ;
; 12.858 ; 12.858       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                    ;
; 12.858 ; 12.858       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                      ;
; 12.875 ; 12.875       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; vgapll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 12.877 ; 12.877       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                  ;
; 12.881 ; 12.881       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|counter[0]|clk                            ;
; 12.881 ; 12.881       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|xclk|clk                                  ;
; 12.902 ; 12.902       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0]           ;
; 12.902 ; 12.902       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; vgapll|altpll_component|auto_generated|pll1|observablevcoout ;
; 21.000 ; 25.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                          ;
; 23.000 ; 25.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; final_project_fpga:final_project_fpga|counter[0]             ;
; 23.000 ; 25.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; final_project_fpga:final_project_fpga|xclk                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'vgapll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 19.588 ; 19.818       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17                    ;
; 19.588 ; 19.818       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ;
; 19.588 ; 19.818       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_re_reg       ;
; 19.588 ; 19.818       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a49                    ;
; 19.588 ; 19.818       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a49~portb_address_reg0 ;
; 19.588 ; 19.818       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a49~portb_re_reg       ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0                     ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~portb_re_reg        ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16                    ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~portb_address_reg0 ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~portb_re_reg       ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a18                    ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a18~portb_address_reg0 ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a18~portb_re_reg       ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19                    ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19~portb_address_reg0 ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19~portb_re_reg       ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20                    ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~portb_address_reg0 ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~portb_re_reg       ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22                    ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~portb_address_reg0 ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~portb_re_reg       ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3                     ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35                    ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~portb_address_reg0 ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~portb_re_reg       ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38                    ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_re_reg       ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~portb_address_reg0  ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~portb_re_reg        ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a5                     ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a5~portb_address_reg0  ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a5~portb_re_reg        ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6                     ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_address_reg0  ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_re_reg        ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1                     ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~portb_address_reg0  ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~portb_re_reg        ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2                     ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a21                    ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a21~portb_address_reg0 ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a21~portb_re_reg       ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a23                    ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a23~portb_address_reg0 ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a23~portb_re_reg       ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~portb_address_reg0  ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~portb_re_reg        ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32                    ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~portb_address_reg0 ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~portb_re_reg       ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33                    ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~portb_address_reg0 ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~portb_re_reg       ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34                    ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~portb_address_reg0 ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~portb_re_reg       ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36                    ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~portb_address_reg0 ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~portb_re_reg       ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37                    ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~portb_address_reg0 ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~portb_re_reg       ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39                    ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~portb_address_reg0 ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~portb_re_reg       ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4                     ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48                    ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48~portb_address_reg0 ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48~portb_re_reg       ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~portb_address_reg0  ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~portb_re_reg        ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a50                    ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a50~portb_address_reg0 ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a50~portb_re_reg       ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51                    ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51~portb_address_reg0 ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51~portb_re_reg       ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52                    ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52~portb_address_reg0 ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52~portb_re_reg       ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a53                    ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a53~portb_address_reg0 ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a53~portb_re_reg       ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54                    ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~portb_address_reg0 ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~portb_re_reg       ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a55                    ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a55~portb_address_reg0 ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a55~portb_re_reg       ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7                     ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_address_reg0  ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_re_reg        ;
; 19.649 ; 19.879       ; 0.230          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0                     ;
; 19.649 ; 19.879       ; 0.230          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16                    ;
; 19.649 ; 19.879       ; 0.230          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19                    ;
; 19.649 ; 19.879       ; 0.230          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3                     ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                              ;
+-------------+-----------------------------------------------+-------+-------+------------+-----------------------------------------------+
; Data Port   ; Clock Port                                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                               ;
+-------------+-----------------------------------------------+-------+-------+------------+-----------------------------------------------+
; href        ; final_project_fpga:final_project_fpga|dataclk ; 2.297 ; 3.034 ; Rise       ; final_project_fpga:final_project_fpga|dataclk ;
; vref        ; final_project_fpga:final_project_fpga|dataclk ; 2.100 ; 2.797 ; Rise       ; final_project_fpga:final_project_fpga|dataclk ;
; digital[*]  ; final_project_fpga:final_project_fpga|xclk    ; 1.379 ; 1.973 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[0] ; final_project_fpga:final_project_fpga|xclk    ; 1.198 ; 1.793 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[1] ; final_project_fpga:final_project_fpga|xclk    ; 1.264 ; 1.846 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[2] ; final_project_fpga:final_project_fpga|xclk    ; 1.260 ; 1.831 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[3] ; final_project_fpga:final_project_fpga|xclk    ; 1.192 ; 1.779 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[4] ; final_project_fpga:final_project_fpga|xclk    ; 0.120 ; 0.439 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[5] ; final_project_fpga:final_project_fpga|xclk    ; 1.379 ; 1.973 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[6] ; final_project_fpga:final_project_fpga|xclk    ; 1.231 ; 1.820 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[7] ; final_project_fpga:final_project_fpga|xclk    ; 1.291 ; 1.862 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
; href        ; final_project_fpga:final_project_fpga|xclk    ; 2.023 ; 2.721 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
; vref        ; final_project_fpga:final_project_fpga|xclk    ; 2.103 ; 2.735 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
+-------------+-----------------------------------------------+-------+-------+------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                 ;
+-------------+-----------------------------------------------+--------+--------+------------+-----------------------------------------------+
; Data Port   ; Clock Port                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                               ;
+-------------+-----------------------------------------------+--------+--------+------------+-----------------------------------------------+
; href        ; final_project_fpga:final_project_fpga|dataclk ; -1.478 ; -2.163 ; Rise       ; final_project_fpga:final_project_fpga|dataclk ;
; vref        ; final_project_fpga:final_project_fpga|dataclk ; -1.331 ; -1.997 ; Rise       ; final_project_fpga:final_project_fpga|dataclk ;
; digital[*]  ; final_project_fpga:final_project_fpga|xclk    ; 0.046  ; -0.268 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[0] ; final_project_fpga:final_project_fpga|xclk    ; -0.983 ; -1.565 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[1] ; final_project_fpga:final_project_fpga|xclk    ; -1.052 ; -1.627 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[2] ; final_project_fpga:final_project_fpga|xclk    ; -1.048 ; -1.612 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[3] ; final_project_fpga:final_project_fpga|xclk    ; -0.978 ; -1.551 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[4] ; final_project_fpga:final_project_fpga|xclk    ; 0.046  ; -0.268 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[5] ; final_project_fpga:final_project_fpga|xclk    ; -1.158 ; -1.738 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[6] ; final_project_fpga:final_project_fpga|xclk    ; -1.016 ; -1.591 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[7] ; final_project_fpga:final_project_fpga|xclk    ; -1.079 ; -1.644 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
; href        ; final_project_fpga:final_project_fpga|xclk    ; -1.771 ; -2.441 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
; vref        ; final_project_fpga:final_project_fpga|xclk    ; -1.707 ; -2.344 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
+-------------+-----------------------------------------------+--------+--------+------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                       ;
+-----------+-----------------------------------------------+-------+-------+------------+----------------------------------------------------+
; Data Port ; Clock Port                                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+-----------+-----------------------------------------------+-------+-------+------------+----------------------------------------------------+
; poopen    ; final_project_fpga:final_project_fpga|dataclk ; 3.973 ; 4.019 ; Rise       ; final_project_fpga:final_project_fpga|dataclk      ;
; xclk      ; final_project_fpga:final_project_fpga|xclk    ; 1.986 ;       ; Rise       ; final_project_fpga:final_project_fpga|xclk         ;
; xclk      ; final_project_fpga:final_project_fpga|xclk    ;       ; 2.085 ; Fall       ; final_project_fpga:final_project_fpga|xclk         ;
; b[*]      ; clk                                           ; 5.651 ; 5.880 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[0]     ; clk                                           ; 4.558 ; 4.714 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[1]     ; clk                                           ; 5.478 ; 5.688 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[2]     ; clk                                           ; 5.240 ; 5.527 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[3]     ; clk                                           ; 5.373 ; 5.684 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[4]     ; clk                                           ; 5.308 ; 5.592 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[5]     ; clk                                           ; 5.200 ; 5.470 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[6]     ; clk                                           ; 5.496 ; 5.828 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[7]     ; clk                                           ; 5.651 ; 5.880 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; g[*]      ; clk                                           ; 5.685 ; 6.059 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[0]     ; clk                                           ; 4.543 ; 4.702 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[1]     ; clk                                           ; 4.717 ; 4.895 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[2]     ; clk                                           ; 5.680 ; 6.035 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[3]     ; clk                                           ; 5.179 ; 5.473 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[4]     ; clk                                           ; 5.576 ; 5.908 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[5]     ; clk                                           ; 5.685 ; 6.059 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[6]     ; clk                                           ; 5.607 ; 5.931 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[7]     ; clk                                           ; 4.591 ; 4.758 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; grey[*]   ; clk                                           ; 6.376 ; 6.739 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[0]  ; clk                                           ; 4.861 ; 5.070 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[1]  ; clk                                           ; 4.964 ; 5.184 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[2]  ; clk                                           ; 5.690 ; 6.010 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[3]  ; clk                                           ; 5.294 ; 5.592 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[4]  ; clk                                           ; 5.654 ; 5.968 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[5]  ; clk                                           ; 6.376 ; 6.739 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[6]  ; clk                                           ; 5.609 ; 5.954 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[7]  ; clk                                           ; 4.926 ; 5.143 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; hsync     ; clk                                           ; 3.151 ; 3.262 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; r[*]      ; clk                                           ; 6.477 ; 6.867 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[0]     ; clk                                           ; 4.561 ; 4.718 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[1]     ; clk                                           ; 4.914 ; 5.125 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[2]     ; clk                                           ; 5.740 ; 6.095 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[3]     ; clk                                           ; 5.207 ; 5.495 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[4]     ; clk                                           ; 5.607 ; 5.939 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[5]     ; clk                                           ; 6.477 ; 6.867 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[6]     ; clk                                           ; 5.642 ; 5.967 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[7]     ; clk                                           ; 4.779 ; 4.982 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; sync_b    ; clk                                           ; 3.789 ; 4.197 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; vgaclk    ; clk                                           ; 0.586 ;       ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; clk                                           ; 3.353 ; 3.662 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; vgaclk    ; clk                                           ;       ; 0.599 ; Fall       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------------------------------+-------+-------+------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                               ;
+-----------+-----------------------------------------------+-------+-------+------------+----------------------------------------------------+
; Data Port ; Clock Port                                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+-----------+-----------------------------------------------+-------+-------+------------+----------------------------------------------------+
; poopen    ; final_project_fpga:final_project_fpga|dataclk ; 3.610 ; 3.666 ; Rise       ; final_project_fpga:final_project_fpga|dataclk      ;
; xclk      ; final_project_fpga:final_project_fpga|xclk    ; 1.959 ;       ; Rise       ; final_project_fpga:final_project_fpga|xclk         ;
; xclk      ; final_project_fpga:final_project_fpga|xclk    ;       ; 2.054 ; Fall       ; final_project_fpga:final_project_fpga|xclk         ;
; b[*]      ; clk                                           ; 2.510 ; 2.634 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[0]     ; clk                                           ; 2.510 ; 2.634 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[1]     ; clk                                           ; 3.329 ; 3.512 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[2]     ; clk                                           ; 2.721 ; 2.835 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[3]     ; clk                                           ; 2.908 ; 3.056 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[4]     ; clk                                           ; 2.849 ; 2.951 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[5]     ; clk                                           ; 2.721 ; 2.832 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[6]     ; clk                                           ; 3.054 ; 3.240 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[7]     ; clk                                           ; 3.445 ; 3.606 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; g[*]      ; clk                                           ; 2.389 ; 2.488 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[0]     ; clk                                           ; 2.496 ; 2.622 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[1]     ; clk                                           ; 2.560 ; 2.711 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[2]     ; clk                                           ; 3.143 ; 3.322 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[3]     ; clk                                           ; 2.721 ; 2.852 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[4]     ; clk                                           ; 3.105 ; 3.253 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[5]     ; clk                                           ; 3.185 ; 3.396 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[6]     ; clk                                           ; 3.158 ; 3.335 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[7]     ; clk                                           ; 2.389 ; 2.488 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; grey[*]   ; clk                                           ; 2.713 ; 2.860 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[0]  ; clk                                           ; 2.801 ; 2.976 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[1]  ; clk                                           ; 2.799 ; 2.990 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[2]  ; clk                                           ; 3.154 ; 3.299 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[3]  ; clk                                           ; 2.832 ; 2.967 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[4]  ; clk                                           ; 3.181 ; 3.311 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[5]  ; clk                                           ; 3.886 ; 4.089 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[6]  ; clk                                           ; 3.161 ; 3.361 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[7]  ; clk                                           ; 2.713 ; 2.860 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; hsync     ; clk                                           ; 2.472 ; 2.636 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; r[*]      ; clk                                           ; 2.513 ; 2.638 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[0]     ; clk                                           ; 2.513 ; 2.638 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[1]     ; clk                                           ; 2.750 ; 2.934 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[2]     ; clk                                           ; 3.201 ; 3.381 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[3]     ; clk                                           ; 2.748 ; 2.875 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[4]     ; clk                                           ; 3.136 ; 3.284 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[5]     ; clk                                           ; 3.983 ; 4.211 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[6]     ; clk                                           ; 3.191 ; 3.370 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[7]     ; clk                                           ; 2.570 ; 2.703 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; sync_b    ; clk                                           ; 3.046 ; 3.361 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; vgaclk    ; clk                                           ; 0.425 ;       ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; clk                                           ; 2.628 ; 2.775 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; vgaclk    ; clk                                           ;       ; 0.437 ; Fall       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------------------------------+-------+-------+------------+----------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-----------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                               ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                    ; -4.428   ; 0.187 ; N/A      ; N/A     ; -3.201              ;
;  clk                                                ; 24.024   ; 0.194 ; N/A      ; N/A     ; 11.938              ;
;  final_project_fpga:final_project_fpga|dataclk      ; -1.514   ; 0.187 ; N/A      ; N/A     ; -1.487              ;
;  final_project_fpga:final_project_fpga|xclk         ; -4.428   ; 0.193 ; N/A      ; N/A     ; -3.201              ;
;  vgapll|altpll_component|auto_generated|pll1|clk[0] ; 28.470   ; 0.194 ; N/A      ; N/A     ; 19.571              ;
; Design-wide TNS                                     ; -343.713 ; 0.0   ; 0.0      ; 0.0     ; -342.655            ;
;  clk                                                ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  final_project_fpga:final_project_fpga|dataclk      ; -26.208  ; 0.000 ; N/A      ; N/A     ; -32.714             ;
;  final_project_fpga:final_project_fpga|xclk         ; -317.505 ; 0.000 ; N/A      ; N/A     ; -309.941            ;
;  vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                              ;
+-------------+-----------------------------------------------+-------+-------+------------+-----------------------------------------------+
; Data Port   ; Clock Port                                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                               ;
+-------------+-----------------------------------------------+-------+-------+------------+-----------------------------------------------+
; href        ; final_project_fpga:final_project_fpga|dataclk ; 5.186 ; 5.337 ; Rise       ; final_project_fpga:final_project_fpga|dataclk ;
; vref        ; final_project_fpga:final_project_fpga|dataclk ; 4.770 ; 4.987 ; Rise       ; final_project_fpga:final_project_fpga|dataclk ;
; digital[*]  ; final_project_fpga:final_project_fpga|xclk    ; 2.945 ; 3.091 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[0] ; final_project_fpga:final_project_fpga|xclk    ; 2.587 ; 2.774 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[1] ; final_project_fpga:final_project_fpga|xclk    ; 2.772 ; 2.964 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[2] ; final_project_fpga:final_project_fpga|xclk    ; 2.716 ; 2.923 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[3] ; final_project_fpga:final_project_fpga|xclk    ; 2.568 ; 2.761 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[4] ; final_project_fpga:final_project_fpga|xclk    ; 0.229 ; 0.479 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[5] ; final_project_fpga:final_project_fpga|xclk    ; 2.945 ; 3.091 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[6] ; final_project_fpga:final_project_fpga|xclk    ; 2.600 ; 2.807 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[7] ; final_project_fpga:final_project_fpga|xclk    ; 2.750 ; 2.968 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
; href        ; final_project_fpga:final_project_fpga|xclk    ; 4.489 ; 4.745 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
; vref        ; final_project_fpga:final_project_fpga|xclk    ; 4.589 ; 4.893 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
+-------------+-----------------------------------------------+-------+-------+------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                 ;
+-------------+-----------------------------------------------+--------+--------+------------+-----------------------------------------------+
; Data Port   ; Clock Port                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                               ;
+-------------+-----------------------------------------------+--------+--------+------------+-----------------------------------------------+
; href        ; final_project_fpga:final_project_fpga|dataclk ; -1.478 ; -2.163 ; Rise       ; final_project_fpga:final_project_fpga|dataclk ;
; vref        ; final_project_fpga:final_project_fpga|dataclk ; -1.331 ; -1.997 ; Rise       ; final_project_fpga:final_project_fpga|dataclk ;
; digital[*]  ; final_project_fpga:final_project_fpga|xclk    ; 0.219  ; 0.054  ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[0] ; final_project_fpga:final_project_fpga|xclk    ; -0.983 ; -1.565 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[1] ; final_project_fpga:final_project_fpga|xclk    ; -1.052 ; -1.627 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[2] ; final_project_fpga:final_project_fpga|xclk    ; -1.048 ; -1.612 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[3] ; final_project_fpga:final_project_fpga|xclk    ; -0.978 ; -1.551 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[4] ; final_project_fpga:final_project_fpga|xclk    ; 0.219  ; 0.054  ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[5] ; final_project_fpga:final_project_fpga|xclk    ; -1.158 ; -1.738 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[6] ; final_project_fpga:final_project_fpga|xclk    ; -1.016 ; -1.591 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
;  digital[7] ; final_project_fpga:final_project_fpga|xclk    ; -1.079 ; -1.644 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
; href        ; final_project_fpga:final_project_fpga|xclk    ; -1.771 ; -2.441 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
; vref        ; final_project_fpga:final_project_fpga|xclk    ; -1.707 ; -2.344 ; Rise       ; final_project_fpga:final_project_fpga|xclk    ;
+-------------+-----------------------------------------------+--------+--------+------------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                         ;
+-----------+-----------------------------------------------+--------+--------+------------+----------------------------------------------------+
; Data Port ; Clock Port                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+-----------+-----------------------------------------------+--------+--------+------------+----------------------------------------------------+
; poopen    ; final_project_fpga:final_project_fpga|dataclk ; 8.696  ; 8.499  ; Rise       ; final_project_fpga:final_project_fpga|dataclk      ;
; xclk      ; final_project_fpga:final_project_fpga|xclk    ; 4.021  ;        ; Rise       ; final_project_fpga:final_project_fpga|xclk         ;
; xclk      ; final_project_fpga:final_project_fpga|xclk    ;        ; 3.924  ; Fall       ; final_project_fpga:final_project_fpga|xclk         ;
; b[*]      ; clk                                           ; 12.526 ; 12.261 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[0]     ; clk                                           ; 10.327 ; 10.185 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[1]     ; clk                                           ; 11.779 ; 11.721 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[2]     ; clk                                           ; 11.966 ; 11.715 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[3]     ; clk                                           ; 12.327 ; 12.019 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[4]     ; clk                                           ; 12.060 ; 11.817 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[5]     ; clk                                           ; 11.776 ; 11.591 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[6]     ; clk                                           ; 12.526 ; 12.261 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[7]     ; clk                                           ; 12.149 ; 12.097 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; g[*]      ; clk                                           ; 13.019 ; 12.713 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[0]     ; clk                                           ; 10.299 ; 10.216 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[1]     ; clk                                           ; 10.675 ; 10.502 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[2]     ; clk                                           ; 13.019 ; 12.713 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[3]     ; clk                                           ; 11.798 ; 11.665 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[4]     ; clk                                           ; 12.727 ; 12.464 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[5]     ; clk                                           ; 12.864 ; 12.692 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[6]     ; clk                                           ; 12.795 ; 12.553 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[7]     ; clk                                           ; 10.409 ; 10.250 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; grey[*]   ; clk                                           ; 13.873 ; 13.699 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[0]  ; clk                                           ; 10.936 ; 10.880 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[1]  ; clk                                           ; 11.192 ; 11.055 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[2]  ; clk                                           ; 13.001 ; 12.629 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[3]  ; clk                                           ; 12.031 ; 11.848 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[4]  ; clk                                           ; 12.949 ; 12.566 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[5]  ; clk                                           ; 13.873 ; 13.699 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[6]  ; clk                                           ; 12.814 ; 12.518 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[7]  ; clk                                           ; 11.134 ; 10.970 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; hsync     ; clk                                           ; 7.152  ; 6.863  ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; r[*]      ; clk                                           ; 14.027 ; 13.930 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[0]     ; clk                                           ; 10.300 ; 10.219 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[1]     ; clk                                           ; 11.081 ; 10.981 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[2]     ; clk                                           ; 13.115 ; 12.792 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[3]     ; clk                                           ; 11.812 ; 11.666 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[4]     ; clk                                           ; 12.757 ; 12.494 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[5]     ; clk                                           ; 14.027 ; 13.930 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[6]     ; clk                                           ; 12.834 ; 12.591 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[7]     ; clk                                           ; 10.779 ; 10.613 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; sync_b    ; clk                                           ; 8.509  ; 8.379  ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; vgaclk    ; clk                                           ; 1.409  ;        ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; clk                                           ; 7.694  ; 7.506  ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; vgaclk    ; clk                                           ;        ; 1.401  ; Fall       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------------------------------+--------+--------+------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                               ;
+-----------+-----------------------------------------------+-------+-------+------------+----------------------------------------------------+
; Data Port ; Clock Port                                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+-----------+-----------------------------------------------+-------+-------+------------+----------------------------------------------------+
; poopen    ; final_project_fpga:final_project_fpga|dataclk ; 3.610 ; 3.666 ; Rise       ; final_project_fpga:final_project_fpga|dataclk      ;
; xclk      ; final_project_fpga:final_project_fpga|xclk    ; 1.959 ;       ; Rise       ; final_project_fpga:final_project_fpga|xclk         ;
; xclk      ; final_project_fpga:final_project_fpga|xclk    ;       ; 2.054 ; Fall       ; final_project_fpga:final_project_fpga|xclk         ;
; b[*]      ; clk                                           ; 2.510 ; 2.634 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[0]     ; clk                                           ; 2.510 ; 2.634 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[1]     ; clk                                           ; 3.329 ; 3.512 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[2]     ; clk                                           ; 2.721 ; 2.835 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[3]     ; clk                                           ; 2.908 ; 3.056 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[4]     ; clk                                           ; 2.849 ; 2.951 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[5]     ; clk                                           ; 2.721 ; 2.832 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[6]     ; clk                                           ; 3.054 ; 3.240 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[7]     ; clk                                           ; 3.445 ; 3.606 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; g[*]      ; clk                                           ; 2.389 ; 2.488 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[0]     ; clk                                           ; 2.496 ; 2.622 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[1]     ; clk                                           ; 2.560 ; 2.711 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[2]     ; clk                                           ; 3.143 ; 3.322 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[3]     ; clk                                           ; 2.721 ; 2.852 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[4]     ; clk                                           ; 3.105 ; 3.253 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[5]     ; clk                                           ; 3.185 ; 3.396 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[6]     ; clk                                           ; 3.158 ; 3.335 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[7]     ; clk                                           ; 2.389 ; 2.488 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; grey[*]   ; clk                                           ; 2.713 ; 2.860 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[0]  ; clk                                           ; 2.801 ; 2.976 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[1]  ; clk                                           ; 2.799 ; 2.990 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[2]  ; clk                                           ; 3.154 ; 3.299 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[3]  ; clk                                           ; 2.832 ; 2.967 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[4]  ; clk                                           ; 3.181 ; 3.311 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[5]  ; clk                                           ; 3.886 ; 4.089 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[6]  ; clk                                           ; 3.161 ; 3.361 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[7]  ; clk                                           ; 2.713 ; 2.860 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; hsync     ; clk                                           ; 2.472 ; 2.636 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; r[*]      ; clk                                           ; 2.513 ; 2.638 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[0]     ; clk                                           ; 2.513 ; 2.638 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[1]     ; clk                                           ; 2.750 ; 2.934 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[2]     ; clk                                           ; 3.201 ; 3.381 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[3]     ; clk                                           ; 2.748 ; 2.875 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[4]     ; clk                                           ; 3.136 ; 3.284 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[5]     ; clk                                           ; 3.983 ; 4.211 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[6]     ; clk                                           ; 3.191 ; 3.370 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[7]     ; clk                                           ; 2.570 ; 2.703 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; sync_b    ; clk                                           ; 3.046 ; 3.361 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; vgaclk    ; clk                                           ; 0.425 ;       ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; clk                                           ; 2.628 ; 2.775 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; vgaclk    ; clk                                           ;       ; 0.437 ; Fall       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------------------------------+-------+-------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; xclk          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; poopen        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vgaclk        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sync_b        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; grey[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; grey[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; grey[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; grey[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; grey[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; grey[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; grey[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; grey[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; capture                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vref                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; href                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; digital[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; digital[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; digital[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; digital[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; digital[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; digital[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; digital[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; digital[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; xclk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; poopen        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vgaclk        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sync_b        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; r[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; r[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; r[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; r[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; r[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; r[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.091 V                              ; 0.044 V                              ; 3.77e-09 s                  ; 3.49e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.091 V                             ; 0.044 V                             ; 3.77e-09 s                 ; 3.49e-09 s                 ; Yes                       ; Yes                       ;
; r[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; r[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; g[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; g[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; g[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; g[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; g[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; g[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; g[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; g[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; b[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; b[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.091 V                              ; 0.044 V                              ; 3.77e-09 s                  ; 3.49e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.091 V                             ; 0.044 V                             ; 3.77e-09 s                 ; 3.49e-09 s                 ; Yes                       ; Yes                       ;
; b[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; b[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; b[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; b[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; b[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; b[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.33 V              ; -0.00219 V          ; 0.108 V                              ; 0.043 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.33 V             ; -0.00219 V         ; 0.108 V                             ; 0.043 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; grey[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; grey[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; grey[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.35 V              ; -0.00711 V          ; 0.126 V                              ; 0.012 V                              ; 4.7e-10 s                   ; 4.63e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.35 V             ; -0.00711 V         ; 0.126 V                             ; 0.012 V                             ; 4.7e-10 s                  ; 4.63e-10 s                 ; Yes                       ; Yes                       ;
; grey[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.35 V              ; -0.00711 V          ; 0.126 V                              ; 0.012 V                              ; 4.7e-10 s                   ; 4.63e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.35 V             ; -0.00711 V         ; 0.126 V                             ; 0.012 V                             ; 4.7e-10 s                  ; 4.63e-10 s                 ; Yes                       ; Yes                       ;
; grey[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.35 V              ; -0.00711 V          ; 0.126 V                              ; 0.012 V                              ; 4.7e-10 s                   ; 4.63e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.35 V             ; -0.00711 V         ; 0.126 V                             ; 0.012 V                             ; 4.7e-10 s                  ; 4.63e-10 s                 ; Yes                       ; Yes                       ;
; grey[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.33 V              ; -0.00219 V          ; 0.108 V                              ; 0.043 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.33 V             ; -0.00219 V         ; 0.108 V                             ; 0.043 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; grey[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; grey[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.35 V              ; -0.00333 V          ; 0.096 V                              ; 0.006 V                              ; 4.5e-10 s                   ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.35 V             ; -0.00333 V         ; 0.096 V                             ; 0.006 V                             ; 4.5e-10 s                  ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; xclk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; poopen        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vgaclk        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; sync_b        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; r[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; r[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; r[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; r[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; r[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; r[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-09 s                  ; 2.24e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-09 s                 ; 2.24e-09 s                 ; No                        ; Yes                       ;
; r[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; r[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; g[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; g[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; g[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; g[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; g[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; g[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; g[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; g[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; b[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; b[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-09 s                  ; 2.24e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-09 s                 ; 2.24e-09 s                 ; No                        ; Yes                       ;
; b[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; b[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; b[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; b[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; b[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; b[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.175 V                              ; 2.38e-09 s                  ; 2.21e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.175 V                             ; 2.38e-09 s                 ; 2.21e-09 s                 ; No                        ; Yes                       ;
; grey[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; grey[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; grey[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; grey[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; grey[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; grey[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.175 V                              ; 2.38e-09 s                  ; 2.21e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.175 V                             ; 2.38e-09 s                 ; 2.21e-09 s                 ; No                        ; Yes                       ;
; grey[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; grey[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-08 V                    ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-10 s                   ; 2.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-08 V                   ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-10 s                  ; 2.2e-10 s                  ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                     ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; clk                                                ; clk                                                ; 2        ; 0        ; 0        ; 0        ;
; final_project_fpga:final_project_fpga|dataclk      ; final_project_fpga:final_project_fpga|dataclk      ; 142      ; 0        ; 0        ; 0        ;
; final_project_fpga:final_project_fpga|dataclk      ; final_project_fpga:final_project_fpga|xclk         ; 7488     ; 0        ; 0        ; 0        ;
; final_project_fpga:final_project_fpga|xclk         ; final_project_fpga:final_project_fpga|xclk         ; 51       ; 0        ; 0        ; 0        ;
; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 20778    ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                      ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; clk                                                ; clk                                                ; 2        ; 0        ; 0        ; 0        ;
; final_project_fpga:final_project_fpga|dataclk      ; final_project_fpga:final_project_fpga|dataclk      ; 142      ; 0        ; 0        ; 0        ;
; final_project_fpga:final_project_fpga|dataclk      ; final_project_fpga:final_project_fpga|xclk         ; 7488     ; 0        ; 0        ; 0        ;
; final_project_fpga:final_project_fpga|xclk         ; final_project_fpga:final_project_fpga|xclk         ; 51       ; 0        ; 0        ; 0        ;
; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 20778    ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 85    ; 85   ;
; Unconstrained Output Ports      ; 38    ; 38   ;
; Unconstrained Output Port Paths ; 782   ; 782  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.0 Build 178 05/31/2012 SJ Web Edition
    Info: Processing started: Fri Dec 05 01:15:52 2014
Info: Command: quartus_sta vgacam -c vgacam
Info: qsta_default_script.tcl version: #4
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'vgacam.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 25.000 -waveform {0.000 12.500} -name clk clk
    Info (332110): create_generated_clock -source {vgapll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 27 -multiply_by 17 -duty_cycle 50.00 -name {vgapll|altpll_component|auto_generated|pll1|clk[0]} {vgapll|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name final_project_fpga:final_project_fpga|dataclk final_project_fpga:final_project_fpga|dataclk
    Info (332105): create_clock -period 1.000 -name final_project_fpga:final_project_fpga|xclk final_project_fpga:final_project_fpga|xclk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.428
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.428      -317.505 final_project_fpga:final_project_fpga|xclk 
    Info (332119):    -1.514       -26.208 final_project_fpga:final_project_fpga|dataclk 
    Info (332119):    24.024         0.000 clk 
    Info (332119):    28.470         0.000 vgapll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.454
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.454         0.000 final_project_fpga:final_project_fpga|dataclk 
    Info (332119):     0.464         0.000 final_project_fpga:final_project_fpga|xclk 
    Info (332119):     0.465         0.000 clk 
    Info (332119):     0.502         0.000 vgapll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.201      -309.941 final_project_fpga:final_project_fpga|xclk 
    Info (332119):    -1.487       -32.714 final_project_fpga:final_project_fpga|dataclk 
    Info (332119):    12.290         0.000 clk 
    Info (332119):    19.574         0.000 vgapll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.107
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.107      -291.949 final_project_fpga:final_project_fpga|xclk 
    Info (332119):    -1.263       -22.666 final_project_fpga:final_project_fpga|dataclk 
    Info (332119):    24.114         0.000 clk 
    Info (332119):    29.101         0.000 vgapll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.403
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.403         0.000 final_project_fpga:final_project_fpga|dataclk 
    Info (332119):     0.416         0.000 final_project_fpga:final_project_fpga|xclk 
    Info (332119):     0.417         0.000 clk 
    Info (332119):     0.471         0.000 vgapll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.201      -309.941 final_project_fpga:final_project_fpga|xclk 
    Info (332119):    -1.487       -32.714 final_project_fpga:final_project_fpga|dataclk 
    Info (332119):    12.299         0.000 clk 
    Info (332119):    19.571         0.000 vgapll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.358
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.358       -86.192 final_project_fpga:final_project_fpga|xclk 
    Info (332119):    -0.091        -0.346 final_project_fpga:final_project_fpga|dataclk 
    Info (332119):    24.581         0.000 clk 
    Info (332119):    34.427         0.000 vgapll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.187         0.000 final_project_fpga:final_project_fpga|dataclk 
    Info (332119):     0.193         0.000 final_project_fpga:final_project_fpga|xclk 
    Info (332119):     0.194         0.000 clk 
    Info (332119):     0.194         0.000 vgapll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.000      -107.000 final_project_fpga:final_project_fpga|xclk 
    Info (332119):    -1.000       -22.000 final_project_fpga:final_project_fpga|dataclk 
    Info (332119):    11.938         0.000 clk 
    Info (332119):    19.588         0.000 vgapll|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 352 megabytes
    Info: Processing ended: Fri Dec 05 01:16:04 2014
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:06


