// Seed: 2762276834
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_4 = -1;
endmodule
module module_1 #(
    parameter id_4 = 32'd38
) (
    output supply1 id_0,
    output wand id_1,
    output wand id_2,
    input supply0 id_3,
    input tri1 _id_4,
    input wire id_5,
    input wor id_6
);
  logic id_8;
  ;
  not primCall (id_0, id_9);
  assign id_2 = (-1);
  logic [-1 : id_4] id_9 = 1;
  module_0 modCall_1 (
      id_9,
      id_8,
      id_8
  );
endmodule
