INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Jan 10 17:29:44 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing
| Design       : gcd
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.631ns  (required time - arrival time)
  Source:                 buffer71/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            buffer64/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.969ns (22.194%)  route 3.397ns (77.806%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.144ns = ( 5.144 - 4.000 ) 
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=991, unset)          1.280     1.280    buffer71/control/clk
    SLICE_X9Y113         FDRE                                         r  buffer71/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y113         FDRE (Prop_fdre_C_Q)         0.223     1.503 r  buffer71/control/fullReg_reg/Q
                         net (fo=147, routed)         0.470     1.973    buffer71/control/fullReg_reg_0
    SLICE_X11Y113        LUT3 (Prop_lut3_I2_O)        0.043     2.016 r  buffer71/control/dataReg[0]_i_4/O
                         net (fo=11, routed)          0.337     2.353    cmpi9/buffer71_outs[0]
    SLICE_X9Y113         LUT6 (Prop_lut6_I0_O)        0.043     2.396 r  cmpi9/dataReg[31]_i_49/O
                         net (fo=1, routed)           0.457     2.853    cmpi9/dataReg[31]_i_49_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     3.136 r  cmpi9/dataReg_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.136    cmpi9/dataReg_reg[31]_i_33_n_0
    SLICE_X8Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.190 r  cmpi9/dataReg_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     3.190    cmpi9/dataReg_reg[31]_i_21_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.244 r  cmpi9/dataReg_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.244    cmpi9/dataReg_reg[31]_i_11_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.298 r  cmpi9/dataReg_reg[31]_i_8/CO[3]
                         net (fo=58, routed)          0.557     3.856    fork18/control/generateBlocks[1].regblock/result[0]
    SLICE_X12Y121        LUT6 (Prop_lut6_I3_O)        0.043     3.899 f  fork18/control/generateBlocks[1].regblock/dataReg[31]_i_3__1_comp_2/O
                         net (fo=11, routed)          0.219     4.118    fork18/control/generateBlocks[1].regblock/reg_out0_reg
    SLICE_X12Y122        LUT6 (Prop_lut6_I3_O)        0.043     4.161 r  fork18/control/generateBlocks[1].regblock/transmitValue_i_6__0_comp/O
                         net (fo=3, routed)           0.203     4.363    fork18/control/generateBlocks[1].regblock/transmitValue_i_6__0_n_0
    SLICE_X15Y123        LUT5 (Prop_lut5_I1_O)        0.043     4.406 r  fork18/control/generateBlocks[1].regblock/fullReg_i_4__6_comp_3/O
                         net (fo=1, routed)           0.473     4.880    fork20/control/generateBlocks[2].regblock/transmitValue_reg_11_repN_alias
    SLICE_X10Y124        LUT6 (Prop_lut6_I1_O)        0.043     4.923 f  fork20/control/generateBlocks[2].regblock/fullReg_i_3__4_comp_1/O
                         net (fo=5, routed)           0.267     5.190    fork18/control/generateBlocks[1].regblock/transmitValue_reg_26
    SLICE_X10Y122        LUT6 (Prop_lut6_I2_O)        0.043     5.233 r  fork18/control/generateBlocks[1].regblock/dataReg[31]_i_1__4_comp/O
                         net (fo=32, routed)          0.413     5.646    buffer64/E[0]
    SLICE_X9Y120         FDRE                                         r  buffer64/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=991, unset)          1.144     5.144    buffer64/clk
    SLICE_X9Y120         FDRE                                         r  buffer64/dataReg_reg[0]/C
                         clock pessimism              0.107     5.251    
                         clock uncertainty           -0.035     5.216    
    SLICE_X9Y120         FDRE (Setup_fdre_C_CE)      -0.201     5.015    buffer64/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.015    
                         arrival time                          -5.646    
  -------------------------------------------------------------------
                         slack                                 -0.631    




