/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] celloutsig_0_0z;
  wire [17:0] celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [11:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire [21:0] celloutsig_0_18z;
  wire [10:0] celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [23:0] celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire [6:0] celloutsig_0_28z;
  reg [5:0] celloutsig_0_2z;
  wire [8:0] celloutsig_0_30z;
  reg [19:0] celloutsig_0_32z;
  wire celloutsig_0_35z;
  wire celloutsig_0_39z;
  wire [4:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_40z;
  wire celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire [20:0] celloutsig_0_51z;
  wire [11:0] celloutsig_0_52z;
  wire [16:0] celloutsig_0_5z;
  wire [15:0] celloutsig_0_6z;
  wire [29:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [18:0] celloutsig_1_2z;
  wire [25:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [7:0] celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_39z = celloutsig_0_16z ? celloutsig_0_3z[0] : celloutsig_0_35z;
  assign celloutsig_0_9z = celloutsig_0_4z ? celloutsig_0_7z[15] : celloutsig_0_8z;
  assign celloutsig_0_16z = celloutsig_0_0z[1] ? celloutsig_0_14z : celloutsig_0_7z[16];
  assign celloutsig_0_4z = ~(celloutsig_0_2z[2] | celloutsig_0_3z[3]);
  assign celloutsig_1_17z = celloutsig_1_4z | celloutsig_1_1z[1];
  assign celloutsig_1_18z = celloutsig_1_9z[3] | in_data[127];
  assign celloutsig_1_1z = in_data[120:117] & in_data[157:154];
  assign celloutsig_1_5z = celloutsig_1_2z[12:6] & { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_6z = { celloutsig_0_5z[16:9], celloutsig_0_4z, celloutsig_0_0z } & celloutsig_0_5z[16:1];
  assign celloutsig_1_19z = celloutsig_1_1z[3:1] & { celloutsig_1_12z[3], celloutsig_1_17z, celloutsig_1_6z };
  assign celloutsig_0_13z = celloutsig_0_11z[2:0] & celloutsig_0_5z[14:12];
  assign celloutsig_0_30z = celloutsig_0_24z[10:2] & { celloutsig_0_18z[4:1], celloutsig_0_1z, celloutsig_0_9z };
  assign celloutsig_1_0z = in_data[109:98] >= in_data[130:119];
  assign celloutsig_0_8z = { celloutsig_0_0z, celloutsig_0_2z } >= { celloutsig_0_1z[3:1], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_12z = { celloutsig_0_5z[9:5], celloutsig_0_8z, celloutsig_0_9z } >= celloutsig_0_10z[9:3];
  assign celloutsig_1_6z = { celloutsig_1_3z[24:0], celloutsig_1_1z, celloutsig_1_0z } < { in_data[157], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_0z = in_data[30:24] % { 1'h1, in_data[26:21] };
  assign celloutsig_0_40z = celloutsig_0_6z[9:4] % { 1'h1, celloutsig_0_28z[5:2], celloutsig_0_39z };
  assign celloutsig_1_2z = in_data[176:158] % { 1'h1, in_data[130:119], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_12z = celloutsig_1_8z[7:3] % { 1'h1, celloutsig_1_9z[1:0], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_28z = { celloutsig_0_11z[3:0], celloutsig_0_13z } % { 1'h1, celloutsig_0_25z, celloutsig_0_9z };
  assign celloutsig_1_3z = { in_data[169:163], celloutsig_1_2z } * { celloutsig_1_2z[16:0], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_3z[6:3], celloutsig_1_1z } * celloutsig_1_2z[16:9];
  assign celloutsig_0_15z = { celloutsig_0_1z[2:0], celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_3z } * { celloutsig_0_7z[9:2], celloutsig_0_1z };
  assign celloutsig_0_17z = { celloutsig_0_6z[5:3], celloutsig_0_16z } * celloutsig_0_6z[12:9];
  assign celloutsig_0_19z = celloutsig_0_6z[15:5] * { celloutsig_0_10z[15:13], celloutsig_0_11z };
  assign celloutsig_0_24z = { celloutsig_0_7z[23:10], celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_11z } * { celloutsig_0_15z[6:0], celloutsig_0_3z, celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_35z = ~^ celloutsig_0_18z[19:11];
  assign celloutsig_0_45z = ~^ celloutsig_0_30z[7:0];
  assign celloutsig_1_4z = ~^ { celloutsig_1_2z[17:11], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_14z = ~^ { celloutsig_0_10z[13:7], celloutsig_0_0z };
  assign celloutsig_0_20z = ~^ celloutsig_0_5z[12:2];
  assign celloutsig_0_3z = celloutsig_0_2z[4:0] - in_data[71:67];
  assign celloutsig_0_52z = celloutsig_0_32z[19:8] - celloutsig_0_15z;
  assign celloutsig_0_5z = in_data[93:77] - { celloutsig_0_0z[3:0], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_9z = celloutsig_1_1z - { celloutsig_1_3z[5:3], celloutsig_1_6z };
  assign celloutsig_0_7z = { in_data[83:74], celloutsig_0_1z, celloutsig_0_6z } - { in_data[87:75], celloutsig_0_5z };
  assign celloutsig_0_11z = celloutsig_0_7z[18:11] - celloutsig_0_5z[12:5];
  assign celloutsig_0_1z = in_data[76:73] - in_data[8:5];
  assign celloutsig_0_18z = { celloutsig_0_5z[7:3], celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_17z } - celloutsig_0_7z[28:7];
  assign celloutsig_0_51z = { celloutsig_0_7z[19:6], celloutsig_0_45z, celloutsig_0_40z } ^ { celloutsig_0_18z[21:2], celloutsig_0_39z };
  assign celloutsig_0_10z = celloutsig_0_7z[23:6] ^ { in_data[90:74], celloutsig_0_9z };
  assign celloutsig_0_25z = celloutsig_0_24z[20:16] ^ celloutsig_0_19z[10:6];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_2z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_2z = in_data[55:50];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_32z = 20'h00000;
    else if (clkin_data[0]) celloutsig_0_32z = { celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_4z };
  assign { out_data[128], out_data[98:96], out_data[52:32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_51z, celloutsig_0_52z };
endmodule
