===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.3158 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2161 ( 12.5%)    0.2161 ( 16.4%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.1787 ( 10.4%)    0.1787 ( 13.6%)    Parse modules
    0.0337 (  2.0%)    0.0337 (  2.6%)    Verify circuit
    1.2249 ( 70.9%)    0.8139 ( 61.9%)  'firrtl.circuit' Pipeline
    0.1177 (  6.8%)    0.0645 (  4.9%)    'firrtl.module' Pipeline
    0.1072 (  6.2%)    0.0587 (  4.5%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0105 (  0.6%)    0.0058 (  0.4%)      LowerCHIRRTLPass
    0.0120 (  0.7%)    0.0120 (  0.9%)    InferWidths
    0.0547 (  3.2%)    0.0547 (  4.2%)    InferResets
    0.0045 (  0.3%)    0.0045 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0087 (  0.5%)    0.0087 (  0.7%)    WireDFT
    0.0087 (  0.5%)    0.0087 (  0.7%)    PrefixModules
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.1232 (  7.1%)    0.1232 (  9.4%)    LowerFIRRTLTypes
    0.6962 ( 40.3%)    0.3578 ( 27.2%)    'firrtl.module' Pipeline
    0.0823 (  4.8%)    0.0420 (  3.2%)      ExpandWhens
    0.0012 (  0.1%)    0.0006 (  0.0%)      RemoveInvalid
    0.5837 ( 33.8%)    0.3019 ( 22.9%)      Canonicalizer
    0.0290 (  1.7%)    0.0157 (  1.2%)      InferReadWrite
    0.0190 (  1.1%)    0.0190 (  1.4%)    Inliner
    0.0231 (  1.3%)    0.0231 (  1.8%)    IMConstProp
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0011 (  0.1%)    0.0011 (  0.1%)    BlackBoxReader
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1110 (  6.4%)    0.1110 (  8.4%)    'firrtl.module' Pipeline
    0.1110 (  6.4%)    0.1110 (  8.4%)      Canonicalizer
    0.0095 (  0.5%)    0.0095 (  0.7%)    RemoveUnusedPorts
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0089 (  0.5%)    0.0089 (  0.7%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.1024 (  5.9%)    0.1024 (  7.8%)  LowerFIRRTLToHW
    0.0010 (  0.1%)    0.0010 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0884 (  5.1%)    0.0884 (  6.7%)  'hw.module' Pipeline
    0.0220 (  1.3%)    0.0220 (  1.7%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0579 (  3.4%)    0.0579 (  4.4%)    Canonicalizer
    0.0085 (  0.5%)    0.0085 (  0.6%)    HWCleanup
    0.0125 (  0.7%)    0.0125 (  1.0%)  'hw.module' Pipeline
    0.0009 (  0.1%)    0.0009 (  0.1%)    HWLegalizeModules
    0.0116 (  0.7%)    0.0116 (  0.9%)    PrettifyVerilog
    0.0783 (  4.5%)    0.0783 (  6.0%)  ExportVerilog
    0.0009 (  0.1%)    0.0009 (  0.1%)  Rest
    1.7267 (100.0%)    1.3158 (100.0%)  Total

{
  totalTime: 1.323,
  maxMemory: 73351168
}
