Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Oct 26 20:50:51 2017
| Host         : LogOut-AsusPro running 64-bit major release  (build 9200)
| Command      : report_drc -file Test_wrapper_drc_routed.rpt -pb Test_wrapper_drc_routed.pb -rpx Test_wrapper_drc_routed.rpx
| Design       : Test_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 33
+--------+----------+------------------------+------------+
| Rule   | Severity | Description            | Violations |
+--------+----------+------------------------+------------+
| DPIP-1 | Warning  | Input pipelining       | 15         |
| DPOP-1 | Warning  | PREG Output pipelining | 6          |
| DPOP-2 | Warning  | MREG Output pipelining | 12         |
+--------+----------+------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 input Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0 input Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg input Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 input Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0 input Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg input Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg__0 input Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0 input Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0 input Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0 input Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0 input Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg input Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg input Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0 input Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0 input Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 output Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0 output Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 output Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0 output Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0 output Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0 output Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 multiplier stage Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0 multiplier stage Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg multiplier stage Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg__0 multiplier stage Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 multiplier stage Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0 multiplier stage Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg multiplier stage Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg__0 multiplier stage Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#9 Warning
MREG Output pipelining  
DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0 multiplier stage Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#10 Warning
MREG Output pipelining  
DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0 multiplier stage Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#11 Warning
MREG Output pipelining  
DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg multiplier stage Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#12 Warning
MREG Output pipelining  
DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0 multiplier stage Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>


