#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Mar 13 22:03:32 2020
# Process ID: 2523
# Current directory: /home/gsaied/Desktop/old_rtl/conv1
# Command line: vivado -mode tcl -source synth.tcl
# Log file: /home/gsaied/Desktop/old_rtl/conv1/vivado.log
# Journal file: /home/gsaied/Desktop/old_rtl/conv1/vivado.jou
#-----------------------------------------------------------
source synth.tcl
# read_verilog -sv [ glob *.sv ] 
# create_fileset -constrset constr
# add_files -fileset constr temp.xdc
# synth_design -top [lindex [find_top] 0] -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Command: synth_design -top conv1 -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2533 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1425.730 ; gain = 54.000 ; free physical = 3790 ; free virtual = 6483
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'conv1' [/home/gsaied/Desktop/old_rtl/conv1/conv1.sv:10]
	Parameter WOUT bound to: 128 - type: integer 
	Parameter DSP_NO bound to: 64 - type: integer 
	Parameter STRIDE bound to: 2 - type: integer 
	Parameter W_IN bound to: 258 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter CHIN bound to: 3 - type: integer 
	Parameter KERNEL_DIM bound to: 3 - type: integer 
	Parameter CHOUT bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "registers" *) [/home/gsaied/Desktop/old_rtl/conv1/conv1.sv:46]
INFO: [Synth 8-6157] synthesizing module 'conv_mac' [/home/gsaied/Desktop/old_rtl/conv1/conv_mac.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'conv_mac' (1#1) [/home/gsaied/Desktop/old_rtl/conv1/conv_mac.sv:1]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/gsaied/Desktop/old_rtl/conv1/conv1.sv:209]
INFO: [Synth 8-6157] synthesizing module 'biasing_rom' [/home/gsaied/Desktop/old_rtl/conv1/biasing.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'biasing_rom' (2#1) [/home/gsaied/Desktop/old_rtl/conv1/biasing.sv:2]
INFO: [Synth 8-6157] synthesizing module 'rom_array_layer_1' [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 5 - type: integer 
	Parameter NUM bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:15]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:18]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:21]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:24]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:27]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:30]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:33]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:36]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:39]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:42]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:45]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:48]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:51]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:54]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:57]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:60]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:63]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:66]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:69]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:72]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:75]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:78]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:81]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:84]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:87]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:90]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:93]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:96]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:99]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:102]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:105]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:108]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:111]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:114]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:117]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:120]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:123]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:126]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:129]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:132]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:135]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:138]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:141]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:144]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:147]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:150]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:153]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:156]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:159]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:162]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:165]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:168]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:171]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:174]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:177]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:180]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:183]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:186]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:189]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:192]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:195]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:198]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:201]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:204]
INFO: [Synth 8-3876] $readmem data file 'file_1.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:206]
INFO: [Synth 8-3876] $readmem data file 'file_2.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:207]
INFO: [Synth 8-3876] $readmem data file 'file_3.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:208]
INFO: [Synth 8-3876] $readmem data file 'file_4.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:209]
INFO: [Synth 8-3876] $readmem data file 'file_5.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:210]
INFO: [Synth 8-3876] $readmem data file 'file_6.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:211]
INFO: [Synth 8-3876] $readmem data file 'file_7.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:212]
INFO: [Synth 8-3876] $readmem data file 'file_8.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:213]
INFO: [Synth 8-3876] $readmem data file 'file_9.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:214]
INFO: [Synth 8-3876] $readmem data file 'file_10.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:215]
INFO: [Synth 8-3876] $readmem data file 'file_11.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:216]
INFO: [Synth 8-3876] $readmem data file 'file_12.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:217]
INFO: [Synth 8-3876] $readmem data file 'file_13.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:218]
INFO: [Synth 8-3876] $readmem data file 'file_14.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:219]
INFO: [Synth 8-3876] $readmem data file 'file_15.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:220]
INFO: [Synth 8-3876] $readmem data file 'file_16.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:221]
INFO: [Synth 8-3876] $readmem data file 'file_17.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:222]
INFO: [Synth 8-3876] $readmem data file 'file_18.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:223]
INFO: [Synth 8-3876] $readmem data file 'file_19.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:224]
INFO: [Synth 8-3876] $readmem data file 'file_20.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:225]
INFO: [Synth 8-3876] $readmem data file 'file_21.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:226]
INFO: [Synth 8-3876] $readmem data file 'file_22.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:227]
INFO: [Synth 8-3876] $readmem data file 'file_23.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:228]
INFO: [Synth 8-3876] $readmem data file 'file_24.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:229]
INFO: [Synth 8-3876] $readmem data file 'file_25.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:230]
INFO: [Synth 8-3876] $readmem data file 'file_26.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:231]
INFO: [Synth 8-3876] $readmem data file 'file_27.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:232]
INFO: [Synth 8-3876] $readmem data file 'file_28.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:233]
INFO: [Synth 8-3876] $readmem data file 'file_29.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:234]
INFO: [Synth 8-3876] $readmem data file 'file_30.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:235]
INFO: [Synth 8-3876] $readmem data file 'file_31.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:236]
INFO: [Synth 8-3876] $readmem data file 'file_32.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:237]
INFO: [Synth 8-3876] $readmem data file 'file_33.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:238]
INFO: [Synth 8-3876] $readmem data file 'file_34.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:239]
INFO: [Synth 8-3876] $readmem data file 'file_35.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:240]
INFO: [Synth 8-3876] $readmem data file 'file_36.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:241]
INFO: [Synth 8-3876] $readmem data file 'file_37.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:242]
INFO: [Synth 8-3876] $readmem data file 'file_38.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:243]
INFO: [Synth 8-3876] $readmem data file 'file_39.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:244]
INFO: [Synth 8-3876] $readmem data file 'file_40.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:245]
INFO: [Synth 8-3876] $readmem data file 'file_41.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:246]
INFO: [Synth 8-3876] $readmem data file 'file_42.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:247]
INFO: [Synth 8-3876] $readmem data file 'file_43.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:248]
INFO: [Synth 8-3876] $readmem data file 'file_44.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:249]
INFO: [Synth 8-3876] $readmem data file 'file_45.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:250]
INFO: [Synth 8-3876] $readmem data file 'file_46.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:251]
INFO: [Synth 8-3876] $readmem data file 'file_47.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:252]
INFO: [Synth 8-3876] $readmem data file 'file_48.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:253]
INFO: [Synth 8-3876] $readmem data file 'file_49.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:254]
INFO: [Synth 8-3876] $readmem data file 'file_50.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:255]
INFO: [Synth 8-3876] $readmem data file 'file_51.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:256]
INFO: [Synth 8-3876] $readmem data file 'file_52.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:257]
INFO: [Synth 8-3876] $readmem data file 'file_53.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:258]
INFO: [Synth 8-3876] $readmem data file 'file_54.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:259]
INFO: [Synth 8-3876] $readmem data file 'file_55.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:260]
INFO: [Synth 8-3876] $readmem data file 'file_56.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:261]
INFO: [Synth 8-3876] $readmem data file 'file_57.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:262]
INFO: [Synth 8-3876] $readmem data file 'file_58.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:263]
INFO: [Synth 8-3876] $readmem data file 'file_59.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:264]
INFO: [Synth 8-3876] $readmem data file 'file_60.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:265]
INFO: [Synth 8-3876] $readmem data file 'file_61.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:266]
INFO: [Synth 8-3876] $readmem data file 'file_62.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:267]
INFO: [Synth 8-3876] $readmem data file 'file_63.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:268]
INFO: [Synth 8-3876] $readmem data file 'file_64.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:269]
INFO: [Synth 8-6155] done synthesizing module 'rom_array_layer_1' (3#1) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:3]
INFO: [Synth 8-6157] synthesizing module 'wrapper_image' [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:2]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter ADDR bound to: 18 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:12]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:15]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:18]
INFO: [Synth 8-3876] $readmem data file 'first_part.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:21]
INFO: [Synth 8-3876] $readmem data file 'second_part.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:22]
INFO: [Synth 8-3876] $readmem data file 'third_part.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:23]
WARNING: [Synth 8-6014] Unused sequential element o21_reg was removed.  [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:36]
WARNING: [Synth 8-6014] Unused sequential element o31_reg was removed.  [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:37]
WARNING: [Synth 8-6014] Unused sequential element o11_reg was removed.  [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_image' (4#1) [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'conv1' (5#1) [/home/gsaied/Desktop/old_rtl/conv1/conv1.sv:10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1596.551 ; gain = 224.820 ; free physical = 3702 ; free virtual = 6396
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1596.551 ; gain = 224.820 ; free physical = 3707 ; free virtual = 6400
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1596.551 ; gain = 224.820 ; free physical = 3707 ; free virtual = 6400
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gsaied/Desktop/old_rtl/conv1/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/conv1/temp.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2094.105 ; gain = 0.000 ; free physical = 3243 ; free virtual = 5941
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2094.105 ; gain = 0.000 ; free physical = 3242 ; free virtual = 5940
Constraint Validation Runtime : Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2094.105 ; gain = 0.000 ; free physical = 3242 ; free virtual = 5940
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 2094.105 ; gain = 722.375 ; free physical = 3362 ; free virtual = 6053
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 2094.105 ; gain = 722.375 ; free physical = 3362 ; free virtual = 6053
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 2094.105 ; gain = 722.375 ; free physical = 3364 ; free virtual = 6055
---------------------------------------------------------------------------------
INFO: [Synth 8-5547] Trying to map ROM "first_part" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "second_part" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "third_part" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/gsaied/Desktop/old_rtl/conv1/conv1.sv:128]
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:57 ; elapsed = 00:01:06 . Memory (MB): peak = 2110.121 ; gain = 738.391 ; free physical = 3329 ; free virtual = 6046
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 64    
	   2 Input     18 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 64    
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 261   
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---ROMs : 
	                              ROMs := 3     
+---Muxes : 
	   3 Input     18 Bit        Muxes := 1     
	   8 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module conv1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 64    
	   2 Input     18 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 258   
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input     18 Bit        Muxes := 1     
	   8 Input     18 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module wrapper_image 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                2 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv_mac 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP genblk1[0].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[0] is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[0] is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register genblk1[0].mac_i/mul_out_reg is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/mul_out0 is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/mul_out1 is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[1].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[1] is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[1] is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register genblk1[1].mac_i/mul_out_reg is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/mul_out0 is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/mul_out1 is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[2].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[2] is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[2] is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: register genblk1[2].mac_i/mul_out_reg is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/mul_out0 is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/mul_out1 is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[3].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[3] is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[3] is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register genblk1[3].mac_i/mul_out_reg is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/mul_out0 is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/mul_out1 is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[4].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[4] is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[4] is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register genblk1[4].mac_i/mul_out_reg is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/mul_out0 is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/mul_out1 is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[5].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[5] is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[5] is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register genblk1[5].mac_i/mul_out_reg is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/mul_out0 is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/mul_out1 is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[6].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[6] is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[6] is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register genblk1[6].mac_i/mul_out_reg is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/mul_out0 is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/mul_out1 is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[7].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[7] is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[7] is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register genblk1[7].mac_i/mul_out_reg is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/mul_out0 is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/mul_out1 is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[8].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[8] is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[8] is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register genblk1[8].mac_i/mul_out_reg is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/mul_out0 is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/mul_out1 is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[9].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[9] is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[9] is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register genblk1[9].mac_i/mul_out_reg is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/mul_out0 is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/mul_out1 is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[10].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[10] is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[10] is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register genblk1[10].mac_i/mul_out_reg is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/mul_out0 is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/mul_out1 is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[11].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[11] is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[11] is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register genblk1[11].mac_i/mul_out_reg is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/mul_out0 is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/mul_out1 is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[12].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[12] is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[12] is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register genblk1[12].mac_i/mul_out_reg is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/mul_out0 is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/mul_out1 is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[13].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[13] is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[13] is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register genblk1[13].mac_i/mul_out_reg is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/mul_out0 is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/mul_out1 is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[14].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[14] is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[14] is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: register genblk1[14].mac_i/mul_out_reg is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/mul_out0 is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/mul_out1 is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[15].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[15] is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[15] is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register genblk1[15].mac_i/mul_out_reg is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/mul_out0 is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/mul_out1 is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[16].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[16] is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[16] is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: register genblk1[16].mac_i/mul_out_reg is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/mul_out0 is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/mul_out1 is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[17].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[17] is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[17] is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: register genblk1[17].mac_i/mul_out_reg is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/mul_out0 is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/mul_out1 is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[18].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[18] is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[18] is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: register genblk1[18].mac_i/mul_out_reg is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/mul_out0 is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/mul_out1 is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[19].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[19] is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[19] is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: register genblk1[19].mac_i/mul_out_reg is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/mul_out0 is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/mul_out1 is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[20].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[20] is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[20] is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: register genblk1[20].mac_i/mul_out_reg is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/mul_out0 is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/mul_out1 is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[21].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[21] is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[21] is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: register genblk1[21].mac_i/mul_out_reg is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/mul_out0 is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/mul_out1 is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[22].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[22] is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[22] is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: register genblk1[22].mac_i/mul_out_reg is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/mul_out0 is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/mul_out1 is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[23].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[23] is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[23] is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: register genblk1[23].mac_i/mul_out_reg is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/mul_out0 is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/mul_out1 is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[24].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[24] is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[24] is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: register genblk1[24].mac_i/mul_out_reg is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/mul_out0 is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/mul_out1 is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[25].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[25] is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[25] is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: register genblk1[25].mac_i/mul_out_reg is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/mul_out0 is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/mul_out1 is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[26].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[26] is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[26] is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: register genblk1[26].mac_i/mul_out_reg is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/mul_out0 is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/mul_out1 is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[27].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[27] is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[27] is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: register genblk1[27].mac_i/mul_out_reg is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/mul_out0 is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/mul_out1 is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[28].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[28] is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[28] is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: register genblk1[28].mac_i/mul_out_reg is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/mul_out0 is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/mul_out1 is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[29].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[29] is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[29] is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: register genblk1[29].mac_i/mul_out_reg is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/mul_out0 is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/mul_out1 is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[30].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[30] is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[30] is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: register genblk1[30].mac_i/mul_out_reg is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/mul_out0 is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/mul_out1 is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[31].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[31] is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[31] is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: register genblk1[31].mac_i/mul_out_reg is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/mul_out0 is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/mul_out1 is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[32].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[32] is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[32] is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: register genblk1[32].mac_i/mul_out_reg is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/mul_out0 is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/mul_out1 is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[33].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[33] is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[33] is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: register genblk1[33].mac_i/mul_out_reg is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/mul_out0 is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/mul_out1 is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[34].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[34] is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[34] is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: register genblk1[34].mac_i/mul_out_reg is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/mul_out0 is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/mul_out1 is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[35].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[35] is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[35] is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: register genblk1[35].mac_i/mul_out_reg is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/mul_out0 is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/mul_out1 is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[36].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[36] is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[36] is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: register genblk1[36].mac_i/mul_out_reg is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/mul_out0 is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/mul_out1 is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[37].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[37] is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[37] is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: register genblk1[37].mac_i/mul_out_reg is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/mul_out0 is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/mul_out1 is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[38].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[38] is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[38] is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: register genblk1[38].mac_i/mul_out_reg is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/mul_out0 is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/mul_out1 is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[39].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[39] is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[39] is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: register genblk1[39].mac_i/mul_out_reg is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/mul_out0 is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/mul_out1 is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[40].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[40] is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[40] is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: register genblk1[40].mac_i/mul_out_reg is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/mul_out0 is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/mul_out1 is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[41].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[41] is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[41] is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: register genblk1[41].mac_i/mul_out_reg is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/mul_out0 is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/mul_out1 is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[42].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[42] is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[42] is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: register genblk1[42].mac_i/mul_out_reg is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/mul_out0 is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/mul_out1 is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[43].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[43] is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[43] is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: register genblk1[43].mac_i/mul_out_reg is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/mul_out0 is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/mul_out1 is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[44].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[44] is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[44] is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: register genblk1[44].mac_i/mul_out_reg is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/mul_out0 is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/mul_out1 is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[45].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[45] is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[45] is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: register genblk1[45].mac_i/mul_out_reg is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/mul_out0 is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/mul_out1 is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[46].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[46] is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[46] is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: register genblk1[46].mac_i/mul_out_reg is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/mul_out0 is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/mul_out1 is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[47].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[47] is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[47] is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: register genblk1[47].mac_i/mul_out_reg is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/mul_out0 is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/mul_out1 is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[48].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[48] is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[48] is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: register genblk1[48].mac_i/mul_out_reg is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/mul_out0 is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/mul_out1 is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[49].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[49] is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[49] is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: register genblk1[49].mac_i/mul_out_reg is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/mul_out0 is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/mul_out1 is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[50].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[50] is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[50] is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: register genblk1[50].mac_i/mul_out_reg is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/mul_out0 is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/mul_out1 is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[51].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[51] is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[51] is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: register genblk1[51].mac_i/mul_out_reg is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/mul_out0 is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/mul_out1 is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[52].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[52] is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[52] is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: register genblk1[52].mac_i/mul_out_reg is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/mul_out0 is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/mul_out1 is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[53].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[53] is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[53] is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: register genblk1[53].mac_i/mul_out_reg is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/mul_out0 is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/mul_out1 is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[54].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[54] is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[54] is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: register genblk1[54].mac_i/mul_out_reg is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/mul_out0 is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/mul_out1 is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[55].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[55] is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[55] is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: register genblk1[55].mac_i/mul_out_reg is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/mul_out0 is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/mul_out1 is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[56].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[56] is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[56] is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: register genblk1[56].mac_i/mul_out_reg is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/mul_out0 is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/mul_out1 is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[57].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[57] is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[57] is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: register genblk1[57].mac_i/mul_out_reg is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/mul_out0 is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/mul_out1 is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[58].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[58] is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[58] is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: register genblk1[58].mac_i/mul_out_reg is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/mul_out0 is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/mul_out1 is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[59].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[59] is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[59] is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: register genblk1[59].mac_i/mul_out_reg is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/mul_out0 is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/mul_out1 is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[60].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[60] is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[60] is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: register genblk1[60].mac_i/mul_out_reg is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/mul_out0 is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/mul_out1 is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[61].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[61] is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[61] is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: register genblk1[61].mac_i/mul_out_reg is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/mul_out0 is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/mul_out1 is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[62].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[62] is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[62] is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: register genblk1[62].mac_i/mul_out_reg is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/mul_out0 is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/mul_out1 is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[63].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[63] is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[63] is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: register genblk1[63].mac_i/mul_out_reg is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/mul_out0 is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/mul_out1 is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\ref_address_reg[0] )
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[63][12]' (FD) to 'kernel_regs_reg[63][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[63][13]' (FD) to 'kernel_regs_reg[63][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[63][14]' (FD) to 'kernel_regs_reg[63][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[62][12]' (FD) to 'kernel_regs_reg[62][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[62][13]' (FD) to 'kernel_regs_reg[62][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[62][14]' (FD) to 'kernel_regs_reg[62][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[61][13]' (FD) to 'kernel_regs_reg[61][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[61][14]' (FD) to 'kernel_regs_reg[61][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[60][12]' (FD) to 'kernel_regs_reg[60][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[60][13]' (FD) to 'kernel_regs_reg[60][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[60][14]' (FD) to 'kernel_regs_reg[60][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[59][11]' (FD) to 'kernel_regs_reg[59][12]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[59][12]' (FD) to 'kernel_regs_reg[59][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[59][13]' (FD) to 'kernel_regs_reg[59][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[59][14]' (FD) to 'kernel_regs_reg[59][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[58][14]' (FD) to 'kernel_regs_reg[58][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[57][12]' (FD) to 'kernel_regs_reg[57][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[57][13]' (FD) to 'kernel_regs_reg[57][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[57][14]' (FD) to 'kernel_regs_reg[57][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[56][12]' (FD) to 'kernel_regs_reg[56][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[56][13]' (FD) to 'kernel_regs_reg[56][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[56][14]' (FD) to 'kernel_regs_reg[56][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[55][11]' (FD) to 'kernel_regs_reg[55][12]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[55][12]' (FD) to 'kernel_regs_reg[55][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[55][13]' (FD) to 'kernel_regs_reg[55][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[55][14]' (FD) to 'kernel_regs_reg[55][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[54][11]' (FD) to 'kernel_regs_reg[54][12]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[54][12]' (FD) to 'kernel_regs_reg[54][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[54][13]' (FD) to 'kernel_regs_reg[54][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[54][14]' (FD) to 'kernel_regs_reg[54][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[53][14]' (FD) to 'kernel_regs_reg[53][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[52][13]' (FD) to 'kernel_regs_reg[52][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[52][14]' (FD) to 'kernel_regs_reg[52][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[51][10]' (FD) to 'kernel_regs_reg[51][11]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[51][11]' (FD) to 'kernel_regs_reg[51][12]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[51][12]' (FD) to 'kernel_regs_reg[51][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[51][13]' (FD) to 'kernel_regs_reg[51][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[51][14]' (FD) to 'kernel_regs_reg[51][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[50][12]' (FD) to 'kernel_regs_reg[50][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[50][13]' (FD) to 'kernel_regs_reg[50][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[50][14]' (FD) to 'kernel_regs_reg[50][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[49][14]' (FD) to 'kernel_regs_reg[49][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[48][11]' (FD) to 'kernel_regs_reg[48][12]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[48][12]' (FD) to 'kernel_regs_reg[48][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[48][13]' (FD) to 'kernel_regs_reg[48][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[48][14]' (FD) to 'kernel_regs_reg[48][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[47][14]' (FD) to 'kernel_regs_reg[47][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[46][13]' (FD) to 'kernel_regs_reg[46][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[46][14]' (FD) to 'kernel_regs_reg[46][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[45][13]' (FD) to 'kernel_regs_reg[45][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[45][14]' (FD) to 'kernel_regs_reg[45][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[44][12]' (FD) to 'kernel_regs_reg[44][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[44][13]' (FD) to 'kernel_regs_reg[44][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[44][14]' (FD) to 'kernel_regs_reg[44][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[43][13]' (FD) to 'kernel_regs_reg[43][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[43][14]' (FD) to 'kernel_regs_reg[43][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[42][13]' (FD) to 'kernel_regs_reg[42][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[42][14]' (FD) to 'kernel_regs_reg[42][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[41][14]' (FD) to 'kernel_regs_reg[41][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[40][14]' (FD) to 'kernel_regs_reg[40][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[39][12]' (FD) to 'kernel_regs_reg[39][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[39][13]' (FD) to 'kernel_regs_reg[39][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[39][14]' (FD) to 'kernel_regs_reg[39][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[38][13]' (FD) to 'kernel_regs_reg[38][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[38][14]' (FD) to 'kernel_regs_reg[38][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[37][12]' (FD) to 'kernel_regs_reg[37][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[37][13]' (FD) to 'kernel_regs_reg[37][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[37][14]' (FD) to 'kernel_regs_reg[37][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[36][12]' (FD) to 'kernel_regs_reg[36][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[36][13]' (FD) to 'kernel_regs_reg[36][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[36][14]' (FD) to 'kernel_regs_reg[36][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[35][11]' (FD) to 'kernel_regs_reg[35][12]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[35][12]' (FD) to 'kernel_regs_reg[35][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[35][13]' (FD) to 'kernel_regs_reg[35][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[35][14]' (FD) to 'kernel_regs_reg[35][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[34][13]' (FD) to 'kernel_regs_reg[34][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[34][14]' (FD) to 'kernel_regs_reg[34][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[33][12]' (FD) to 'kernel_regs_reg[33][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[33][13]' (FD) to 'kernel_regs_reg[33][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[33][14]' (FD) to 'kernel_regs_reg[33][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[32][12]' (FD) to 'kernel_regs_reg[32][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[32][13]' (FD) to 'kernel_regs_reg[32][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[32][14]' (FD) to 'kernel_regs_reg[32][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[31][11]' (FD) to 'kernel_regs_reg[31][12]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[31][12]' (FD) to 'kernel_regs_reg[31][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[31][13]' (FD) to 'kernel_regs_reg[31][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[31][14]' (FD) to 'kernel_regs_reg[31][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[30][14]' (FD) to 'kernel_regs_reg[30][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[29][11]' (FD) to 'kernel_regs_reg[29][12]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[29][12]' (FD) to 'kernel_regs_reg[29][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[29][13]' (FD) to 'kernel_regs_reg[29][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[29][14]' (FD) to 'kernel_regs_reg[29][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[28][12]' (FD) to 'kernel_regs_reg[28][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[28][13]' (FD) to 'kernel_regs_reg[28][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[28][14]' (FD) to 'kernel_regs_reg[28][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[27][13]' (FD) to 'kernel_regs_reg[27][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[27][14]' (FD) to 'kernel_regs_reg[27][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[26][12]' (FD) to 'kernel_regs_reg[26][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[26][13]' (FD) to 'kernel_regs_reg[26][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[26][14]' (FD) to 'kernel_regs_reg[26][15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:19 . Memory (MB): peak = 2142.145 ; gain = 770.414 ; free physical = 3193 ; free virtual = 5898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|wrapper_image     | o1_reg     | 131072x16     | Block RAM      | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
+------------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance u_1i_0/u_1/o3_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_0/u_1/o3_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:23 ; elapsed = 00:01:35 . Memory (MB): peak = 2178.145 ; gain = 806.414 ; free physical = 2975 ; free virtual = 5685
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:01:39 . Memory (MB): peak = 2296.160 ; gain = 924.430 ; free physical = 2910 ; free virtual = 5616
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance u_1/o3_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o3_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:38 ; elapsed = 00:01:49 . Memory (MB): peak = 2296.160 ; gain = 924.430 ; free physical = 2982 ; free virtual = 5693
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net img_rom_wire[15] is driving 960 big block pins (URAM, BRAM and DSP loads). Created 96 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:43 ; elapsed = 00:01:55 . Memory (MB): peak = 2296.160 ; gain = 924.430 ; free physical = 2981 ; free virtual = 5693
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:43 ; elapsed = 00:01:55 . Memory (MB): peak = 2296.160 ; gain = 924.430 ; free physical = 2981 ; free virtual = 5693
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:45 ; elapsed = 00:01:56 . Memory (MB): peak = 2296.160 ; gain = 924.430 ; free physical = 2982 ; free virtual = 5693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:45 ; elapsed = 00:01:56 . Memory (MB): peak = 2296.160 ; gain = 924.430 ; free physical = 2982 ; free virtual = 5693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:45 ; elapsed = 00:01:56 . Memory (MB): peak = 2296.160 ; gain = 924.430 ; free physical = 2982 ; free virtual = 5693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:45 ; elapsed = 00:01:57 . Memory (MB): peak = 2296.160 ; gain = 924.430 ; free physical = 2982 ; free virtual = 5693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|conv1       | clr_pulse_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+---------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY4      |   538|
|2     |DSP48E1_1   |    64|
|3     |LUT1        |   489|
|4     |LUT2        |    80|
|5     |LUT3        |    24|
|6     |LUT4        |    17|
|7     |LUT5        |   890|
|8     |LUT6        |   127|
|9     |RAMB36E1    |     1|
|10    |RAMB36E1_1  |     1|
|11    |RAMB36E1_10 |     1|
|12    |RAMB36E1_11 |     1|
|13    |RAMB36E1_12 |     1|
|14    |RAMB36E1_13 |     1|
|15    |RAMB36E1_14 |     1|
|16    |RAMB36E1_15 |     1|
|17    |RAMB36E1_16 |     1|
|18    |RAMB36E1_17 |     1|
|19    |RAMB36E1_18 |     1|
|20    |RAMB36E1_19 |     1|
|21    |RAMB36E1_2  |     1|
|22    |RAMB36E1_20 |     7|
|23    |RAMB36E1_21 |     7|
|24    |RAMB36E1_22 |     1|
|25    |RAMB36E1_23 |     1|
|26    |RAMB36E1_24 |     1|
|27    |RAMB36E1_25 |     1|
|28    |RAMB36E1_26 |     1|
|29    |RAMB36E1_27 |     1|
|30    |RAMB36E1_28 |     1|
|31    |RAMB36E1_29 |     1|
|32    |RAMB36E1_3  |     1|
|33    |RAMB36E1_30 |     1|
|34    |RAMB36E1_31 |     1|
|35    |RAMB36E1_32 |     1|
|36    |RAMB36E1_33 |     1|
|37    |RAMB36E1_34 |     1|
|38    |RAMB36E1_35 |     1|
|39    |RAMB36E1_36 |     1|
|40    |RAMB36E1_37 |     1|
|41    |RAMB36E1_38 |     1|
|42    |RAMB36E1_39 |     1|
|43    |RAMB36E1_4  |     1|
|44    |RAMB36E1_40 |     7|
|45    |RAMB36E1_41 |     7|
|46    |RAMB36E1_42 |     1|
|47    |RAMB36E1_43 |     1|
|48    |RAMB36E1_44 |     1|
|49    |RAMB36E1_45 |     1|
|50    |RAMB36E1_46 |     1|
|51    |RAMB36E1_47 |     1|
|52    |RAMB36E1_48 |     1|
|53    |RAMB36E1_49 |     1|
|54    |RAMB36E1_5  |     1|
|55    |RAMB36E1_50 |     1|
|56    |RAMB36E1_51 |     1|
|57    |RAMB36E1_52 |     1|
|58    |RAMB36E1_53 |     1|
|59    |RAMB36E1_54 |     1|
|60    |RAMB36E1_55 |     1|
|61    |RAMB36E1_56 |     1|
|62    |RAMB36E1_57 |     1|
|63    |RAMB36E1_58 |     1|
|64    |RAMB36E1_59 |     1|
|65    |RAMB36E1_6  |     1|
|66    |RAMB36E1_60 |     7|
|67    |RAMB36E1_61 |     7|
|68    |RAMB36E1_7  |     1|
|69    |RAMB36E1_8  |     1|
|70    |RAMB36E1_9  |     1|
|71    |SRL16E      |     1|
|72    |FDRE        |  1206|
|73    |FDSE        |     1|
+------+------------+------+

Report Instance Areas: 
+------+----------------------+--------------+------+
|      |Instance              |Module        |Cells |
+------+----------------------+--------------+------+
|1     |top                   |              |  3535|
|2     |  \genblk1[0].mac_i   |conv_mac      |    28|
|3     |  \genblk1[10].mac_i  |conv_mac_0    |    28|
|4     |  \genblk1[11].mac_i  |conv_mac_1    |    27|
|5     |  \genblk1[12].mac_i  |conv_mac_2    |    29|
|6     |  \genblk1[13].mac_i  |conv_mac_3    |    26|
|7     |  \genblk1[14].mac_i  |conv_mac_4    |    50|
|8     |  \genblk1[15].mac_i  |conv_mac_5    |    29|
|9     |  \genblk1[16].mac_i  |conv_mac_6    |    30|
|10    |  \genblk1[17].mac_i  |conv_mac_7    |    25|
|11    |  \genblk1[18].mac_i  |conv_mac_8    |    30|
|12    |  \genblk1[19].mac_i  |conv_mac_9    |    29|
|13    |  \genblk1[1].mac_i   |conv_mac_10   |    27|
|14    |  \genblk1[20].mac_i  |conv_mac_11   |    31|
|15    |  \genblk1[21].mac_i  |conv_mac_12   |    29|
|16    |  \genblk1[22].mac_i  |conv_mac_13   |    30|
|17    |  \genblk1[23].mac_i  |conv_mac_14   |    32|
|18    |  \genblk1[24].mac_i  |conv_mac_15   |    25|
|19    |  \genblk1[25].mac_i  |conv_mac_16   |    26|
|20    |  \genblk1[26].mac_i  |conv_mac_17   |    28|
|21    |  \genblk1[27].mac_i  |conv_mac_18   |    29|
|22    |  \genblk1[28].mac_i  |conv_mac_19   |    29|
|23    |  \genblk1[29].mac_i  |conv_mac_20   |    27|
|24    |  \genblk1[2].mac_i   |conv_mac_21   |    31|
|25    |  \genblk1[30].mac_i  |conv_mac_22   |    32|
|26    |  \genblk1[31].mac_i  |conv_mac_23   |    27|
|27    |  \genblk1[32].mac_i  |conv_mac_24   |    29|
|28    |  \genblk1[33].mac_i  |conv_mac_25   |    25|
|29    |  \genblk1[34].mac_i  |conv_mac_26   |    52|
|30    |  \genblk1[35].mac_i  |conv_mac_27   |    28|
|31    |  \genblk1[36].mac_i  |conv_mac_28   |    29|
|32    |  \genblk1[37].mac_i  |conv_mac_29   |    26|
|33    |  \genblk1[38].mac_i  |conv_mac_30   |    30|
|34    |  \genblk1[39].mac_i  |conv_mac_31   |    52|
|35    |  \genblk1[3].mac_i   |conv_mac_32   |    25|
|36    |  \genblk1[40].mac_i  |conv_mac_33   |    30|
|37    |  \genblk1[41].mac_i  |conv_mac_34   |    30|
|38    |  \genblk1[42].mac_i  |conv_mac_35   |    31|
|39    |  \genblk1[43].mac_i  |conv_mac_36   |    28|
|40    |  \genblk1[44].mac_i  |conv_mac_37   |    28|
|41    |  \genblk1[45].mac_i  |conv_mac_38   |    30|
|42    |  \genblk1[46].mac_i  |conv_mac_39   |    29|
|43    |  \genblk1[47].mac_i  |conv_mac_40   |    30|
|44    |  \genblk1[48].mac_i  |conv_mac_41   |    22|
|45    |  \genblk1[49].mac_i  |conv_mac_42   |    50|
|46    |  \genblk1[4].mac_i   |conv_mac_43   |    24|
|47    |  \genblk1[50].mac_i  |conv_mac_44   |    28|
|48    |  \genblk1[51].mac_i  |conv_mac_45   |    21|
|49    |  \genblk1[52].mac_i  |conv_mac_46   |    30|
|50    |  \genblk1[53].mac_i  |conv_mac_47   |    31|
|51    |  \genblk1[54].mac_i  |conv_mac_48   |    50|
|52    |  \genblk1[55].mac_i  |conv_mac_49   |    27|
|53    |  \genblk1[56].mac_i  |conv_mac_50   |    29|
|54    |  \genblk1[57].mac_i  |conv_mac_51   |    28|
|55    |  \genblk1[58].mac_i  |conv_mac_52   |    32|
|56    |  \genblk1[59].mac_i  |conv_mac_53   |    24|
|57    |  \genblk1[5].mac_i   |conv_mac_54   |    30|
|58    |  \genblk1[60].mac_i  |conv_mac_55   |    52|
|59    |  \genblk1[61].mac_i  |conv_mac_56   |    28|
|60    |  \genblk1[62].mac_i  |conv_mac_57   |    26|
|61    |  \genblk1[63].mac_i  |conv_mac_58   |    27|
|62    |  \genblk1[6].mac_i   |conv_mac_59   |    29|
|63    |  \genblk1[7].mac_i   |conv_mac_60   |    48|
|64    |  \genblk1[8].mac_i   |conv_mac_61   |    30|
|65    |  \genblk1[9].mac_i   |conv_mac_62   |    24|
|66    |  u_1                 |wrapper_image |   212|
+------+----------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:45 ; elapsed = 00:01:57 . Memory (MB): peak = 2296.160 ; gain = 924.430 ; free physical = 2982 ; free virtual = 5693
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:26 ; elapsed = 00:01:36 . Memory (MB): peak = 2296.160 ; gain = 426.875 ; free physical = 3048 ; free virtual = 5758
Synthesis Optimization Complete : Time (s): cpu = 00:01:45 ; elapsed = 00:01:57 . Memory (MB): peak = 2296.168 ; gain = 924.430 ; free physical = 3059 ; free virtual = 5770
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 700 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gsaied/Desktop/old_rtl/conv1/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/conv1/temp.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2296.168 ; gain = 0.000 ; free physical = 2969 ; free virtual = 5680
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
367 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:51 ; elapsed = 00:02:03 . Memory (MB): peak = 2296.168 ; gain = 932.434 ; free physical = 3151 ; free virtual = 5862
# report_utilization -file utiliziation.rpt
# report_utilization -hierarchical -file hierarchical_utilization.rpt
# report_timing -file post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2624.977 ; gain = 328.809 ; free physical = 2653 ; free virtual = 5364
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
# puts "Found setup timing violations => running physical optimization"
# report_timing -file slack.rpt
# #phys_opt_design -directive AggressiveExplore
# }
Found setup timing violations => running physical optimization
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# write_checkpoint -force post_synth.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2624.977 ; gain = 0.000 ; free physical = 2653 ; free virtual = 5363
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2668.180 ; gain = 0.000 ; free physical = 2644 ; free virtual = 5361
INFO: [Common 17-1381] The checkpoint '/home/gsaied/Desktop/old_rtl/conv1/post_synth.dcp' has been generated.
# place_design -no_fanout_opt -directive ExtraTimingOpt
Command: place_design -no_fanout_opt -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2684.727 ; gain = 0.000 ; free physical = 2640 ; free virtual = 5353
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e7528de2

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2684.727 ; gain = 0.000 ; free physical = 2640 ; free virtual = 5353
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2684.727 ; gain = 0.000 ; free physical = 2650 ; free virtual = 5364

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4742a4d7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2695.281 ; gain = 10.555 ; free physical = 2628 ; free virtual = 5341

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 132f3a26f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2705.352 ; gain = 20.625 ; free physical = 2618 ; free virtual = 5327

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 132f3a26f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2705.352 ; gain = 20.625 ; free physical = 2614 ; free virtual = 5327
Phase 1 Placer Initialization | Checksum: 132f3a26f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2705.352 ; gain = 20.625 ; free physical = 2614 ; free virtual = 5327

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: ad58ecff

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2729.363 ; gain = 44.637 ; free physical = 2603 ; free virtual = 5315
Phase 2 Global Placement | Checksum: 1b5e4382a

Time (s): cpu = 00:01:51 ; elapsed = 00:01:24 . Memory (MB): peak = 2745.371 ; gain = 60.645 ; free physical = 2108 ; free virtual = 4833

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b5e4382a

Time (s): cpu = 00:01:51 ; elapsed = 00:01:25 . Memory (MB): peak = 2745.371 ; gain = 60.645 ; free physical = 2105 ; free virtual = 4833

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 101f31b24

Time (s): cpu = 00:01:55 ; elapsed = 00:01:28 . Memory (MB): peak = 2745.371 ; gain = 60.645 ; free physical = 2097 ; free virtual = 4822

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13c027847

Time (s): cpu = 00:01:56 ; elapsed = 00:01:29 . Memory (MB): peak = 2745.371 ; gain = 60.645 ; free physical = 2091 ; free virtual = 4819

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13fc7fe38

Time (s): cpu = 00:01:56 ; elapsed = 00:01:29 . Memory (MB): peak = 2745.371 ; gain = 60.645 ; free physical = 2091 ; free virtual = 4819

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 12c1613c2

Time (s): cpu = 00:02:24 ; elapsed = 00:01:57 . Memory (MB): peak = 2745.371 ; gain = 60.645 ; free physical = 2127 ; free virtual = 4852

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 19c9ab559

Time (s): cpu = 00:02:28 ; elapsed = 00:02:01 . Memory (MB): peak = 2749.473 ; gain = 64.746 ; free physical = 2182 ; free virtual = 4916

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1f63bbe80

Time (s): cpu = 00:02:28 ; elapsed = 00:02:01 . Memory (MB): peak = 2749.473 ; gain = 64.746 ; free physical = 2183 ; free virtual = 4916

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1fa663471

Time (s): cpu = 00:02:29 ; elapsed = 00:02:01 . Memory (MB): peak = 2749.473 ; gain = 64.746 ; free physical = 2183 ; free virtual = 4916

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 151188a63

Time (s): cpu = 00:02:39 ; elapsed = 00:02:11 . Memory (MB): peak = 2749.473 ; gain = 64.746 ; free physical = 2190 ; free virtual = 4920
Phase 3 Detail Placement | Checksum: 151188a63

Time (s): cpu = 00:02:39 ; elapsed = 00:02:11 . Memory (MB): peak = 2749.473 ; gain = 64.746 ; free physical = 2190 ; free virtual = 4920

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 120bc8bd7

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net clr_pulse, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 0 success, 0 bufg driver replicated, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 120bc8bd7

Time (s): cpu = 00:02:44 ; elapsed = 00:02:15 . Memory (MB): peak = 2783.477 ; gain = 98.750 ; free physical = 2185 ; free virtual = 4914
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.134. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1558a6782

Time (s): cpu = 00:13:47 ; elapsed = 00:13:41 . Memory (MB): peak = 2783.477 ; gain = 98.750 ; free physical = 2494 ; free virtual = 5308
Phase 4.1 Post Commit Optimization | Checksum: 1558a6782

Time (s): cpu = 00:13:47 ; elapsed = 00:13:41 . Memory (MB): peak = 2783.477 ; gain = 98.750 ; free physical = 2495 ; free virtual = 5308

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: b1a62d7e

Time (s): cpu = 00:13:48 ; elapsed = 00:13:41 . Memory (MB): peak = 2783.477 ; gain = 98.750 ; free physical = 2511 ; free virtual = 5324

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: b1a62d7e

Time (s): cpu = 00:13:48 ; elapsed = 00:13:41 . Memory (MB): peak = 2783.477 ; gain = 98.750 ; free physical = 2511 ; free virtual = 5324

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.477 ; gain = 0.000 ; free physical = 2511 ; free virtual = 5324
Phase 4.4 Final Placement Cleanup | Checksum: d19c2bc6

Time (s): cpu = 00:13:48 ; elapsed = 00:13:41 . Memory (MB): peak = 2783.477 ; gain = 98.750 ; free physical = 2511 ; free virtual = 5324
Phase 4 Post Placement Optimization and Clean-Up | Checksum: d19c2bc6

Time (s): cpu = 00:13:48 ; elapsed = 00:13:41 . Memory (MB): peak = 2783.477 ; gain = 98.750 ; free physical = 2511 ; free virtual = 5324
Ending Placer Task | Checksum: c239069e

Time (s): cpu = 00:13:48 ; elapsed = 00:13:42 . Memory (MB): peak = 2783.477 ; gain = 98.750 ; free physical = 2590 ; free virtual = 5403
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:13:52 ; elapsed = 00:13:45 . Memory (MB): peak = 2783.477 ; gain = 115.297 ; free physical = 2590 ; free virtual = 5403
# route_design -directive NoTimingRelaxation -tns_cleanup
Command: route_design -directive NoTimingRelaxation -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 55a2ce83 ConstDB: 0 ShapeSum: 6c96381b RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "conv1_en" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv1_en". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_feedback" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_feedback". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 74d0a324

Time (s): cpu = 00:02:44 ; elapsed = 00:02:01 . Memory (MB): peak = 3230.145 ; gain = 446.664 ; free physical = 2178 ; free virtual = 4991
Post Restoration Checksum: NetGraph: 2bad0ca NumContArr: 7215d25a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 74d0a324

Time (s): cpu = 00:02:44 ; elapsed = 00:02:01 . Memory (MB): peak = 3243.141 ; gain = 459.660 ; free physical = 2150 ; free virtual = 4961

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 74d0a324

Time (s): cpu = 00:02:44 ; elapsed = 00:02:01 . Memory (MB): peak = 3273.391 ; gain = 489.910 ; free physical = 2116 ; free virtual = 4927

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 74d0a324

Time (s): cpu = 00:02:44 ; elapsed = 00:02:01 . Memory (MB): peak = 3273.391 ; gain = 489.910 ; free physical = 2116 ; free virtual = 4927
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a26425e4

Time (s): cpu = 00:02:49 ; elapsed = 00:02:06 . Memory (MB): peak = 3319.969 ; gain = 536.488 ; free physical = 2055 ; free virtual = 4868
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.046 | TNS=-2394.829| WHS=0.067  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 2737b6790

Time (s): cpu = 00:02:50 ; elapsed = 00:02:07 . Memory (MB): peak = 3319.969 ; gain = 536.488 ; free physical = 2096 ; free virtual = 4909

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 13055261d

Time (s): cpu = 00:03:10 ; elapsed = 00:02:19 . Memory (MB): peak = 3336.203 ; gain = 552.723 ; free physical = 2080 ; free virtual = 4889

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 161
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.115 | TNS=-4505.557| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: a0599ecd

Time (s): cpu = 00:03:22 ; elapsed = 00:02:29 . Memory (MB): peak = 3336.203 ; gain = 552.723 ; free physical = 2072 ; free virtual = 4886

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.612 | TNS=-3695.930| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 234223e2d

Time (s): cpu = 00:03:37 ; elapsed = 00:02:43 . Memory (MB): peak = 3336.203 ; gain = 552.723 ; free physical = 2076 ; free virtual = 4890
Phase 4 Rip-up And Reroute | Checksum: 234223e2d

Time (s): cpu = 00:03:37 ; elapsed = 00:02:43 . Memory (MB): peak = 3336.203 ; gain = 552.723 ; free physical = 2076 ; free virtual = 4890

Phase 5 Delay and Skew Optimization

Phase 5.1 TNS Cleanup

Phase 5.1.1 Delay CleanUp

Phase 5.1.1.1 Update Timing
Phase 5.1.1.1 Update Timing | Checksum: 234223e2d

Time (s): cpu = 00:03:38 ; elapsed = 00:02:44 . Memory (MB): peak = 3336.203 ; gain = 552.723 ; free physical = 2077 ; free virtual = 4891
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.115 | TNS=-4505.557| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.2 Update Timing
Phase 5.1.1.2 Update Timing | Checksum: 171ed6578

Time (s): cpu = 00:07:47 ; elapsed = 00:04:53 . Memory (MB): peak = 3530.203 ; gain = 746.723 ; free physical = 2021 ; free virtual = 4847
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.033 | TNS=-4292.622| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.3 Update Timing
Phase 5.1.1.3 Update Timing | Checksum: 1909fe77d

Time (s): cpu = 00:12:25 ; elapsed = 00:07:16 . Memory (MB): peak = 3530.203 ; gain = 746.723 ; free physical = 2586 ; free virtual = 5439
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.033 | TNS=-4137.479| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.4 Update Timing
Phase 5.1.1.4 Update Timing | Checksum: 20ffc8b58

Time (s): cpu = 00:17:46 ; elapsed = 00:10:17 . Memory (MB): peak = 3530.203 ; gain = 746.723 ; free physical = 1931 ; free virtual = 4780
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.031 | TNS=-3976.288| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1.1 Delay CleanUp | Checksum: 189960811

Time (s): cpu = 00:20:43 ; elapsed = 00:11:46 . Memory (MB): peak = 3530.203 ; gain = 746.723 ; free physical = 1931 ; free virtual = 4777
Phase 5.1 TNS Cleanup | Checksum: 189960811

Time (s): cpu = 00:20:43 ; elapsed = 00:11:46 . Memory (MB): peak = 3530.203 ; gain = 746.723 ; free physical = 1927 ; free virtual = 4777

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 189960811

Time (s): cpu = 00:20:43 ; elapsed = 00:11:46 . Memory (MB): peak = 3530.203 ; gain = 746.723 ; free physical = 1927 ; free virtual = 4777
Phase 5 Delay and Skew Optimization | Checksum: 189960811

Time (s): cpu = 00:20:43 ; elapsed = 00:11:46 . Memory (MB): peak = 3530.203 ; gain = 746.723 ; free physical = 1927 ; free virtual = 4777

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17d6be9eb

Time (s): cpu = 00:20:44 ; elapsed = 00:11:47 . Memory (MB): peak = 3530.203 ; gain = 746.723 ; free physical = 1928 ; free virtual = 4778
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.031 | TNS=-3868.903| WHS=0.121  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17d6be9eb

Time (s): cpu = 00:20:44 ; elapsed = 00:11:47 . Memory (MB): peak = 3530.203 ; gain = 746.723 ; free physical = 1928 ; free virtual = 4778
Phase 6 Post Hold Fix | Checksum: 17d6be9eb

Time (s): cpu = 00:20:44 ; elapsed = 00:11:47 . Memory (MB): peak = 3530.203 ; gain = 746.723 ; free physical = 1928 ; free virtual = 4778

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 10820e71c

Time (s): cpu = 00:20:45 ; elapsed = 00:11:48 . Memory (MB): peak = 3530.203 ; gain = 746.723 ; free physical = 1931 ; free virtual = 4780
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.031 | TNS=-3868.903| WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 10820e71c

Time (s): cpu = 00:20:45 ; elapsed = 00:11:48 . Memory (MB): peak = 3530.203 ; gain = 746.723 ; free physical = 1931 ; free virtual = 4780

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.640958 %
  Global Horizontal Routing Utilization  = 0.42822 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 77.4775%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 78.3784%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 63.2353%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 10820e71c

Time (s): cpu = 00:20:47 ; elapsed = 00:11:49 . Memory (MB): peak = 3530.203 ; gain = 746.723 ; free physical = 1926 ; free virtual = 4776

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 10820e71c

Time (s): cpu = 00:20:47 ; elapsed = 00:11:49 . Memory (MB): peak = 3530.203 ; gain = 746.723 ; free physical = 1926 ; free virtual = 4776

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 14f378435

Time (s): cpu = 00:20:47 ; elapsed = 00:11:49 . Memory (MB): peak = 3530.203 ; gain = 746.723 ; free physical = 1926 ; free virtual = 4775

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3530.203 ; gain = 0.000 ; free physical = 2004 ; free virtual = 4853
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.980. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 1e6021957

Time (s): cpu = 00:02:36 ; elapsed = 00:02:35 . Memory (MB): peak = 3530.203 ; gain = 0.000 ; free physical = 2040 ; free virtual = 4887
Phase 11 Incr Placement Change | Checksum: 14f378435

Time (s): cpu = 00:23:23 ; elapsed = 00:14:25 . Memory (MB): peak = 3530.203 ; gain = 746.723 ; free physical = 2040 ; free virtual = 4887

Phase 12 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "conv1_en" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv1_en". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_feedback" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_feedback". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 12 Build RT Design | Checksum: 100fa03d2

Time (s): cpu = 00:24:07 ; elapsed = 00:15:09 . Memory (MB): peak = 3530.203 ; gain = 746.723 ; free physical = 2013 ; free virtual = 4891
Post Restoration Checksum: NetGraph: b2637e5a NumContArr: 4312a3e8 Constraints: 0 Timing: 0

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: f5762242

Time (s): cpu = 00:24:07 ; elapsed = 00:15:10 . Memory (MB): peak = 3530.203 ; gain = 746.723 ; free physical = 1981 ; free virtual = 4862

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: f5762242

Time (s): cpu = 00:24:07 ; elapsed = 00:15:10 . Memory (MB): peak = 3530.203 ; gain = 746.723 ; free physical = 1947 ; free virtual = 4828

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: eb8fd582

Time (s): cpu = 00:24:07 ; elapsed = 00:15:10 . Memory (MB): peak = 3530.203 ; gain = 746.723 ; free physical = 1947 ; free virtual = 4828
 Number of Nodes with overlaps = 0

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 14566a435

Time (s): cpu = 00:24:13 ; elapsed = 00:15:15 . Memory (MB): peak = 3530.203 ; gain = 746.723 ; free physical = 1948 ; free virtual = 4825
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.983 | TNS=-3839.531| WHS=0.070  | THS=0.000  |

Phase 13 Router Initialization | Checksum: da70749a

Time (s): cpu = 00:24:15 ; elapsed = 00:15:16 . Memory (MB): peak = 3530.203 ; gain = 746.723 ; free physical = 1935 ; free virtual = 4816

Phase 14 Initial Routing
Phase 14 Initial Routing | Checksum: 1e67e054d

Time (s): cpu = 00:24:22 ; elapsed = 00:15:21 . Memory (MB): peak = 3530.203 ; gain = 746.723 ; free physical = 1927 ; free virtual = 4804

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.978 | TNS=-3885.580| WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 16bc519ca

Time (s): cpu = 00:24:30 ; elapsed = 00:15:28 . Memory (MB): peak = 3530.203 ; gain = 746.723 ; free physical = 1934 ; free virtual = 4815

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 85
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.086 | TNS=-3306.860| WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 198dec5fe

Time (s): cpu = 00:24:41 ; elapsed = 00:15:39 . Memory (MB): peak = 3530.203 ; gain = 746.723 ; free physical = 1934 ; free virtual = 4818
Phase 15 Rip-up And Reroute | Checksum: 198dec5fe

Time (s): cpu = 00:24:41 ; elapsed = 00:15:39 . Memory (MB): peak = 3530.203 ; gain = 746.723 ; free physical = 1934 ; free virtual = 4818

Phase 16 Delay and Skew Optimization

Phase 16.1 TNS Cleanup

Phase 16.1.1 Delay CleanUp

Phase 16.1.1.1 Update Timing
Phase 16.1.1.1 Update Timing | Checksum: 1e1623ba0

Time (s): cpu = 00:24:41 ; elapsed = 00:15:39 . Memory (MB): peak = 3530.203 ; gain = 746.723 ; free physical = 1934 ; free virtual = 4818
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.978 | TNS=-3885.580| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.2 Update Timing
Phase 16.1.1.2 Update Timing | Checksum: 20c65da0d

Time (s): cpu = 00:25:06 ; elapsed = 00:15:55 . Memory (MB): peak = 3530.203 ; gain = 746.723 ; free physical = 1896 ; free virtual = 4781
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.978 | TNS=-3821.443| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.3 Update Timing
Phase 16.1.1.3 Update Timing | Checksum: 20da1622a

Time (s): cpu = 00:25:45 ; elapsed = 00:16:17 . Memory (MB): peak = 3530.203 ; gain = 746.723 ; free physical = 1895 ; free virtual = 4781
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.978 | TNS=-3791.661| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.4 Update Timing
Phase 16.1.1.4 Update Timing | Checksum: 1bd0fd582

Time (s): cpu = 00:26:59 ; elapsed = 00:16:54 . Memory (MB): peak = 3530.203 ; gain = 746.723 ; free physical = 1886 ; free virtual = 4769
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.978 | TNS=-3491.074| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.5 Update Timing
Phase 16.1.1.5 Update Timing | Checksum: 19047ccef

Time (s): cpu = 00:28:34 ; elapsed = 00:17:46 . Memory (MB): peak = 3530.203 ; gain = 746.723 ; free physical = 1883 ; free virtual = 4773
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.978 | TNS=-3373.821| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.6 Update Timing
Phase 16.1.1.6 Update Timing | Checksum: e590b227

Time (s): cpu = 00:32:34 ; elapsed = 00:19:47 . Memory (MB): peak = 3530.203 ; gain = 746.723 ; free physical = 1877 ; free virtual = 4766
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.978 | TNS=-3275.138| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 16.1.1 Delay CleanUp | Checksum: 102c0a31c

Time (s): cpu = 00:41:56 ; elapsed = 00:24:32 . Memory (MB): peak = 3530.203 ; gain = 746.723 ; free physical = 1948 ; free virtual = 4770
Phase 16.1 TNS Cleanup | Checksum: 102c0a31c

Time (s): cpu = 00:41:56 ; elapsed = 00:24:32 . Memory (MB): peak = 3530.203 ; gain = 746.723 ; free physical = 1944 ; free virtual = 4770

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 102c0a31c

Time (s): cpu = 00:41:56 ; elapsed = 00:24:32 . Memory (MB): peak = 3530.203 ; gain = 746.723 ; free physical = 1944 ; free virtual = 4770
Phase 16 Delay and Skew Optimization | Checksum: 102c0a31c

Time (s): cpu = 00:41:56 ; elapsed = 00:24:32 . Memory (MB): peak = 3530.203 ; gain = 746.723 ; free physical = 1944 ; free virtual = 4770

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 135785608

Time (s): cpu = 00:41:57 ; elapsed = 00:24:33 . Memory (MB): peak = 3530.203 ; gain = 746.723 ; free physical = 1946 ; free virtual = 4772
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.978 | TNS=-3222.633| WHS=0.124  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 135785608

Time (s): cpu = 00:41:57 ; elapsed = 00:24:33 . Memory (MB): peak = 3530.203 ; gain = 746.723 ; free physical = 1946 ; free virtual = 4772
Phase 17 Post Hold Fix | Checksum: 135785608

Time (s): cpu = 00:41:57 ; elapsed = 00:24:33 . Memory (MB): peak = 3530.203 ; gain = 746.723 ; free physical = 1946 ; free virtual = 4772

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 141beedc7

Time (s): cpu = 00:41:58 ; elapsed = 00:24:34 . Memory (MB): peak = 3530.203 ; gain = 746.723 ; free physical = 1949 ; free virtual = 4775
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.978 | TNS=-3222.633| WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 141beedc7

Time (s): cpu = 00:41:58 ; elapsed = 00:24:34 . Memory (MB): peak = 3530.203 ; gain = 746.723 ; free physical = 1949 ; free virtual = 4775

Phase 19 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.742635 %
  Global Horizontal Routing Utilization  = 0.484636 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 86.4865%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X49Y36 -> INT_R_X49Y36
   INT_L_X38Y26 -> INT_L_X38Y26
South Dir 1x1 Area, Max Cong = 78.3784%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 67.6471%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 19 Route finalize | Checksum: 141beedc7

Time (s): cpu = 00:42:00 ; elapsed = 00:24:35 . Memory (MB): peak = 3530.203 ; gain = 746.723 ; free physical = 1944 ; free virtual = 4770

Phase 20 Verifying routed nets

 Verification completed successfully
Phase 20 Verifying routed nets | Checksum: 141beedc7

Time (s): cpu = 00:42:00 ; elapsed = 00:24:35 . Memory (MB): peak = 3530.203 ; gain = 746.723 ; free physical = 1944 ; free virtual = 4770

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 11b0593d6

Time (s): cpu = 00:42:00 ; elapsed = 00:24:35 . Memory (MB): peak = 3530.203 ; gain = 746.723 ; free physical = 1946 ; free virtual = 4772

Phase 22 Post Router Timing
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-1.976 | TNS=-3217.662| WHS=0.125  | THS=0.000  |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 22 Post Router Timing | Checksum: df23a9f1

Time (s): cpu = 00:42:04 ; elapsed = 00:24:38 . Memory (MB): peak = 3530.203 ; gain = 746.723 ; free physical = 1961 ; free virtual = 4787
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:42:05 ; elapsed = 00:24:38 . Memory (MB): peak = 3530.203 ; gain = 746.723 ; free physical = 2279 ; free virtual = 5105

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 7 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:42:09 ; elapsed = 00:24:42 . Memory (MB): peak = 3530.203 ; gain = 746.727 ; free physical = 2281 ; free virtual = 5107
# report_timing
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Mar 13 22:44:49 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing
| Design       : conv1
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.976ns  (required time - arrival time)
  Source:                 u_1/o1_reg_0_12/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            genblk1[59].mac_i/mul_out_reg/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        4.883ns  (logic 2.249ns (46.054%)  route 2.634ns (53.946%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1369, unset)         0.508     0.508    u_1/clk
    RAMB36_X0Y7          RAMB36E1                                     r  u_1/o1_reg_0_12/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     2.423 r  u_1/o1_reg_0_12/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.488    u_1/o1_reg_0_12_n_0
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     2.779 r  u_1/o1_reg_1_12/DOADO[0]
                         net (fo=1, routed)           1.390     4.169    u_1/o1_reg_1_12_n_35
    SLICE_X57Y39         LUT6 (Prop_lut6_I5_O)        0.043     4.212 r  u_1/mul_out_reg_i_5/O
                         net (fo=64, routed)          1.180     5.391    genblk1[59].mac_i/A[12]
    DSP48_X4Y3           DSP48E1                                      r  genblk1[59].mac_i/mul_out_reg/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=1369, unset)         0.483     3.683    genblk1[59].mac_i/clk
    DSP48_X4Y3           DSP48E1                                      r  genblk1[59].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
    DSP48_X4Y3           DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.232     3.415    genblk1[59].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          3.415    
                         arrival time                          -5.391    
  -------------------------------------------------------------------
                         slack                                 -1.976    




