F:/Verilog/Project_1/control/ctrl.v {1 {vlog -work work -vopt -nocovercells F:/Verilog/Project_1/control/ctrl.v
Model Technology ModelSim SE vlog 6.3c Compiler 2007.09 Sep 11 2007

} {} {}}
