$date
	Fri May 16 12:14:58 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module EJ3_tb $end
$var parameter 32 ! DURATION $end
$var reg 4 " BCD_sim [3:0] $end
$var reg 1 # clk $end
$scope module UUT $end
$var wire 4 $ BCD_in [3:0] $end
$var wire 10 % decimal_out [9:0] $end
$var reg 10 & dec_aux [9:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 !
$end
#0
$dumpvars
bx &
bx %
bx $
0#
bx "
$end
#50000
1#
#100000
b1000000000 %
b1000000000 &
0#
b0 "
b0 $
#150000
1#
#200000
b100000000 %
b100000000 &
0#
b1 "
b1 $
#250000
1#
#300000
b10000000 %
b10000000 &
0#
b10 "
b10 $
#350000
1#
#400000
b1000000 %
b1000000 &
0#
b11 "
b11 $
#450000
1#
#500000
b100000 %
b100000 &
0#
b100 "
b100 $
#550000
1#
#600000
b10000 %
b10000 &
0#
b101 "
b101 $
#650000
1#
#700000
b1000 %
b1000 &
0#
b110 "
b110 $
#750000
1#
#800000
b100 %
b100 &
0#
b111 "
b111 $
#850000
1#
#900000
b10 %
b10 &
0#
b1000 "
b1000 $
#950000
1#
#1000000
b1 %
b1 &
0#
b1001 "
b1001 $
