{"variants":[{"paths":["\/documentation\/vhdlparsing\/include\/rawvalue-swift.property"],"traits":[{"interfaceLanguage":"swift"}]}],"abstract":[{"text":"The VHDL code equivalent to this include.","type":"text"}],"metadata":{"fragments":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"rawValue","kind":"identifier"},{"text":": ","kind":"text"},{"text":"String","kind":"typeIdentifier","preciseIdentifier":"s:SS"}],"externalID":"s:11VHDLParsing7IncludeO8rawValueSSvp","title":"rawValue","roleHeading":"Instance Property","modules":[{"name":"VHDLParsing"}],"role":"symbol","symbolKind":"property"},"schemaVersion":{"patch":0,"major":0,"minor":3},"primaryContentSections":[{"kind":"declarations","declarations":[{"languages":["swift"],"tokens":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"rawValue","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:SS","text":"String","kind":"typeIdentifier"},{"text":" { ","kind":"text"},{"text":"get","kind":"keyword"},{"text":" }","kind":"text"}],"platforms":["Linux"]}]}],"sections":[],"identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Include\/rawValue-swift.property","interfaceLanguage":"swift"},"kind":"symbol","hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Include"]]},"references":{"doc://VHDLParsing/documentation/VHDLParsing/Include/rawValue-swift.property":{"abstract":[{"type":"text","text":"The VHDL code equivalent to this include."}],"role":"symbol","type":"topic","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Include\/rawValue-swift.property","kind":"symbol","url":"\/documentation\/vhdlparsing\/include\/rawvalue-swift.property","fragments":[{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"rawValue"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:SS","text":"String"}],"title":"rawValue"},"doc://VHDLParsing/documentation/VHDLParsing/Include":{"fragments":[{"text":"enum","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"Include"}],"title":"Include","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"Include"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Include","role":"symbol","type":"topic","abstract":[{"text":"A type for representing VHDL include statements.","type":"text"}],"url":"\/documentation\/vhdlparsing\/include"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"}}}