// Seed: 2073952681
module module_0 (
    input  wand id_0,
    output wor  id_1
);
  assign id_1 = 1;
  wire id_3;
  supply1 id_4, id_5, id_6;
  always begin : LABEL_0$display
    ;
  end
  assign id_6 = ~id_5;
  wire id_7;
  wire id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16;
  wire id_17;
  wire id_18;
endmodule
module module_1 (
    input wire id_0,
    output supply1 id_1,
    input supply1 id_2,
    input tri0 id_3,
    input tri id_4,
    output supply0 id_5,
    input wor id_6,
    input wor id_7,
    output tri0 id_8,
    output supply0 id_9,
    output supply0 id_10,
    output wor id_11,
    output wor id_12,
    input wire id_13,
    output supply0 id_14,
    input tri0 id_15,
    input wire id_16,
    output tri id_17,
    input tri0 id_18,
    output supply1 id_19,
    input tri1 id_20
);
  wire id_22;
  wire id_23;
  wire id_24;
  module_0 modCall_1 (
      id_2,
      id_12
  );
  assign modCall_1.id_6 = 0;
endmodule
