#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Sun Jan 10 17:20:55 2016
# Process ID: 6348
# Current directory: F:/SeniorProj/FFT_DMA_24102015
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1460 F:\SeniorProj\FFT_DMA_24102015\FFT_DMA_24102015.xpr
# Log file: F:/SeniorProj/FFT_DMA_24102015/vivado.log
# Journal file: F:/SeniorProj/FFT_DMA_24102015\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/SeniorProj/FFT_DMA_24102015/FFT_DMA_24102015.xpr
INFO: [Project 1-313] Project file moved from 'C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'FFT_DMA_24102015.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx2016/Vivado/2015.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'FFTDMADesign.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
FFTDMADesign_processing_system7_0_0
FFTDMADesign_xfft_0_0
FFTDMADesign_auto_pc_1
FFTDMADesign_axi_dma_0_0
FFTDMADesign_auto_us_0
FFTDMADesign_rst_processing_system7_0_50M_0
FFTDMADesign_xbar_0
FFTDMADesign_auto_pc_0
FFTDMADesign_xlconcat_0_0
FFTDMADesign_auto_us_1
FFTDMADesign_auto_us_2

open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 739.703 ; gain = 178.348
report_ip_status -name ip_status 
upgrade_ip [get_ips  {FFTDMADesign_xfft_0_0 FFTDMADesign_xlconcat_0_0 FFTDMADesign_processing_system7_0_0 FFTDMADesign_axi_dma_0_0 FFTDMADesign_axi_mem_intercon_0 FFTDMADesign_processing_system7_0_axi_periph_0 FFTDMADesign_rst_processing_system7_0_50M_0}]
Upgrading 'F:/SeniorProj/FFT_DMA_24102015/FFT_DMA_24102015.srcs/sources_1/bd/FFTDMADesign/FFTDMADesign.bd'
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Adding component instance block -- xilinx.com:ip:xfft:9.0 - xfft_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <FFTDMADesign> from BD file <F:/SeniorProj/FFT_DMA_24102015/FFT_DMA_24102015.srcs/sources_1/bd/FFTDMADesign/FFTDMADesign.bd>
INFO: [IP_Flow 19-3422] Upgraded FFTDMADesign_axi_dma_0_0 (AXI Direct Memory Access 7.1) from revision 6 to revision 8
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'f:/SeniorProj/FFT_DMA_24102015/FFT_DMA_24102015.srcs/sources_1/bd/FFTDMADesign/ip/FFTDMADesign_axi_dma_0_0/FFTDMADesign_axi_dma_0_0.upgrade_log'.
INFO: [IP_Flow 19-3422] Upgraded FFTDMADesign_axi_mem_intercon_0 (AXI Interconnect 2.1) from revision 6 to revision 8
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'f:/SeniorProj/FFT_DMA_24102015/FFT_DMA_24102015.srcs/sources_1/bd/FFTDMADesign/ip/FFTDMADesign_axi_mem_intercon_0/FFTDMADesign_axi_mem_intercon_0.upgrade_log'.
INFO: [IP_Flow 19-3422] Upgraded FFTDMADesign_processing_system7_0_0 (ZYNQ7 Processing System 5.5) from revision 1 to revision 3
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'f:/SeniorProj/FFT_DMA_24102015/FFT_DMA_24102015.srcs/sources_1/bd/FFTDMADesign/ip/FFTDMADesign_processing_system7_0_0/FFTDMADesign_processing_system7_0_0.upgrade_log'.
INFO: [IP_Flow 19-3422] Upgraded FFTDMADesign_processing_system7_0_axi_periph_0 (AXI Interconnect 2.1) from revision 6 to revision 8
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'f:/SeniorProj/FFT_DMA_24102015/FFT_DMA_24102015.srcs/sources_1/bd/FFTDMADesign/ip/FFTDMADesign_processing_system7_0_axi_periph_0/FFTDMADesign_processing_system7_0_axi_periph_0.upgrade_log'.
INFO: [IP_Flow 19-3422] Upgraded FFTDMADesign_rst_processing_system7_0_50M_0 (Processor System Reset 5.0) from revision 7 to revision 8
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'f:/SeniorProj/FFT_DMA_24102015/FFT_DMA_24102015.srcs/sources_1/bd/FFTDMADesign/ip/FFTDMADesign_rst_processing_system7_0_50M_0/FFTDMADesign_rst_processing_system7_0_50M_0.upgrade_log'.
INFO: [IP_Flow 19-3422] Upgraded FFTDMADesign_xfft_0_0 (Fast Fourier Transform 9.0) from revision 7 to revision 9
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'f:/SeniorProj/FFT_DMA_24102015/FFT_DMA_24102015.srcs/sources_1/bd/FFTDMADesign/ip/FFTDMADesign_xfft_0_0/FFTDMADesign_xfft_0_0.upgrade_log'.
INFO: [IP_Flow 19-3422] Upgraded FFTDMADesign_xlconcat_0_0 (Concat 2.1) from revision 1 to revision 2
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'f:/SeniorProj/FFT_DMA_24102015/FFT_DMA_24102015.srcs/sources_1/bd/FFTDMADesign/ip/FFTDMADesign_xlconcat_0_0/FFTDMADesign_xlconcat_0_0.upgrade_log'.
Wrote  : <F:/SeniorProj/FFT_DMA_24102015/FFT_DMA_24102015.srcs/sources_1/bd/FFTDMADesign/FFTDMADesign.bd> 
upgrade_ip: Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 1022.555 ; gain = 276.453
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jan 10 17:23:55 2016...
