<h1 align="center">Logic Gates Simulator</h1>
<div align="center">
   <img src="https://img.shields.io/badge/project_status-complete-31c452?style=for-the-badge" alt="Project Status" />
</div>

This project is a fully-fledged logic gates simulator designed to simulate the behavior of various logic gates. With this simulator, you can create, save, and open circuits, place gates, and connect them to observe their functionality.

![grafik](https://github.com/PaperTurtle/Logic-Gates/assets/68080844/5f24dd1c-af8c-4df5-aa09-cb0f73174d03)

## ðŸ“š Table of Contents

-  [ðŸ“š Table of Contents](#-table-of-contents)
-  [ðŸŽ¯ Features](#-features)
   -  [ðŸ”Œ Supported Gates](#-supported-gates)
   -  [ðŸŒŸ Key Features](#-key-features)
   -  [ðŸ§° Built With](#-built-with)
   -  [ðŸ“– Documentation](#-documentation)
   -  [ðŸš€ Releases](#-releases)

## ðŸŽ¯ Features

### ðŸ”Œ Supported Gates

The SVGs that were used from this project are from [Wikipedia](https://en.wikipedia.org/wiki/Logic_gate) and [SVGREPO](https://www.svgrepo.com/), with minor alterations

| Gate/Component | SVG                                                                                  |
| -------------- | ------------------------------------------------------------------------------------ |
| AND            | ![AND](src/main/resources/com/paperturtle/AND_ANSI_Labelled.svg)                     |
| OR             | ![OR](src/main/resources/com/paperturtle/OR_ANSI_Labelled.svg)                       |
| NOT            | ![NOT](src/main/resources/com/paperturtle/NOT_ANSI_Labelled.svg)                     |
| NAND           | ![NAND](src/main/resources/com/paperturtle/NAND_ANSI_Labelled.svg)                   |
| NOR            | ![NOR](src/main/resources/com/paperturtle/NOR_ANSI_Labelled.svg)                     |
| XOR            | ![XOR](src/main/resources/com/paperturtle/XOR_ANSI_Labelled.svg)                     |
| XNOR           | ![XNOR](src/main/resources/com/paperturtle/XNOR_ANSI_Labelled.svg)                   |
| Buffer         | ![Buffer](src/main/resources/com/paperturtle/BUFFER_ANSI_Labelled.svg)               |
| Clock          | ![Clock](src/main/resources/com/paperturtle/CLOCK_ANSI_Labelled.svg)                 |
| Four Bit Adder | ![Four Bit Adder](src/main/resources/com/paperturtle/FOURBITDIGIT_ANSI_Labelled.svg) |
| Low Constant   | ![Low Constant](src/main/resources/com/paperturtle/LOWCONSTANT_ANSI_Labelled.svg)    |
| High Constant  | ![High Constant](src/main/resources/com/paperturtle/HIGHCONSTANT_ANSI_Labelled.svg)  |
| Lightbulb      | ![Lightbulb](src/main/resources/com/paperturtle/LIGHTBULB_ANSI_Labelled.svg)         |
| Switch         | ![Switch](src/main/resources/com/paperturtle/SWITCH_ANSI_Labelled.svg)               |
| Tri State      | ![Tri State](src/main/resources/com/paperturtle/TRISTATE_ANSI_Labelled.svg)          |

### ðŸŒŸ Key Features

-  **Create Circuits**: Design complex circuits by placing different logic gates.
-  **Save Circuits**: Preserve your designed circuits for future use.
-  **Open Circuits**: Resume work on previously saved circuits.
-  **Connect Gates**: Connect gates to observe their interaction and simulate real-world logic gate behavior.
-  **User-Friendly Interface**: An intuitive interface for placing and connecting gates, making the simulator easy to use.
-  **Real-Time Simulation**: Observe the behavior of the circuit in real-time as you connect the gates.
-  **Generate Truth Table**: Generate a truth table for the circuit to understand the behavior of the circuit.
-  **Export Truth Table**: Export the generated truth table to a CSV file for further analysis.

### ðŸ§° Built With

-  [Java](https://www.java.com/en/): The core language used to build the project.
-  [JavaFX](https://openjfx.io/): The GUI library used to create the user interface.

### ðŸ“– Documentation

The Javadoc for the project is available under the Releases section.

### ðŸš€ Releases

You can download the latest release, including the jar file, from the Releases section. Available formats:

-  Zip file
-  Tar.gz file
