# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../RS232.srcs/sources_1/new/serial_rx.vhd" \
"../../../../RS232.srcs/sim_1/new/serial_rx_tb.vhd" \

# Do not sort compile order
nosort
