<!doctype html>
<html>
<head>
<title>ACPU_CTRL (CRF_APB) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___crf_apb.html")>CRF_APB Module</a> &gt; ACPU_CTRL (CRF_APB) Register</p><h1>ACPU_CTRL (CRF_APB) Register</h1>
<h2>ACPU_CTRL (CRF_APB) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>ACPU_CTRL</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000060</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD1A0060 (CRF_APB)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">rw<span class="tooltiptext">Normal read/write</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x03000400</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>APU MPCore Clock Generator Control.</td></tr>
</table>
<p>Register is write protected by crf_apb.crf_wprot [active].</p>
<h2>ACPU_CTRL (CRF_APB) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>CLKACT_HALF</td><td class="center">25</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Clock active control for half-speed APU Clock.<br/>0: disable. Clock stop.<br/>1: enable.</td></tr>
<tr valign=top><td>CLKACT_FULL</td><td class="center">24</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Clock active control for full-speed APU Clock.<br/>0: disable. Clock stop.<br/>1: enable.</td></tr>
<tr valign=top><td>DIVISOR0</td><td class="center">13:8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x4</td><td>6-bit divider.</td></tr>
<tr valign=top><td>SRCSEL</td><td class="center"> 2:0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Clock generator input source.<br/>000: APLL<br/>010: DPLL<br/>011: VPLL</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>