\hypertarget{struct_r_i___type_def}{\section{R\-I\-\_\-\-Type\-Def Struct Reference}
\label{struct_r_i___type_def}\index{R\-I\-\_\-\-Type\-Def@{R\-I\-\_\-\-Type\-Def}}
}


Routing Interface.  




{\ttfamily \#include $<$stm32l1xx.\-h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_i___type_def_adb5a93377d850e81160dc037c5995029}{I\-C\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_i___type_def_a0e22b5b4cb660a876e185c9c2225f45f}{A\-S\-C\-R1}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_i___type_def_aeef72e9f5e1d864dde15d636219ac58d}{A\-S\-C\-R2}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_i___type_def_a807f9b63b7cb1357354fb8f7e07bfbb0}{H\-Y\-S\-C\-R1}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_i___type_def_a2b8a23d4df42b1d0ca4d902e1f13a61d}{H\-Y\-S\-C\-R2}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_i___type_def_a0dd74384be92e97899cb4d7477962d50}{H\-Y\-S\-C\-R3}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_i___type_def_ad54de1fa4e48c8bd79e0afcfeb2bac27}{H\-Y\-S\-C\-R4}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Routing Interface. 

\subsection{Member Data Documentation}
\hypertarget{struct_r_i___type_def_a0e22b5b4cb660a876e185c9c2225f45f}{\index{R\-I\-\_\-\-Type\-Def@{R\-I\-\_\-\-Type\-Def}!A\-S\-C\-R1@{A\-S\-C\-R1}}
\index{A\-S\-C\-R1@{A\-S\-C\-R1}!RI_TypeDef@{R\-I\-\_\-\-Type\-Def}}
\subsubsection[{A\-S\-C\-R1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-I\-\_\-\-Type\-Def\-::\-A\-S\-C\-R1}}\label{struct_r_i___type_def_a0e22b5b4cb660a876e185c9c2225f45f}
R\-I analog switches control register, Address offset\-: 0x04 \hypertarget{struct_r_i___type_def_aeef72e9f5e1d864dde15d636219ac58d}{\index{R\-I\-\_\-\-Type\-Def@{R\-I\-\_\-\-Type\-Def}!A\-S\-C\-R2@{A\-S\-C\-R2}}
\index{A\-S\-C\-R2@{A\-S\-C\-R2}!RI_TypeDef@{R\-I\-\_\-\-Type\-Def}}
\subsubsection[{A\-S\-C\-R2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-I\-\_\-\-Type\-Def\-::\-A\-S\-C\-R2}}\label{struct_r_i___type_def_aeef72e9f5e1d864dde15d636219ac58d}
R\-I analog switch control register 2, Address offset\-: 0x08 \hypertarget{struct_r_i___type_def_a807f9b63b7cb1357354fb8f7e07bfbb0}{\index{R\-I\-\_\-\-Type\-Def@{R\-I\-\_\-\-Type\-Def}!H\-Y\-S\-C\-R1@{H\-Y\-S\-C\-R1}}
\index{H\-Y\-S\-C\-R1@{H\-Y\-S\-C\-R1}!RI_TypeDef@{R\-I\-\_\-\-Type\-Def}}
\subsubsection[{H\-Y\-S\-C\-R1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-I\-\_\-\-Type\-Def\-::\-H\-Y\-S\-C\-R1}}\label{struct_r_i___type_def_a807f9b63b7cb1357354fb8f7e07bfbb0}
R\-I hysteresis control register, Address offset\-: 0x0\-C \hypertarget{struct_r_i___type_def_a2b8a23d4df42b1d0ca4d902e1f13a61d}{\index{R\-I\-\_\-\-Type\-Def@{R\-I\-\_\-\-Type\-Def}!H\-Y\-S\-C\-R2@{H\-Y\-S\-C\-R2}}
\index{H\-Y\-S\-C\-R2@{H\-Y\-S\-C\-R2}!RI_TypeDef@{R\-I\-\_\-\-Type\-Def}}
\subsubsection[{H\-Y\-S\-C\-R2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-I\-\_\-\-Type\-Def\-::\-H\-Y\-S\-C\-R2}}\label{struct_r_i___type_def_a2b8a23d4df42b1d0ca4d902e1f13a61d}
R\-I Hysteresis control register, Address offset\-: 0x10 \hypertarget{struct_r_i___type_def_a0dd74384be92e97899cb4d7477962d50}{\index{R\-I\-\_\-\-Type\-Def@{R\-I\-\_\-\-Type\-Def}!H\-Y\-S\-C\-R3@{H\-Y\-S\-C\-R3}}
\index{H\-Y\-S\-C\-R3@{H\-Y\-S\-C\-R3}!RI_TypeDef@{R\-I\-\_\-\-Type\-Def}}
\subsubsection[{H\-Y\-S\-C\-R3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-I\-\_\-\-Type\-Def\-::\-H\-Y\-S\-C\-R3}}\label{struct_r_i___type_def_a0dd74384be92e97899cb4d7477962d50}
R\-I Hysteresis control register, Address offset\-: 0x14 \hypertarget{struct_r_i___type_def_ad54de1fa4e48c8bd79e0afcfeb2bac27}{\index{R\-I\-\_\-\-Type\-Def@{R\-I\-\_\-\-Type\-Def}!H\-Y\-S\-C\-R4@{H\-Y\-S\-C\-R4}}
\index{H\-Y\-S\-C\-R4@{H\-Y\-S\-C\-R4}!RI_TypeDef@{R\-I\-\_\-\-Type\-Def}}
\subsubsection[{H\-Y\-S\-C\-R4}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-I\-\_\-\-Type\-Def\-::\-H\-Y\-S\-C\-R4}}\label{struct_r_i___type_def_ad54de1fa4e48c8bd79e0afcfeb2bac27}
R\-I Hysteresis control register, Address offset\-: 0x18 \hypertarget{struct_r_i___type_def_adb5a93377d850e81160dc037c5995029}{\index{R\-I\-\_\-\-Type\-Def@{R\-I\-\_\-\-Type\-Def}!I\-C\-R@{I\-C\-R}}
\index{I\-C\-R@{I\-C\-R}!RI_TypeDef@{R\-I\-\_\-\-Type\-Def}}
\subsubsection[{I\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-I\-\_\-\-Type\-Def\-::\-I\-C\-R}}\label{struct_r_i___type_def_adb5a93377d850e81160dc037c5995029}
R\-I input capture register, Address offset\-: 0x00 

The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
miosix/arch/cortex\-M3\-\_\-stm32l1/common/\-C\-M\-S\-I\-S/\hyperlink{stm32l1xx_8h}{stm32l1xx.\-h}\end{DoxyCompactItemize}
