
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/local_disk/opal_kelley/FrontPanel-Vivado-IP-Dist-v1.0.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
Command: read_checkpoint -auto_incremental -incremental /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7a200tfbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5100
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3032.273 ; gain = 0.000 ; free physical = 56772 ; free virtual = 112697
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/Volumes/export/isn/soumil/Xilinx/ifat6/verilog_files/top.v:25]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55701]
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (0#1) [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55701]
INFO: [Synth 8-6157] synthesizing module 'dac' [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.srcs/sources_1/new/dac.v:22]
INFO: [Synth 8-6155] done synthesizing module 'dac' (0#1) [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.srcs/sources_1/new/dac.v:22]
INFO: [Synth 8-6157] synthesizing module 'adc' [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.srcs/sources_1/new/adc.v:21]
INFO: [Synth 8-6155] done synthesizing module 'adc' (0#1) [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.srcs/sources_1/new/adc.v:21]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.runs/synth_1/.Xil/Vivado-5025-moderna.ucsd.edu/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.runs/synth_1/.Xil/Vivado-5025-moderna.ucsd.edu/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_1' [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.runs/synth_1/.Xil/Vivado-5025-moderna.ucsd.edu/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_1' (0#1) [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.runs/synth_1/.Xil/Vivado-5025-moderna.ucsd.edu/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_2' [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.runs/synth_1/.Xil/Vivado-5025-moderna.ucsd.edu/realtime/clk_wiz_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_2' (0#1) [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.runs/synth_1/.Xil/Vivado-5025-moderna.ucsd.edu/realtime/clk_wiz_2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_1' [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.runs/synth_1/.Xil/Vivado-5025-moderna.ucsd.edu/realtime/fifo_generator_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_1' (0#1) [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.runs/synth_1/.Xil/Vivado-5025-moderna.ucsd.edu/realtime/fifo_generator_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'leds_ifat6' [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.runs/synth_1/.Xil/Vivado-5025-moderna.ucsd.edu/realtime/leds_ifat6_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'leds_ifat6' (0#1) [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.runs/synth_1/.Xil/Vivado-5025-moderna.ucsd.edu/realtime/leds_ifat6_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'frontpanel_ifat6' [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.runs/synth_1/.Xil/Vivado-5025-moderna.ucsd.edu/realtime/frontpanel_ifat6_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'frontpanel_ifat6' (0#1) [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.runs/synth_1/.Xil/Vivado-5025-moderna.ucsd.edu/realtime/frontpanel_ifat6_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/Volumes/export/isn/soumil/Xilinx/ifat6/verilog_files/top.v:25]
WARNING: [Synth 8-6014] Unused sequential element temp_data_reg was removed.  [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.srcs/sources_1/new/dac.v:41]
WARNING: [Synth 8-3917] design top has port SHIFT_REG_D driven by constant 1
WARNING: [Synth 8-3917] design top has port ASYNC_RST driven by constant 1
WARNING: [Synth 8-3917] design top has port SHIFT_REG_SET driven by constant 1
WARNING: [Synth 8-3917] design top has port PULSE_GEN_RST driven by constant 1
WARNING: [Synth 8-3917] design top has port resetIFAT driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3032.281 ; gain = 0.008 ; free physical = 57876 ; free virtual = 113802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3032.281 ; gain = 0.008 ; free physical = 57879 ; free virtual = 113805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3032.281 ; gain = 0.008 ; free physical = 57879 ; free virtual = 113805
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3032.281 ; gain = 0.000 ; free physical = 57874 ; free virtual = 113800
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'clk_adc_inst'
Finished Parsing XDC File [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'clk_adc_inst'
Parsing XDC File [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/leds_ifat6/leds_ifat6/leds_ifat6_in_context.xdc] for cell 'leds_ifat6_inst'
Finished Parsing XDC File [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/leds_ifat6/leds_ifat6/leds_ifat6_in_context.xdc] for cell 'leds_ifat6_inst'
Parsing XDC File [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc] for cell 'frontpanel_ifat6_inst'
Finished Parsing XDC File [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc] for cell 'frontpanel_ifat6_inst'
Parsing XDC File [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_dac_inst'
Finished Parsing XDC File [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_dac_inst'
Parsing XDC File [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_in_context.xdc] for cell 'fifo_inst_1'
Finished Parsing XDC File [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_in_context.xdc] for cell 'fifo_inst_1'
Parsing XDC File [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/clk_wiz_2/clk_wiz_2/clk_wiz_2_in_context.xdc] for cell 'clk_300M_inst'
Finished Parsing XDC File [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/clk_wiz_2/clk_wiz_2/clk_wiz_2_in_context.xdc] for cell 'clk_300M_inst'
Parsing XDC File [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc]
WARNING: [Vivado 12-646] clock 'clk_dac' not found. [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:16]
WARNING: [Vivado 12-646] clock 'clk_adc' not found. [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:16]
WARNING: [Vivado 12-646] clock 'clk_300M' not found. [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:16]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group clk_dac'. [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:16]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:16]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group clk_adc'. [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:16]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:16]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group clk_300M'. [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:16]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:16]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3096.309 ; gain = 0.000 ; free physical = 57715 ; free virtual = 113641
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3096.309 ; gain = 0.000 ; free physical = 57715 ; free virtual = 113641
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3096.309 ; gain = 64.035 ; free physical = 57858 ; free virtual = 113784
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3096.309 ; gain = 64.035 ; free physical = 57858 ; free virtual = 113784
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for led[0]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/leds_ifat6/leds_ifat6/leds_ifat6_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for led[0]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/leds_ifat6/leds_ifat6/leds_ifat6_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for led[1]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/leds_ifat6/leds_ifat6/leds_ifat6_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for led[1]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/leds_ifat6/leds_ifat6/leds_ifat6_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for led[2]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/leds_ifat6/leds_ifat6/leds_ifat6_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for led[2]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/leds_ifat6/leds_ifat6/leds_ifat6_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for led[3]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/leds_ifat6/leds_ifat6/leds_ifat6_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for led[3]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/leds_ifat6/leds_ifat6/leds_ifat6_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for led[4]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/leds_ifat6/leds_ifat6/leds_ifat6_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for led[4]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/leds_ifat6/leds_ifat6/leds_ifat6_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for led[5]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/leds_ifat6/leds_ifat6/leds_ifat6_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for led[5]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/leds_ifat6/leds_ifat6/leds_ifat6_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for led[6]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/leds_ifat6/leds_ifat6/leds_ifat6_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for led[6]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/leds_ifat6/leds_ifat6/leds_ifat6_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for led[7]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/leds_ifat6/leds_ifat6/leds_ifat6_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for led[7]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/leds_ifat6/leds_ifat6/leds_ifat6_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for okAA. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okAA. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for okHU[0]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okHU[0]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for okHU[1]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okHU[1]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for okHU[2]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okHU[2]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[0]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[0]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[10]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[10]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[11]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[11]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[12]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[12]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[13]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[13]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[14]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[14]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[15]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[15]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[16]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[16]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[17]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[17]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[18]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[18]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[19]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[19]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[1]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[1]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[20]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[20]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[21]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[21]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[22]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[22]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[23]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[23]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[24]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[24]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[25]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[25]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[26]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[26]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[27]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[27]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[28]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[28]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[29]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[29]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[2]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[2]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[30]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[30]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[31]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[31]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[3]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[3]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[4]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[4]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[5]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[5]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[6]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[6]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[7]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[7]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[8]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[8]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for okUHU[9]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUHU[9]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for okUH[0]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUH[0]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for okUH[1]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUH[1]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for okUH[2]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUH[2]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for okUH[3]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUH[3]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for okUH[4]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for okUH[4]. (constraint file  /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6/frontpanel_ifat6_in_context.xdc, line 84).
Applied set_property KEEP_HIERARCHY = SOFT for clk_adc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for leds_ifat6_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for frontpanel_ifat6_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clk_dac_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fifo_inst_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clk_300M_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3096.309 ; gain = 64.035 ; free physical = 57858 ; free virtual = 113784
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3096.309 ; gain = 64.035 ; free physical = 57850 ; free virtual = 113777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 33    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 4     
	   5 Input    8 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 40    
	   6 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top has port SHIFT_REG_D driven by constant 1
WARNING: [Synth 8-3917] design top has port ASYNC_RST driven by constant 1
WARNING: [Synth 8-3917] design top has port SHIFT_REG_SET driven by constant 1
WARNING: [Synth 8-3917] design top has port PULSE_GEN_RST driven by constant 1
WARNING: [Synth 8-3917] design top has port resetIFAT driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3096.309 ; gain = 64.035 ; free physical = 57830 ; free virtual = 113761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3096.309 ; gain = 64.035 ; free physical = 57715 ; free virtual = 113647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3096.309 ; gain = 64.035 ; free physical = 57713 ; free virtual = 113644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3096.309 ; gain = 64.035 ; free physical = 57712 ; free virtual = 113643
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3096.309 ; gain = 64.035 ; free physical = 57713 ; free virtual = 113644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3096.309 ; gain = 64.035 ; free physical = 57713 ; free virtual = 113644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3096.309 ; gain = 64.035 ; free physical = 57713 ; free virtual = 113644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3096.309 ; gain = 64.035 ; free physical = 57713 ; free virtual = 113644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3096.309 ; gain = 64.035 ; free physical = 57713 ; free virtual = 113644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3096.309 ; gain = 64.035 ; free physical = 57713 ; free virtual = 113644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |clk_wiz_0        |         1|
|2     |clk_wiz_1        |         1|
|3     |clk_wiz_2        |         1|
|4     |fifo_generator_1 |         1|
|5     |leds_ifat6       |         1|
|6     |frontpanel_ifat6 |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |clk_wiz          |     3|
|4     |fifo_generator   |     1|
|5     |frontpanel_ifat6 |     1|
|6     |leds_ifat6       |     1|
|7     |CARRY4           |    74|
|8     |LUT1             |   161|
|9     |LUT2             |   219|
|10    |LUT3             |    17|
|11    |LUT4             |    43|
|12    |LUT5             |    26|
|13    |LUT6             |   116|
|14    |MUXF7            |    14|
|15    |FDCE             |     1|
|16    |FDRE             |   274|
|17    |FDSE             |     5|
|18    |IBUF             |    17|
|19    |IBUFGDS          |     1|
|20    |OBUF             |    62|
+------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3096.309 ; gain = 64.035 ; free physical = 57713 ; free virtual = 113644
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3096.309 ; gain = 0.008 ; free physical = 57763 ; free virtual = 113694
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3096.309 ; gain = 64.035 ; free physical = 57763 ; free virtual = 113694
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3096.309 ; gain = 0.000 ; free physical = 57857 ; free virtual = 113788
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3096.309 ; gain = 0.000 ; free physical = 57793 ; free virtual = 113724
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instance 

Synth Design complete, checksum: 23a31341
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 15 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 3096.309 ; gain = 64.035 ; free physical = 58005 ; free virtual = 113936
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 23 22:48:08 2022...
