Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Oct 17 16:50:23 2020
| Host         : DESKTOP-NJO422N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file registro_paralelo_divisor_timing_summary_routed.rpt -pb registro_paralelo_divisor_timing_summary_routed.pb -rpx registro_paralelo_divisor_timing_summary_routed.rpx -warn_on_violation
| Design       : registro_paralelo_divisor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: i_divisor/clk_1hz_reg_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.475        0.000                      0                   26        0.274        0.000                      0                   26        4.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.475        0.000                      0                   26        0.274        0.000                      0                   26        4.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.475ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.475ns  (required time - arrival time)
  Source:                 i_divisor/cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_divisor/cntr_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 1.940ns (55.538%)  route 1.553ns (44.462%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.633     5.154    i_divisor/clk_1hz_reg_reg_0
    SLICE_X3Y13          FDCE                                         r  i_divisor/cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  i_divisor/cntr_reg_reg[3]/Q
                         net (fo=2, routed)           0.748     6.358    i_divisor/cntr_reg[3]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.862 r  i_divisor/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.862    i_divisor/plusOp_carry_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.979 r  i_divisor/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.979    i_divisor/plusOp_carry__0_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.096 r  i_divisor/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.096    i_divisor/plusOp_carry__1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.213 r  i_divisor/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.213    i_divisor/plusOp_carry__2_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.536 r  i_divisor/plusOp_carry__3/O[1]
                         net (fo=1, routed)           0.805     8.341    i_divisor/data0[18]
    SLICE_X1Y17          LUT6 (Prop_lut6_I5_O)        0.306     8.647 r  i_divisor/cntr_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     8.647    i_divisor/cntr_reg_0[18]
    SLICE_X1Y17          FDCE                                         r  i_divisor/cntr_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.511    14.852    i_divisor/clk_1hz_reg_reg_0
    SLICE_X1Y17          FDCE                                         r  i_divisor/cntr_reg_reg[18]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y17          FDCE (Setup_fdce_C_D)        0.031    15.122    i_divisor/cntr_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                  6.475    

Slack (MET) :             6.543ns  (required time - arrival time)
  Source:                 i_divisor/cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_divisor/cntr_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 2.050ns (59.878%)  route 1.374ns (40.122%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.633     5.154    i_divisor/clk_1hz_reg_reg_0
    SLICE_X3Y13          FDCE                                         r  i_divisor/cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  i_divisor/cntr_reg_reg[3]/Q
                         net (fo=2, routed)           0.748     6.358    i_divisor/cntr_reg[3]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.862 r  i_divisor/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.862    i_divisor/plusOp_carry_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.979 r  i_divisor/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.979    i_divisor/plusOp_carry__0_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.096 r  i_divisor/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.096    i_divisor/plusOp_carry__1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.213 r  i_divisor/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.213    i_divisor/plusOp_carry__2_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.330 r  i_divisor/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.330    i_divisor/plusOp_carry__3_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.645 r  i_divisor/plusOp_carry__4/O[3]
                         net (fo=1, routed)           0.626     8.271    i_divisor/data0[24]
    SLICE_X3Y18          LUT6 (Prop_lut6_I5_O)        0.307     8.578 r  i_divisor/cntr_reg[24]_i_1/O
                         net (fo=1, routed)           0.000     8.578    i_divisor/cntr_reg_0[24]
    SLICE_X3Y18          FDCE                                         r  i_divisor/cntr_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.509    14.850    i_divisor/clk_1hz_reg_reg_0
    SLICE_X3Y18          FDCE                                         r  i_divisor/cntr_reg_reg[24]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X3Y18          FDCE (Setup_fdce_C_D)        0.032    15.121    i_divisor/cntr_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -8.578    
  -------------------------------------------------------------------
                         slack                                  6.543    

Slack (MET) :             6.584ns  (required time - arrival time)
  Source:                 i_divisor/cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_divisor/cntr_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 2.057ns (60.820%)  route 1.325ns (39.180%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.633     5.154    i_divisor/clk_1hz_reg_reg_0
    SLICE_X3Y13          FDCE                                         r  i_divisor/cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  i_divisor/cntr_reg_reg[3]/Q
                         net (fo=2, routed)           0.748     6.358    i_divisor/cntr_reg[3]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.862 r  i_divisor/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.862    i_divisor/plusOp_carry_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.979 r  i_divisor/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.979    i_divisor/plusOp_carry__0_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.096 r  i_divisor/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.096    i_divisor/plusOp_carry__1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.213 r  i_divisor/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.213    i_divisor/plusOp_carry__2_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.330 r  i_divisor/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.330    i_divisor/plusOp_carry__3_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.653 r  i_divisor/plusOp_carry__4/O[1]
                         net (fo=1, routed)           0.577     8.230    i_divisor/data0[22]
    SLICE_X3Y18          LUT6 (Prop_lut6_I5_O)        0.306     8.536 r  i_divisor/cntr_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     8.536    i_divisor/cntr_reg_0[22]
    SLICE_X3Y18          FDCE                                         r  i_divisor/cntr_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.509    14.850    i_divisor/clk_1hz_reg_reg_0
    SLICE_X3Y18          FDCE                                         r  i_divisor/cntr_reg_reg[22]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X3Y18          FDCE (Setup_fdce_C_D)        0.031    15.120    i_divisor/cntr_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -8.536    
  -------------------------------------------------------------------
                         slack                                  6.584    

Slack (MET) :             6.591ns  (required time - arrival time)
  Source:                 i_divisor/cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_divisor/cntr_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.375ns  (logic 1.825ns (54.081%)  route 1.550ns (45.919%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.633     5.154    i_divisor/clk_1hz_reg_reg_0
    SLICE_X3Y13          FDCE                                         r  i_divisor/cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  i_divisor/cntr_reg_reg[3]/Q
                         net (fo=2, routed)           0.748     6.358    i_divisor/cntr_reg[3]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.862 r  i_divisor/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.862    i_divisor/plusOp_carry_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.979 r  i_divisor/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.979    i_divisor/plusOp_carry__0_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.096 r  i_divisor/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.096    i_divisor/plusOp_carry__1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.213 r  i_divisor/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.213    i_divisor/plusOp_carry__2_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.432 r  i_divisor/plusOp_carry__3/O[0]
                         net (fo=1, routed)           0.802     8.234    i_divisor/data0[17]
    SLICE_X1Y17          LUT6 (Prop_lut6_I5_O)        0.295     8.529 r  i_divisor/cntr_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     8.529    i_divisor/cntr_reg_0[17]
    SLICE_X1Y17          FDCE                                         r  i_divisor/cntr_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.511    14.852    i_divisor/clk_1hz_reg_reg_0
    SLICE_X1Y17          FDCE                                         r  i_divisor/cntr_reg_reg[17]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y17          FDCE (Setup_fdce_C_D)        0.029    15.120    i_divisor/cntr_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -8.529    
  -------------------------------------------------------------------
                         slack                                  6.591    

Slack (MET) :             6.628ns  (required time - arrival time)
  Source:                 i_divisor/cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_divisor/cntr_reg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 1.933ns (57.885%)  route 1.406ns (42.115%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.633     5.154    i_divisor/clk_1hz_reg_reg_0
    SLICE_X3Y13          FDCE                                         r  i_divisor/cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  i_divisor/cntr_reg_reg[3]/Q
                         net (fo=2, routed)           0.748     6.358    i_divisor/cntr_reg[3]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.862 r  i_divisor/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.862    i_divisor/plusOp_carry_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.979 r  i_divisor/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.979    i_divisor/plusOp_carry__0_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.096 r  i_divisor/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.096    i_divisor/plusOp_carry__1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.213 r  i_divisor/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.213    i_divisor/plusOp_carry__2_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.528 r  i_divisor/plusOp_carry__3/O[3]
                         net (fo=1, routed)           0.658     8.187    i_divisor/data0[20]
    SLICE_X3Y17          LUT6 (Prop_lut6_I5_O)        0.307     8.494 r  i_divisor/cntr_reg[20]_i_1/O
                         net (fo=1, routed)           0.000     8.494    i_divisor/cntr_reg_0[20]
    SLICE_X3Y17          FDCE                                         r  i_divisor/cntr_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.511    14.852    i_divisor/clk_1hz_reg_reg_0
    SLICE_X3Y17          FDCE                                         r  i_divisor/cntr_reg_reg[20]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X3Y17          FDCE (Setup_fdce_C_D)        0.031    15.122    i_divisor/cntr_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -8.494    
  -------------------------------------------------------------------
                         slack                                  6.628    

Slack (MET) :             6.648ns  (required time - arrival time)
  Source:                 i_divisor/cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_divisor/cntr_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 1.942ns (58.575%)  route 1.373ns (41.425%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.633     5.154    i_divisor/clk_1hz_reg_reg_0
    SLICE_X3Y13          FDCE                                         r  i_divisor/cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  i_divisor/cntr_reg_reg[3]/Q
                         net (fo=2, routed)           0.748     6.358    i_divisor/cntr_reg[3]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.862 r  i_divisor/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.862    i_divisor/plusOp_carry_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.979 r  i_divisor/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.979    i_divisor/plusOp_carry__0_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.096 r  i_divisor/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.096    i_divisor/plusOp_carry__1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.213 r  i_divisor/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.213    i_divisor/plusOp_carry__2_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.330 r  i_divisor/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.330    i_divisor/plusOp_carry__3_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.549 r  i_divisor/plusOp_carry__4/O[0]
                         net (fo=1, routed)           0.625     8.175    i_divisor/data0[21]
    SLICE_X3Y18          LUT6 (Prop_lut6_I5_O)        0.295     8.470 r  i_divisor/cntr_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     8.470    i_divisor/cntr_reg_0[21]
    SLICE_X3Y18          FDCE                                         r  i_divisor/cntr_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.509    14.850    i_divisor/clk_1hz_reg_reg_0
    SLICE_X3Y18          FDCE                                         r  i_divisor/cntr_reg_reg[21]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X3Y18          FDCE (Setup_fdce_C_D)        0.029    15.118    i_divisor/cntr_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -8.470    
  -------------------------------------------------------------------
                         slack                                  6.648    

Slack (MET) :             6.676ns  (required time - arrival time)
  Source:                 i_divisor/cntr_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_divisor/cntr_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 0.828ns (25.150%)  route 2.464ns (74.850%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.630     5.151    i_divisor/clk_1hz_reg_reg_0
    SLICE_X3Y16          FDCE                                         r  i_divisor/cntr_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  i_divisor/cntr_reg_reg[16]/Q
                         net (fo=2, routed)           0.871     6.479    i_divisor/cntr_reg[16]
    SLICE_X3Y17          LUT4 (Prop_lut4_I2_O)        0.124     6.603 r  i_divisor/cntr_reg[24]_i_7/O
                         net (fo=1, routed)           0.641     7.244    i_divisor/cntr_reg[24]_i_7_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I5_O)        0.124     7.368 r  i_divisor/cntr_reg[24]_i_2/O
                         net (fo=25, routed)          0.952     8.319    i_divisor/cntr_reg[24]_i_2_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I0_O)        0.124     8.443 r  i_divisor/cntr_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     8.443    i_divisor/cntr_reg_0[23]
    SLICE_X3Y18          FDCE                                         r  i_divisor/cntr_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.509    14.850    i_divisor/clk_1hz_reg_reg_0
    SLICE_X3Y18          FDCE                                         r  i_divisor/cntr_reg_reg[23]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X3Y18          FDCE (Setup_fdce_C_D)        0.031    15.120    i_divisor/cntr_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -8.443    
  -------------------------------------------------------------------
                         slack                                  6.676    

Slack (MET) :             6.711ns  (required time - arrival time)
  Source:                 i_divisor/cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_divisor/cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 1.706ns (52.378%)  route 1.551ns (47.622%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.633     5.154    i_divisor/clk_1hz_reg_reg_0
    SLICE_X3Y13          FDCE                                         r  i_divisor/cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  i_divisor/cntr_reg_reg[3]/Q
                         net (fo=2, routed)           0.748     6.358    i_divisor/cntr_reg[3]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.862 r  i_divisor/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.862    i_divisor/plusOp_carry_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.979 r  i_divisor/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.979    i_divisor/plusOp_carry__0_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.302 r  i_divisor/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.803     8.105    i_divisor/data0[10]
    SLICE_X1Y15          LUT6 (Prop_lut6_I5_O)        0.306     8.411 r  i_divisor/cntr_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     8.411    i_divisor/cntr_reg_0[10]
    SLICE_X1Y15          FDCE                                         r  i_divisor/cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.513    14.854    i_divisor/clk_1hz_reg_reg_0
    SLICE_X1Y15          FDCE                                         r  i_divisor/cntr_reg_reg[10]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X1Y15          FDCE (Setup_fdce_C_D)        0.029    15.122    i_divisor/cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -8.411    
  -------------------------------------------------------------------
                         slack                                  6.711    

Slack (MET) :             6.718ns  (required time - arrival time)
  Source:                 i_divisor/cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_divisor/cntr_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 1.816ns (55.849%)  route 1.436ns (44.151%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.633     5.154    i_divisor/clk_1hz_reg_reg_0
    SLICE_X3Y13          FDCE                                         r  i_divisor/cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  i_divisor/cntr_reg_reg[3]/Q
                         net (fo=2, routed)           0.748     6.358    i_divisor/cntr_reg[3]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.862 r  i_divisor/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.862    i_divisor/plusOp_carry_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.979 r  i_divisor/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.979    i_divisor/plusOp_carry__0_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.096 r  i_divisor/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.096    i_divisor/plusOp_carry__1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.411 r  i_divisor/plusOp_carry__2/O[3]
                         net (fo=1, routed)           0.688     8.099    i_divisor/data0[16]
    SLICE_X3Y16          LUT6 (Prop_lut6_I5_O)        0.307     8.406 r  i_divisor/cntr_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     8.406    i_divisor/cntr_reg_0[16]
    SLICE_X3Y16          FDCE                                         r  i_divisor/cntr_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.512    14.853    i_divisor/clk_1hz_reg_reg_0
    SLICE_X3Y16          FDCE                                         r  i_divisor/cntr_reg_reg[16]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X3Y16          FDCE (Setup_fdce_C_D)        0.032    15.124    i_divisor/cntr_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -8.406    
  -------------------------------------------------------------------
                         slack                                  6.718    

Slack (MET) :             6.770ns  (required time - arrival time)
  Source:                 i_divisor/cntr_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_divisor/cntr_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.201ns  (logic 0.828ns (25.864%)  route 2.373ns (74.136%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.630     5.151    i_divisor/clk_1hz_reg_reg_0
    SLICE_X3Y16          FDCE                                         r  i_divisor/cntr_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  i_divisor/cntr_reg_reg[16]/Q
                         net (fo=2, routed)           0.871     6.479    i_divisor/cntr_reg[16]
    SLICE_X3Y17          LUT4 (Prop_lut4_I2_O)        0.124     6.603 r  i_divisor/cntr_reg[24]_i_7/O
                         net (fo=1, routed)           0.641     7.244    i_divisor/cntr_reg[24]_i_7_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I5_O)        0.124     7.368 r  i_divisor/cntr_reg[24]_i_2/O
                         net (fo=25, routed)          0.861     8.229    i_divisor/cntr_reg[24]_i_2_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I0_O)        0.124     8.353 r  i_divisor/cntr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     8.353    i_divisor/cntr_reg_0[5]
    SLICE_X1Y14          FDCE                                         r  i_divisor/cntr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.514    14.855    i_divisor/clk_1hz_reg_reg_0
    SLICE_X1Y14          FDCE                                         r  i_divisor/cntr_reg_reg[5]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y14          FDCE (Setup_fdce_C_D)        0.029    15.123    i_divisor/cntr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -8.353    
  -------------------------------------------------------------------
                         slack                                  6.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 i_divisor/cntr_reg_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_divisor/cntr_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.836%)  route 0.180ns (49.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.588     1.471    i_divisor/clk_1hz_reg_reg_0
    SLICE_X3Y18          FDCE                                         r  i_divisor/cntr_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 f  i_divisor/cntr_reg_reg[24]/Q
                         net (fo=26, routed)          0.180     1.792    i_divisor/cntr_reg[24]
    SLICE_X3Y18          LUT6 (Prop_lut6_I4_O)        0.045     1.837 r  i_divisor/cntr_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     1.837    i_divisor/cntr_reg_0[22]
    SLICE_X3Y18          FDCE                                         r  i_divisor/cntr_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.857     1.984    i_divisor/clk_1hz_reg_reg_0
    SLICE_X3Y18          FDCE                                         r  i_divisor/cntr_reg_reg[22]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X3Y18          FDCE (Hold_fdce_C_D)         0.092     1.563    i_divisor/cntr_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 i_divisor/clk_1hz_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_divisor/clk_1hz_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.591     1.474    i_divisor/clk_1hz_reg_reg_0
    SLICE_X1Y13          FDCE                                         r  i_divisor/clk_1hz_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  i_divisor/clk_1hz_reg_reg/Q
                         net (fo=5, routed)           0.180     1.796    i_divisor/CLK
    SLICE_X1Y13          LUT6 (Prop_lut6_I5_O)        0.045     1.841 r  i_divisor/clk_1hz_reg_i_1/O
                         net (fo=1, routed)           0.000     1.841    i_divisor/clk_1hz_reg_i_1_n_0
    SLICE_X1Y13          FDCE                                         r  i_divisor/clk_1hz_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.861     1.988    i_divisor/clk_1hz_reg_reg_0
    SLICE_X1Y13          FDCE                                         r  i_divisor/clk_1hz_reg_reg/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y13          FDCE (Hold_fdce_C_D)         0.091     1.565    i_divisor/clk_1hz_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 i_divisor/cntr_reg_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_divisor/cntr_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.697%)  route 0.181ns (49.303%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.588     1.471    i_divisor/clk_1hz_reg_reg_0
    SLICE_X3Y18          FDCE                                         r  i_divisor/cntr_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 f  i_divisor/cntr_reg_reg[24]/Q
                         net (fo=26, routed)          0.181     1.793    i_divisor/cntr_reg[24]
    SLICE_X3Y18          LUT6 (Prop_lut6_I4_O)        0.045     1.838 r  i_divisor/cntr_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     1.838    i_divisor/cntr_reg_0[21]
    SLICE_X3Y18          FDCE                                         r  i_divisor/cntr_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.857     1.984    i_divisor/clk_1hz_reg_reg_0
    SLICE_X3Y18          FDCE                                         r  i_divisor/cntr_reg_reg[21]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X3Y18          FDCE (Hold_fdce_C_D)         0.091     1.562    i_divisor/cntr_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 i_divisor/cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_divisor/cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.325%)  route 0.216ns (53.675%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.591     1.474    i_divisor/clk_1hz_reg_reg_0
    SLICE_X1Y14          FDCE                                         r  i_divisor/cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 f  i_divisor/cntr_reg_reg[5]/Q
                         net (fo=26, routed)          0.216     1.831    i_divisor/cntr_reg[5]
    SLICE_X3Y15          LUT6 (Prop_lut6_I2_O)        0.045     1.876 r  i_divisor/cntr_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.876    i_divisor/cntr_reg_0[11]
    SLICE_X3Y15          FDCE                                         r  i_divisor/cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.860     1.987    i_divisor/clk_1hz_reg_reg_0
    SLICE_X3Y15          FDCE                                         r  i_divisor/cntr_reg_reg[11]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X3Y15          FDCE (Hold_fdce_C_D)         0.091     1.579    i_divisor/cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 i_divisor/cntr_reg_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_divisor/cntr_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.639%)  route 0.204ns (52.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.588     1.471    i_divisor/clk_1hz_reg_reg_0
    SLICE_X3Y18          FDCE                                         r  i_divisor/cntr_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 f  i_divisor/cntr_reg_reg[24]/Q
                         net (fo=26, routed)          0.204     1.817    i_divisor/cntr_reg[24]
    SLICE_X3Y18          LUT6 (Prop_lut6_I4_O)        0.045     1.862 r  i_divisor/cntr_reg[24]_i_1/O
                         net (fo=1, routed)           0.000     1.862    i_divisor/cntr_reg_0[24]
    SLICE_X3Y18          FDCE                                         r  i_divisor/cntr_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.857     1.984    i_divisor/clk_1hz_reg_reg_0
    SLICE_X3Y18          FDCE                                         r  i_divisor/cntr_reg_reg[24]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X3Y18          FDCE (Hold_fdce_C_D)         0.092     1.563    i_divisor/cntr_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 i_divisor/cntr_reg_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_divisor/cntr_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.517%)  route 0.205ns (52.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.588     1.471    i_divisor/clk_1hz_reg_reg_0
    SLICE_X3Y18          FDCE                                         r  i_divisor/cntr_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 f  i_divisor/cntr_reg_reg[24]/Q
                         net (fo=26, routed)          0.205     1.818    i_divisor/cntr_reg[24]
    SLICE_X3Y18          LUT6 (Prop_lut6_I4_O)        0.045     1.863 r  i_divisor/cntr_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     1.863    i_divisor/cntr_reg_0[23]
    SLICE_X3Y18          FDCE                                         r  i_divisor/cntr_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.857     1.984    i_divisor/clk_1hz_reg_reg_0
    SLICE_X3Y18          FDCE                                         r  i_divisor/cntr_reg_reg[23]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X3Y18          FDCE (Hold_fdce_C_D)         0.092     1.563    i_divisor/cntr_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 i_divisor/cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_divisor/cntr_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.927%)  route 0.228ns (55.073%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.591     1.474    i_divisor/clk_1hz_reg_reg_0
    SLICE_X1Y14          FDCE                                         r  i_divisor/cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 f  i_divisor/cntr_reg_reg[5]/Q
                         net (fo=26, routed)          0.228     1.843    i_divisor/cntr_reg[5]
    SLICE_X1Y14          LUT6 (Prop_lut6_I2_O)        0.045     1.888 r  i_divisor/cntr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.888    i_divisor/cntr_reg_0[5]
    SLICE_X1Y14          FDCE                                         r  i_divisor/cntr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.861     1.988    i_divisor/clk_1hz_reg_reg_0
    SLICE_X1Y14          FDCE                                         r  i_divisor/cntr_reg_reg[5]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y14          FDCE (Hold_fdce_C_D)         0.091     1.565    i_divisor/cntr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 i_divisor/cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_divisor/cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.711%)  route 0.230ns (55.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.591     1.474    i_divisor/clk_1hz_reg_reg_0
    SLICE_X1Y14          FDCE                                         r  i_divisor/cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 f  i_divisor/cntr_reg_reg[5]/Q
                         net (fo=26, routed)          0.230     1.845    i_divisor/cntr_reg[5]
    SLICE_X1Y14          LUT6 (Prop_lut6_I2_O)        0.045     1.890 r  i_divisor/cntr_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.890    i_divisor/cntr_reg_0[6]
    SLICE_X1Y14          FDCE                                         r  i_divisor/cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.861     1.988    i_divisor/clk_1hz_reg_reg_0
    SLICE_X1Y14          FDCE                                         r  i_divisor/cntr_reg_reg[6]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y14          FDCE (Hold_fdce_C_D)         0.092     1.566    i_divisor/cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 i_divisor/cntr_reg_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_divisor/cntr_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.039%)  route 0.256ns (57.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.588     1.471    i_divisor/clk_1hz_reg_reg_0
    SLICE_X3Y18          FDCE                                         r  i_divisor/cntr_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 f  i_divisor/cntr_reg_reg[24]/Q
                         net (fo=26, routed)          0.256     1.869    i_divisor/cntr_reg[24]
    SLICE_X1Y17          LUT6 (Prop_lut6_I4_O)        0.045     1.914 r  i_divisor/cntr_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     1.914    i_divisor/cntr_reg_0[18]
    SLICE_X1Y17          FDCE                                         r  i_divisor/cntr_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.858     1.985    i_divisor/clk_1hz_reg_reg_0
    SLICE_X1Y17          FDCE                                         r  i_divisor/cntr_reg_reg[18]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X1Y17          FDCE (Hold_fdce_C_D)         0.092     1.578    i_divisor/cntr_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 i_divisor/cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_divisor/cntr_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.212%)  route 0.244ns (56.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.591     1.474    i_divisor/clk_1hz_reg_reg_0
    SLICE_X1Y14          FDCE                                         r  i_divisor/cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 f  i_divisor/cntr_reg_reg[0]/Q
                         net (fo=3, routed)           0.244     1.860    i_divisor/cntr_reg[0]
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.045     1.905 r  i_divisor/cntr_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.905    i_divisor/cntr_reg_0[0]
    SLICE_X1Y14          FDCE                                         r  i_divisor/cntr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.861     1.988    i_divisor/clk_1hz_reg_reg_0
    SLICE_X1Y14          FDCE                                         r  i_divisor/cntr_reg_reg[0]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y14          FDCE (Hold_fdce_C_D)         0.092     1.566    i_divisor/cntr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.338    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y13    i_divisor/clk_1hz_reg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y14    i_divisor/cntr_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y15    i_divisor/cntr_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y15    i_divisor/cntr_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y15    i_divisor/cntr_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y16    i_divisor/cntr_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y16    i_divisor/cntr_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y16    i_divisor/cntr_reg_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y16    i_divisor/cntr_reg_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y13    i_divisor/clk_1hz_reg_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    i_divisor/cntr_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    i_divisor/cntr_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    i_divisor/cntr_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    i_divisor/cntr_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    i_divisor/cntr_reg_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    i_divisor/cntr_reg_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    i_divisor/cntr_reg_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    i_divisor/cntr_reg_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y13    i_divisor/cntr_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    i_divisor/cntr_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    i_divisor/cntr_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    i_divisor/cntr_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    i_divisor/cntr_reg_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    i_divisor/cntr_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    i_divisor/cntr_reg_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    i_divisor/cntr_reg_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    i_divisor/cntr_reg_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    i_divisor/cntr_reg_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    i_divisor/cntr_reg_reg[16]/C



