Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date              : Fri Nov 28 17:42:40 2025
| Host              : DESKTOP-1CQ16CU running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_postroute_physopted.rpt -pb design_1_wrapper_timing_summary_postroute_physopted.pb -rpx design_1_wrapper_timing_summary_postroute_physopted.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.29 08-03-2020
| Temperature Grade : I
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.247        0.000                      0               237826        0.007        0.000                      0               237826        0.677        0.000                       0                 82720  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_pl_0                           {0.000 5.000}        10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out4_design_1_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         
  clk_out5_design_1_clk_wiz_0_0    {0.000 2.500}        5.000           200.000         
  clk_out6_design_1_clk_wiz_0_0    {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out4_design_1_clk_wiz_0_0          2.580        0.000                      0                45025        0.010        0.000                      0                45025        3.500        0.000                       0                 17097  
  clk_out5_design_1_clk_wiz_0_0          0.285        0.000                      0               127137        0.007        0.000                      0               127137        1.000        0.000                       0                 49119  
  clk_out6_design_1_clk_wiz_0_0          0.247        0.000                      0                61359        0.010        0.000                      0                61359        0.677        0.000                       0                 16503  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out5_design_1_clk_wiz_0_0  clk_out4_design_1_clk_wiz_0_0        1.709        0.000                      0                  308        0.061        0.000                      0                  308  
clk_out4_design_1_clk_wiz_0_0  clk_out5_design_1_clk_wiz_0_0        1.874        0.000                      0                  205        0.058        0.000                      0                  205  
clk_out6_design_1_clk_wiz_0_0  clk_out5_design_1_clk_wiz_0_0        1.274        0.000                      0                 1520        0.022        0.000                      0                 1520  
clk_out5_design_1_clk_wiz_0_0  clk_out6_design_1_clk_wiz_0_0        1.520        0.000                      0                 1442        0.039        0.000                      0                 1442  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out4_design_1_clk_wiz_0_0  clk_out4_design_1_clk_wiz_0_0        6.332        0.000                      0                 1134        0.180        0.000                      0                 1134  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         10.000      8.750      MMCM_X0Y0  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y0  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_design_1_clk_wiz_0_0
  To Clock:  clk_out4_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.580ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.580ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[81]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@10.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.111ns  (logic 0.156ns (2.194%)  route 6.955ns (97.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.667ns = ( 14.667 - 10.000 ) 
    Source Clock Delay      (SCD):    4.429ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 1.071ns, distribution 1.158ns)
  Clock Net Delay (Destination): 1.964ns (routing 0.975ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268     2.172    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.200 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       2.229     4.429    design_1_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X14Y170        FDRE                                         r  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y170        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     4.522 f  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=86, routed)          4.423     8.944    design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X8Y35          LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     9.007 r  design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II[31]_i_1/O
                         net (fo=128, routed)         2.533    11.540    design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]
    SLICE_X22Y66         FDRE                                         r  design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[81]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000    10.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797    11.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    12.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238    12.679    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.703 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.964    14.667    design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X22Y66         FDRE                                         r  design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[81]/C
                         clock pessimism             -0.407    14.260    
                         clock uncertainty           -0.068    14.192    
    SLICE_X22Y66         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.072    14.120    design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[81]
  -------------------------------------------------------------------
                         required time                         14.120    
                         arrival time                         -11.540    
  -------------------------------------------------------------------
                         slack                                  2.580    

Slack (MET) :             2.580ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[82]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@10.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.111ns  (logic 0.156ns (2.194%)  route 6.955ns (97.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.667ns = ( 14.667 - 10.000 ) 
    Source Clock Delay      (SCD):    4.429ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 1.071ns, distribution 1.158ns)
  Clock Net Delay (Destination): 1.964ns (routing 0.975ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268     2.172    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.200 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       2.229     4.429    design_1_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X14Y170        FDRE                                         r  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y170        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     4.522 f  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=86, routed)          4.423     8.944    design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X8Y35          LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     9.007 r  design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II[31]_i_1/O
                         net (fo=128, routed)         2.533    11.540    design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]
    SLICE_X22Y66         FDRE                                         r  design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[82]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000    10.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797    11.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    12.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238    12.679    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.703 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.964    14.667    design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X22Y66         FDRE                                         r  design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[82]/C
                         clock pessimism             -0.407    14.260    
                         clock uncertainty           -0.068    14.192    
    SLICE_X22Y66         FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.072    14.120    design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[82]
  -------------------------------------------------------------------
                         required time                         14.120    
                         arrival time                         -11.540    
  -------------------------------------------------------------------
                         slack                                  2.580    

Slack (MET) :             2.642ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/interconnect_axihpm0fpd/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[65]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@10.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.051ns  (logic 0.241ns (3.418%)  route 6.810ns (96.582%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.669ns = ( 14.669 - 10.000 ) 
    Source Clock Delay      (SCD):    4.429ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 1.071ns, distribution 1.158ns)
  Clock Net Delay (Destination): 1.966ns (routing 0.975ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268     2.172    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.200 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       2.229     4.429    design_1_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X14Y170        FDRE                                         r  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y170        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     4.522 f  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=86, routed)          4.643     9.165    design_1_i/interconnect_axihpm0fpd/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X12Y44         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.148     9.313 r  design_1_i/interconnect_axihpm0fpd/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II[31]_i_1/O
                         net (fo=128, routed)         2.166    11.479    design_1_i/interconnect_axihpm0fpd/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]
    SLICE_X20Y72         FDRE                                         r  design_1_i/interconnect_axihpm0fpd/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[65]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000    10.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797    11.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    12.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238    12.679    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.703 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.966    14.669    design_1_i/interconnect_axihpm0fpd/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X20Y72         FDRE                                         r  design_1_i/interconnect_axihpm0fpd/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[65]/C
                         clock pessimism             -0.407    14.262    
                         clock uncertainty           -0.068    14.194    
    SLICE_X20Y72         FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072    14.122    design_1_i/interconnect_axihpm0fpd/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[65]
  -------------------------------------------------------------------
                         required time                         14.122    
                         arrival time                         -11.479    
  -------------------------------------------------------------------
                         slack                                  2.642    

Slack (MET) :             2.658ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[48]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@10.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.032ns  (logic 0.156ns (2.218%)  route 6.876ns (97.782%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.666ns = ( 14.666 - 10.000 ) 
    Source Clock Delay      (SCD):    4.429ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 1.071ns, distribution 1.158ns)
  Clock Net Delay (Destination): 1.963ns (routing 0.975ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268     2.172    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.200 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       2.229     4.429    design_1_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X14Y170        FDRE                                         r  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y170        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     4.522 f  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=86, routed)          4.423     8.944    design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X8Y35          LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     9.007 r  design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II[31]_i_1/O
                         net (fo=128, routed)         2.454    11.461    design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]
    SLICE_X22Y70         FDRE                                         r  design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[48]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000    10.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797    11.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    12.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238    12.679    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.703 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.963    14.666    design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X22Y70         FDRE                                         r  design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[48]/C
                         clock pessimism             -0.407    14.259    
                         clock uncertainty           -0.068    14.191    
    SLICE_X22Y70         FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.072    14.119    design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[48]
  -------------------------------------------------------------------
                         required time                         14.119    
                         arrival time                         -11.461    
  -------------------------------------------------------------------
                         slack                                  2.658    

Slack (MET) :             2.658ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[49]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@10.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.032ns  (logic 0.156ns (2.218%)  route 6.876ns (97.782%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.666ns = ( 14.666 - 10.000 ) 
    Source Clock Delay      (SCD):    4.429ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 1.071ns, distribution 1.158ns)
  Clock Net Delay (Destination): 1.963ns (routing 0.975ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268     2.172    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.200 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       2.229     4.429    design_1_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X14Y170        FDRE                                         r  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y170        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     4.522 f  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=86, routed)          4.423     8.944    design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X8Y35          LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     9.007 r  design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II[31]_i_1/O
                         net (fo=128, routed)         2.454    11.461    design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]
    SLICE_X22Y70         FDRE                                         r  design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[49]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000    10.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797    11.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    12.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238    12.679    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.703 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.963    14.666    design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X22Y70         FDRE                                         r  design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[49]/C
                         clock pessimism             -0.407    14.259    
                         clock uncertainty           -0.068    14.191    
    SLICE_X22Y70         FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.072    14.119    design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[49]
  -------------------------------------------------------------------
                         required time                         14.119    
                         arrival time                         -11.461    
  -------------------------------------------------------------------
                         slack                                  2.658    

Slack (MET) :             2.658ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[51]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@10.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.032ns  (logic 0.156ns (2.218%)  route 6.876ns (97.782%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.666ns = ( 14.666 - 10.000 ) 
    Source Clock Delay      (SCD):    4.429ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 1.071ns, distribution 1.158ns)
  Clock Net Delay (Destination): 1.963ns (routing 0.975ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268     2.172    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.200 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       2.229     4.429    design_1_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X14Y170        FDRE                                         r  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y170        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     4.522 f  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=86, routed)          4.423     8.944    design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X8Y35          LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     9.007 r  design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II[31]_i_1/O
                         net (fo=128, routed)         2.454    11.461    design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]
    SLICE_X22Y70         FDRE                                         r  design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[51]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000    10.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797    11.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    12.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238    12.679    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.703 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.963    14.666    design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X22Y70         FDRE                                         r  design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[51]/C
                         clock pessimism             -0.407    14.259    
                         clock uncertainty           -0.068    14.191    
    SLICE_X22Y70         FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.072    14.119    design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[51]
  -------------------------------------------------------------------
                         required time                         14.119    
                         arrival time                         -11.461    
  -------------------------------------------------------------------
                         slack                                  2.658    

Slack (MET) :             2.658ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[83]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@10.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.032ns  (logic 0.156ns (2.218%)  route 6.876ns (97.782%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.666ns = ( 14.666 - 10.000 ) 
    Source Clock Delay      (SCD):    4.429ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 1.071ns, distribution 1.158ns)
  Clock Net Delay (Destination): 1.963ns (routing 0.975ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268     2.172    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.200 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       2.229     4.429    design_1_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X14Y170        FDRE                                         r  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y170        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     4.522 f  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=86, routed)          4.423     8.944    design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X8Y35          LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     9.007 r  design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II[31]_i_1/O
                         net (fo=128, routed)         2.454    11.461    design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]
    SLICE_X22Y70         FDRE                                         r  design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[83]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000    10.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797    11.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    12.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238    12.679    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.703 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.963    14.666    design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X22Y70         FDRE                                         r  design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[83]/C
                         clock pessimism             -0.407    14.259    
                         clock uncertainty           -0.068    14.191    
    SLICE_X22Y70         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.072    14.119    design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[83]
  -------------------------------------------------------------------
                         required time                         14.119    
                         arrival time                         -11.461    
  -------------------------------------------------------------------
                         slack                                  2.658    

Slack (MET) :             2.678ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/interconnect_axihpm0fpd/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[50]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@10.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.005ns  (logic 0.241ns (3.441%)  route 6.764ns (96.559%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 14.659 - 10.000 ) 
    Source Clock Delay      (SCD):    4.429ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 1.071ns, distribution 1.158ns)
  Clock Net Delay (Destination): 1.956ns (routing 0.975ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268     2.172    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.200 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       2.229     4.429    design_1_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X14Y170        FDRE                                         r  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y170        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     4.522 f  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=86, routed)          4.643     9.165    design_1_i/interconnect_axihpm0fpd/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X12Y44         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.148     9.313 r  design_1_i/interconnect_axihpm0fpd/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II[31]_i_1/O
                         net (fo=128, routed)         2.120    11.433    design_1_i/interconnect_axihpm0fpd/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]
    SLICE_X18Y67         FDRE                                         r  design_1_i/interconnect_axihpm0fpd/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[50]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000    10.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797    11.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    12.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238    12.679    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.703 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.956    14.659    design_1_i/interconnect_axihpm0fpd/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X18Y67         FDRE                                         r  design_1_i/interconnect_axihpm0fpd/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[50]/C
                         clock pessimism             -0.407    14.252    
                         clock uncertainty           -0.068    14.184    
    SLICE_X18Y67         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.072    14.112    design_1_i/interconnect_axihpm0fpd/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[50]
  -------------------------------------------------------------------
                         required time                         14.112    
                         arrival time                         -11.433    
  -------------------------------------------------------------------
                         slack                                  2.678    

Slack (MET) :             2.678ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/interconnect_axihpm0fpd/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[82]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@10.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.005ns  (logic 0.241ns (3.441%)  route 6.764ns (96.559%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 14.659 - 10.000 ) 
    Source Clock Delay      (SCD):    4.429ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 1.071ns, distribution 1.158ns)
  Clock Net Delay (Destination): 1.956ns (routing 0.975ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268     2.172    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.200 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       2.229     4.429    design_1_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X14Y170        FDRE                                         r  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y170        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     4.522 f  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=86, routed)          4.643     9.165    design_1_i/interconnect_axihpm0fpd/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X12Y44         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.148     9.313 r  design_1_i/interconnect_axihpm0fpd/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II[31]_i_1/O
                         net (fo=128, routed)         2.120    11.433    design_1_i/interconnect_axihpm0fpd/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]
    SLICE_X18Y67         FDRE                                         r  design_1_i/interconnect_axihpm0fpd/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[82]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000    10.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797    11.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    12.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238    12.679    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.703 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.956    14.659    design_1_i/interconnect_axihpm0fpd/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X18Y67         FDRE                                         r  design_1_i/interconnect_axihpm0fpd/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[82]/C
                         clock pessimism             -0.407    14.252    
                         clock uncertainty           -0.068    14.184    
    SLICE_X18Y67         FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.072    14.112    design_1_i/interconnect_axihpm0fpd/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[82]
  -------------------------------------------------------------------
                         required time                         14.112    
                         arrival time                         -11.433    
  -------------------------------------------------------------------
                         slack                                  2.678    

Slack (MET) :             2.728ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/interconnect_axihpm0fpd/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@10.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.953ns  (logic 0.241ns (3.466%)  route 6.712ns (96.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.657ns = ( 14.657 - 10.000 ) 
    Source Clock Delay      (SCD):    4.429ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 1.071ns, distribution 1.158ns)
  Clock Net Delay (Destination): 1.954ns (routing 0.975ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268     2.172    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.200 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       2.229     4.429    design_1_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X14Y170        FDRE                                         r  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y170        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     4.522 f  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=86, routed)          4.643     9.165    design_1_i/interconnect_axihpm0fpd/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X12Y44         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.148     9.313 r  design_1_i/interconnect_axihpm0fpd/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II[31]_i_1/O
                         net (fo=128, routed)         2.068    11.381    design_1_i/interconnect_axihpm0fpd/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]
    SLICE_X21Y61         FDRE                                         r  design_1_i/interconnect_axihpm0fpd/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000    10.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797    11.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    12.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238    12.679    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.703 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.954    14.657    design_1_i/interconnect_axihpm0fpd/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X21Y61         FDRE                                         r  design_1_i/interconnect_axihpm0fpd/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[22]/C
                         clock pessimism             -0.407    14.250    
                         clock uncertainty           -0.068    14.182    
    SLICE_X21Y61         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.072    14.110    design_1_i/interconnect_axihpm0fpd/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[22]
  -------------------------------------------------------------------
                         required time                         14.110    
                         arrival time                         -11.381    
  -------------------------------------------------------------------
                         slack                                  2.728    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_hpc0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AADDR_Q_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.072ns (40.223%)  route 0.107ns (59.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.379ns
    Source Clock Delay      (SCD):    4.672ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Net Delay (Source):      1.969ns (routing 0.975ns, distribution 0.994ns)
  Clock Net Delay (Destination): 2.179ns (routing 1.071ns, distribution 1.108ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     1.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644     2.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238     2.679    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.703 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.969     4.672    design_1_i/axi_interconnect_hpc0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X2Y120         FDRE                                         r  design_1_i/axi_interconnect_hpc0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     4.744 r  design_1_i/axi_interconnect_hpc0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[36]/Q
                         net (fo=1, routed)           0.107     4.851    design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_araddr[34]
    SLICE_X2Y117         FDRE                                         r  design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AADDR_Q_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268     2.172    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.200 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       2.179     4.379    design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X2Y117         FDRE                                         r  design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AADDR_Q_reg[34]/C
                         clock pessimism              0.407     4.786    
    SLICE_X2Y117         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.055     4.841    design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AADDR_Q_reg[34]
  -------------------------------------------------------------------
                         required time                         -4.841    
                         arrival time                           4.851    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/interconnect_axihpm0fpd/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/interconnect_axihpm0fpd/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.070ns (43.210%)  route 0.092ns (56.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.409ns
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    -0.348ns
  Clock Net Delay (Source):      1.955ns (routing 0.975ns, distribution 0.980ns)
  Clock Net Delay (Destination): 2.209ns (routing 1.071ns, distribution 1.138ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     1.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644     2.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238     2.679    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.703 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.955     4.658    design_1_i/interconnect_axihpm0fpd/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X14Y1          FDRE                                         r  design_1_i/interconnect_axihpm0fpd/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y1          FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.070     4.728 r  design_1_i/interconnect_axihpm0fpd/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/Q
                         net (fo=1, routed)           0.092     4.820    design_1_i/interconnect_axihpm0fpd/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[13]
    SLICE_X13Y1          FDRE                                         r  design_1_i/interconnect_axihpm0fpd/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268     2.172    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.200 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       2.209     4.409    design_1_i/interconnect_axihpm0fpd/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X13Y1          FDRE                                         r  design_1_i/interconnect_axihpm0fpd/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/C
                         clock pessimism              0.348     4.757    
    SLICE_X13Y1          FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.053     4.810    design_1_i/interconnect_axihpm0fpd/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.810    
                         arrival time                           4.820    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[13]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.069ns (34.124%)  route 0.133ns (65.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.485ns
    Source Clock Delay      (SCD):    4.615ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Net Delay (Source):      1.912ns (routing 0.975ns, distribution 0.937ns)
  Clock Net Delay (Destination): 2.285ns (routing 1.071ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     1.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644     2.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238     2.679    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.703 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.912     4.615    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X4Y114         FDRE                                         r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.069     4.684 r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][13]/Q
                         net (fo=2, routed)           0.133     4.817    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[13]
    RAMB36_X0Y22         RAMB36E2                                     r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268     2.172    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.200 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       2.285     4.485    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y22         RAMB36E2                                     r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.350     4.835    
    RAMB36_X0Y22         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[13])
                                                     -0.029     4.806    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -4.806    
                         arrival time                           4.817    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/interconnect_axihpm0fpd/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/interconnect_axihpm0fpd/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.072ns (45.000%)  route 0.088ns (55.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.424ns
    Source Clock Delay      (SCD):    4.676ns
    Clock Pessimism Removal (CPR):    -0.348ns
  Clock Net Delay (Source):      1.973ns (routing 0.975ns, distribution 0.998ns)
  Clock Net Delay (Destination): 2.224ns (routing 1.071ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     1.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644     2.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238     2.679    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.703 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.973     4.676    design_1_i/interconnect_axihpm0fpd/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X19Y14         FDRE                                         r  design_1_i/interconnect_axihpm0fpd/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y14         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.072     4.748 r  design_1_i/interconnect_axihpm0fpd/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[26]/Q
                         net (fo=1, routed)           0.088     4.836    design_1_i/interconnect_axihpm0fpd/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[26]
    SLICE_X18Y14         FDRE                                         r  design_1_i/interconnect_axihpm0fpd/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268     2.172    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.200 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       2.224     4.424    design_1_i/interconnect_axihpm0fpd/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X18Y14         FDRE                                         r  design_1_i/interconnect_axihpm0fpd/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]/C
                         clock pessimism              0.348     4.772    
    SLICE_X18Y14         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.053     4.825    design_1_i/interconnect_axihpm0fpd/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -4.825    
                         arrival time                           4.836    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.072ns (48.000%)  route 0.078ns (52.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.421ns
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    -0.348ns
  Clock Net Delay (Source):      1.982ns (routing 0.975ns, distribution 1.007ns)
  Clock Net Delay (Destination): 2.221ns (routing 1.071ns, distribution 1.150ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     1.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644     2.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238     2.679    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.703 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.982     4.685    design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X16Y8          FDRE                                         r  design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y8          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.072     4.757 r  design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/Q
                         net (fo=1, routed)           0.078     4.835    design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[8]
    SLICE_X15Y8          FDRE                                         r  design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268     2.172    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.200 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       2.221     4.421    design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X15Y8          FDRE                                         r  design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/C
                         clock pessimism              0.348     4.769    
    SLICE_X15Y8          FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.055     4.824    design_1_i/interconnect_axihpm0fpd/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.824    
                         arrival time                           4.835    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.072ns (48.322%)  route 0.077ns (51.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.444ns
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    -0.349ns
  Clock Net Delay (Source):      1.964ns (routing 0.975ns, distribution 0.989ns)
  Clock Net Delay (Destination): 2.244ns (routing 1.071ns, distribution 1.173ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     1.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644     2.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238     2.679    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.703 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.964     4.667    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/m_axi_s2mm_aclk
    SLICE_X7Y163         FDRE                                         r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y163         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.072     4.739 r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[59]/Q
                         net (fo=1, routed)           0.077     4.816    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[44]
    SLICE_X9Y163         SRL16E                                       r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268     2.172    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.200 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       2.244     4.444    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X9Y163         SRL16E                                       r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4/CLK
                         clock pessimism              0.349     4.793    
    SLICE_X9Y163         SRL16E (Hold_E6LUT_SLICEM_CLK_D)
                                                      0.012     4.805    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4
  -------------------------------------------------------------------
                         required time                         -4.805    
                         arrival time                           4.816    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/interconnect_axihpm0fpd/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/interconnect_axihpm0fpd/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.070ns (37.922%)  route 0.115ns (62.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.397ns
    Source Clock Delay      (SCD):    4.632ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Net Delay (Source):      1.929ns (routing 0.975ns, distribution 0.954ns)
  Clock Net Delay (Destination): 2.197ns (routing 1.071ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     1.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644     2.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238     2.679    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.703 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.929     4.632    design_1_i/interconnect_axihpm0fpd/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y60          FDCE                                         r  design_1_i/interconnect_axihpm0fpd/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     4.702 r  design_1_i/interconnect_axihpm0fpd/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/Q
                         net (fo=4, routed)           0.115     4.817    design_1_i/interconnect_axihpm0fpd/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[3]
    SLICE_X7Y60          FDCE                                         r  design_1_i/interconnect_axihpm0fpd/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268     2.172    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.200 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       2.197     4.397    design_1_i/interconnect_axihpm0fpd/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X7Y60          FDCE                                         r  design_1_i/interconnect_axihpm0fpd/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.353     4.750    
    SLICE_X7Y60          FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     4.805    design_1_i/interconnect_axihpm0fpd/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.805    
                         arrival time                           4.817    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.072ns (41.981%)  route 0.100ns (58.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.428ns
    Source Clock Delay      (SCD):    4.651ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Net Delay (Source):      1.948ns (routing 0.975ns, distribution 0.973ns)
  Clock Net Delay (Destination): 2.228ns (routing 1.071ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     1.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644     2.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238     2.679    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.703 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.948     4.651    design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y0           FDCE                                         r  design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.072     4.723 r  design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=37, routed)          0.100     4.823    design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/A3
    SLICE_X1Y0           RAMD32                                       r  design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268     2.172    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.200 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       2.228     4.428    design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/WCLK
    SLICE_X1Y0           RAMD32                                       r  design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/DP/CLK
                         clock pessimism              0.287     4.715    
    SLICE_X1Y0           RAMD32 (Hold_G6LUT_SLICEM_CLK_WADR3)
                                                      0.096     4.811    design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/DP
  -------------------------------------------------------------------
                         required time                         -4.811    
                         arrival time                           4.823    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.072ns (41.981%)  route 0.100ns (58.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.428ns
    Source Clock Delay      (SCD):    4.651ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Net Delay (Source):      1.948ns (routing 0.975ns, distribution 0.973ns)
  Clock Net Delay (Destination): 2.228ns (routing 1.071ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     1.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644     2.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238     2.679    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.703 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.948     4.651    design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y0           FDCE                                         r  design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.072     4.723 r  design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=37, routed)          0.100     4.823    design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/A3
    SLICE_X1Y0           RAMD32                                       r  design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268     2.172    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.200 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       2.228     4.428    design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/WCLK
    SLICE_X1Y0           RAMD32                                       r  design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/SP/CLK
                         clock pessimism              0.287     4.715    
    SLICE_X1Y0           RAMD32 (Hold_H6LUT_SLICEM_CLK_WADR3)
                                                      0.096     4.811    design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/SP
  -------------------------------------------------------------------
                         required time                         -4.811    
                         arrival time                           4.823    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.070ns (37.872%)  route 0.115ns (62.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.418ns
    Source Clock Delay      (SCD):    4.647ns
    Clock Pessimism Removal (CPR):    -0.349ns
  Clock Net Delay (Source):      1.944ns (routing 0.975ns, distribution 0.969ns)
  Clock Net Delay (Destination): 2.218ns (routing 1.071ns, distribution 1.147ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     1.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644     2.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238     2.679    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.703 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.944     4.647    design_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y147         FDRE                                         r  design_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y147         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     4.717 r  design_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/Q
                         net (fo=10, routed)          0.115     4.832    design_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[15]_0[18]
    SLICE_X1Y148         FDRE                                         r  design_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268     2.172    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.200 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       2.218     4.418    design_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y148         FDRE                                         r  design_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/C
                         clock pessimism              0.349     4.767    
    SLICE_X1Y148         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.053     4.820    design_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.820    
                         arrival time                           4.832    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/ps_e/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/ps_e/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP0RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/ps_e/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/ps_e/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     PS8/SAXIGP5RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/ps_e/inst/PS8_i/SAXIGP5RCLK
Min Period        n/a     PS8/SAXIGP5WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/ps_e/inst/PS8_i/SAXIGP5WCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X0Y50  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB18_X0Y50  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X0Y20  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X0Y19  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/ps_e/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/ps_e/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/ps_e/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/ps_e/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/ps_e/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/ps_e/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Slow    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/ps_e/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Fast    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/ps_e/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    PS8/SAXIGP5RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/ps_e/inst/PS8_i/SAXIGP5RCLK
Low Pulse Width   Fast    PS8/SAXIGP5RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/ps_e/inst/PS8_i/SAXIGP5RCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/ps_e/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/ps_e/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/ps_e/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/ps_e/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/ps_e/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/ps_e/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/ps_e/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Fast    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/ps_e/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Slow    PS8/SAXIGP5RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/ps_e/inst/PS8_i/SAXIGP5RCLK
High Pulse Width  Fast    PS8/SAXIGP5RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/ps_e/inst/PS8_i/SAXIGP5RCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_design_1_clk_wiz_0_0
  To Clock:  clk_out5_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@5.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.656ns  (logic 0.136ns (2.921%)  route 4.520ns (97.079%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.747ns = ( 9.747 - 5.000 ) 
    Source Clock Delay      (SCD):    4.428ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.225ns (routing 1.071ns, distribution 1.154ns)
  Clock Net Delay (Destination): 2.044ns (routing 0.974ns, distribution 1.070ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.271     2.175    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.203 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.225     4.428    <hidden>
    SLICE_X28Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     4.525 r  <hidden>
                         net (fo=128, routed)         4.460     8.986    <hidden>
    SLICE_X35Y31         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     9.025 r  <hidden>
                         net (fo=1, routed)           0.060     9.085    <hidden>
    SLICE_X35Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     5.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     6.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.644     7.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.238     7.679    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.703 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.044     9.747    <hidden>
    SLICE_X35Y31         FDRE                                         r  <hidden>
                         clock pessimism             -0.342     9.405    
                         clock uncertainty           -0.062     9.343    
    SLICE_X35Y31         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     9.370    <hidden>
  -------------------------------------------------------------------
                         required time                          9.370    
                         arrival time                          -9.085    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@5.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.581ns  (logic 0.213ns (4.650%)  route 4.368ns (95.350%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.687ns = ( 9.687 - 5.000 ) 
    Source Clock Delay      (SCD):    4.428ns
    Clock Pessimism Removal (CPR):    -0.345ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.225ns (routing 1.071ns, distribution 1.154ns)
  Clock Net Delay (Destination): 1.984ns (routing 0.974ns, distribution 1.010ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.271     2.175    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.203 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.225     4.428    <hidden>
    SLICE_X28Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     4.525 r  <hidden>
                         net (fo=128, routed)         4.310     8.835    <hidden>
    SLICE_X26Y7          LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116     8.951 r  <hidden>
                         net (fo=1, routed)           0.058     9.009    <hidden>
    SLICE_X26Y7          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     5.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     6.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.644     7.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.238     7.679    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.703 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.984     9.687    <hidden>
    SLICE_X26Y7          FDRE                                         r  <hidden>
                         clock pessimism             -0.345     9.343    
                         clock uncertainty           -0.062     9.280    
    SLICE_X26Y7          FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     9.307    <hidden>
  -------------------------------------------------------------------
                         required time                          9.307    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@5.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.630ns  (logic 0.214ns (4.622%)  route 4.416ns (95.378%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 9.759 - 5.000 ) 
    Source Clock Delay      (SCD):    4.428ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.225ns (routing 1.071ns, distribution 1.154ns)
  Clock Net Delay (Destination): 2.056ns (routing 0.974ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.271     2.175    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.203 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.225     4.428    <hidden>
    SLICE_X28Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     4.525 r  <hidden>
                         net (fo=128, routed)         4.348     8.873    <hidden>
    SLICE_X29Y8          LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.117     8.990 r  <hidden>
                         net (fo=1, routed)           0.068     9.058    <hidden>
    SLICE_X29Y8          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     5.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     6.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.644     7.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.238     7.679    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.703 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.056     9.759    <hidden>
    SLICE_X29Y8          FDRE                                         r  <hidden>
                         clock pessimism             -0.342     9.417    
                         clock uncertainty           -0.062     9.355    
    SLICE_X29Y8          FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     9.382    <hidden>
  -------------------------------------------------------------------
                         required time                          9.382    
                         arrival time                          -9.058    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@5.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.533ns  (logic 0.160ns (3.529%)  route 4.373ns (96.471%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.675ns = ( 9.675 - 5.000 ) 
    Source Clock Delay      (SCD):    4.428ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.225ns (routing 1.071ns, distribution 1.154ns)
  Clock Net Delay (Destination): 1.972ns (routing 0.974ns, distribution 0.998ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.271     2.175    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.203 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.225     4.428    <hidden>
    SLICE_X28Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     4.525 r  <hidden>
                         net (fo=128, routed)         4.316     8.842    <hidden>
    SLICE_X23Y8          LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.063     8.905 r  <hidden>
                         net (fo=1, routed)           0.057     8.962    <hidden>
    SLICE_X23Y8          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     5.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     6.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.644     7.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.238     7.679    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.703 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.972     9.675    <hidden>
    SLICE_X23Y8          FDRE                                         r  <hidden>
                         clock pessimism             -0.344     9.331    
                         clock uncertainty           -0.062     9.268    
    SLICE_X23Y8          FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     9.295    <hidden>
  -------------------------------------------------------------------
                         required time                          9.295    
                         arrival time                          -8.962    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.341ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@5.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.541ns  (logic 0.276ns (6.078%)  route 4.265ns (93.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 9.690 - 5.000 ) 
    Source Clock Delay      (SCD):    4.428ns
    Clock Pessimism Removal (CPR):    -0.345ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.225ns (routing 1.071ns, distribution 1.154ns)
  Clock Net Delay (Destination): 1.987ns (routing 0.974ns, distribution 1.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.271     2.175    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.203 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.225     4.428    <hidden>
    SLICE_X28Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     4.525 r  <hidden>
                         net (fo=128, routed)         4.205     8.730    <hidden>
    SLICE_X25Y9          LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     8.909 r  <hidden>
                         net (fo=1, routed)           0.060     8.969    <hidden>
    SLICE_X25Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     5.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     6.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.644     7.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.238     7.679    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.703 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.987     9.690    <hidden>
    SLICE_X25Y9          FDRE                                         r  <hidden>
                         clock pessimism             -0.345     9.346    
                         clock uncertainty           -0.062     9.283    
    SLICE_X25Y9          FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     9.310    <hidden>
  -------------------------------------------------------------------
                         required time                          9.310    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@5.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.488ns  (logic 0.197ns (4.390%)  route 4.291ns (95.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 9.690 - 5.000 ) 
    Source Clock Delay      (SCD):    4.428ns
    Clock Pessimism Removal (CPR):    -0.345ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.225ns (routing 1.071ns, distribution 1.154ns)
  Clock Net Delay (Destination): 1.987ns (routing 0.974ns, distribution 1.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.271     2.175    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.203 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.225     4.428    <hidden>
    SLICE_X28Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     4.525 r  <hidden>
                         net (fo=128, routed)         4.234     8.759    <hidden>
    SLICE_X25Y9          LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     8.859 r  <hidden>
                         net (fo=1, routed)           0.057     8.916    <hidden>
    SLICE_X25Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     5.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     6.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.644     7.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.238     7.679    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.703 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.987     9.690    <hidden>
    SLICE_X25Y9          FDRE                                         r  <hidden>
                         clock pessimism             -0.345     9.346    
                         clock uncertainty           -0.062     9.283    
    SLICE_X25Y9          FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     9.310    <hidden>
  -------------------------------------------------------------------
                         required time                          9.310    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@5.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 0.272ns (6.126%)  route 4.168ns (93.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 9.802 - 5.000 ) 
    Source Clock Delay      (SCD):    4.499ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.296ns (routing 1.071ns, distribution 1.225ns)
  Clock Net Delay (Destination): 2.099ns (routing 0.974ns, distribution 1.125ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.271     2.175    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.203 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.296     4.499    <hidden>
    SLICE_X29Y67         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     4.592 r  <hidden>
                         net (fo=1492, routed)        4.108     8.701    <hidden>
    SLICE_X38Y22         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     8.880 r  <hidden>
                         net (fo=1, routed)           0.060     8.940    <hidden>
    SLICE_X38Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     5.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     6.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.644     7.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.238     7.679    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.703 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.099     9.802    <hidden>
    SLICE_X38Y22         FDRE                                         r  <hidden>
                         clock pessimism             -0.398     9.404    
                         clock uncertainty           -0.062     9.342    
    SLICE_X38Y22         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     9.369    <hidden>
  -------------------------------------------------------------------
                         required time                          9.369    
                         arrival time                          -8.940    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@5.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 0.271ns (6.113%)  route 4.162ns (93.887%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.693ns = ( 9.693 - 5.000 ) 
    Source Clock Delay      (SCD):    4.428ns
    Clock Pessimism Removal (CPR):    -0.345ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.225ns (routing 1.071ns, distribution 1.154ns)
  Clock Net Delay (Destination): 1.990ns (routing 0.974ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.271     2.175    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.203 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.225     4.428    <hidden>
    SLICE_X28Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     4.525 r  <hidden>
                         net (fo=128, routed)         4.085     8.611    <hidden>
    SLICE_X24Y6          LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.174     8.785 r  <hidden>
                         net (fo=1, routed)           0.077     8.862    <hidden>
    SLICE_X24Y6          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     5.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     6.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.644     7.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.238     7.679    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.703 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.990     9.693    <hidden>
    SLICE_X24Y6          FDRE                                         r  <hidden>
                         clock pessimism             -0.345     9.349    
                         clock uncertainty           -0.062     9.286    
    SLICE_X24Y6          FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     9.313    <hidden>
  -------------------------------------------------------------------
                         required time                          9.313    
                         arrival time                          -8.862    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@5.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 0.213ns (4.874%)  route 4.157ns (95.126%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.692ns = ( 9.692 - 5.000 ) 
    Source Clock Delay      (SCD):    4.428ns
    Clock Pessimism Removal (CPR):    -0.345ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.225ns (routing 1.071ns, distribution 1.154ns)
  Clock Net Delay (Destination): 1.989ns (routing 0.974ns, distribution 1.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.271     2.175    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.203 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.225     4.428    <hidden>
    SLICE_X28Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     4.525 r  <hidden>
                         net (fo=128, routed)         4.094     8.620    <hidden>
    SLICE_X24Y8          LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.116     8.736 r  <hidden>
                         net (fo=1, routed)           0.063     8.799    <hidden>
    SLICE_X24Y8          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     5.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     6.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.644     7.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.238     7.679    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.703 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.989     9.692    <hidden>
    SLICE_X24Y8          FDRE                                         r  <hidden>
                         clock pessimism             -0.345     9.348    
                         clock uncertainty           -0.062     9.285    
    SLICE_X24Y8          FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     9.312    <hidden>
  -------------------------------------------------------------------
                         required time                          9.312    
                         arrival time                          -8.799    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@5.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.197ns (4.521%)  route 4.160ns (95.479%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.692ns = ( 9.692 - 5.000 ) 
    Source Clock Delay      (SCD):    4.428ns
    Clock Pessimism Removal (CPR):    -0.345ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.225ns (routing 1.071ns, distribution 1.154ns)
  Clock Net Delay (Destination): 1.989ns (routing 0.974ns, distribution 1.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.271     2.175    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.203 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.225     4.428    <hidden>
    SLICE_X28Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     4.525 r  <hidden>
                         net (fo=128, routed)         4.090     8.616    <hidden>
    SLICE_X24Y8          LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     8.716 r  <hidden>
                         net (fo=1, routed)           0.070     8.786    <hidden>
    SLICE_X24Y8          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     5.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     6.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.644     7.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.238     7.679    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.703 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.989     9.692    <hidden>
    SLICE_X24Y8          FDRE                                         r  <hidden>
                         clock pessimism             -0.345     9.348    
                         clock uncertainty           -0.062     9.285    
    SLICE_X24Y8          FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027     9.312    <hidden>
  -------------------------------------------------------------------
                         required time                          9.312    
                         arrival time                          -8.786    
  -------------------------------------------------------------------
                         slack                                  0.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.070ns (36.649%)  route 0.121ns (63.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.611ns
    Source Clock Delay      (SCD):    4.816ns
    Clock Pessimism Removal (CPR):    -0.336ns
  Clock Net Delay (Source):      2.113ns (routing 0.974ns, distribution 1.139ns)
  Clock Net Delay (Destination): 2.408ns (routing 1.071ns, distribution 1.337ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     1.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.644     2.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.238     2.679    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.703 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.113     4.816    <hidden>
    SLICE_X44Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     4.886 r  <hidden>
                         net (fo=1, routed)           0.121     5.007    <hidden>
    SLICE_X45Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.271     2.175    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.203 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.408     4.611    <hidden>
    SLICE_X45Y25         FDRE                                         r  <hidden>
                         clock pessimism              0.336     4.947    
    SLICE_X45Y25         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.053     5.000    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.000    
                         arrival time                           5.007    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_wgt/GenLoadN.u_fifo_load_wr_img/m_ram/gen_bram_dram.ram_reg_0_63_56_62/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.069ns (29.237%)  route 0.167ns (70.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.598ns
    Source Clock Delay      (SCD):    4.791ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Net Delay (Source):      2.088ns (routing 0.974ns, distribution 1.114ns)
  Clock Net Delay (Destination): 2.395ns (routing 1.071ns, distribution 1.324ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     1.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.644     2.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.238     2.679    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.703 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.088     4.791    <hidden>
    SLICE_X39Y114        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y114        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.069     4.860 r  <hidden>
                         net (fo=1, routed)           0.167     5.027    design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_wgt/GenLoadN.u_fifo_load_wr_img/m_ram/gen_bram_dram.ram_reg_0_63_56_62/DIA
    SLICE_X40Y115        RAMD64E                                      r  design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_wgt/GenLoadN.u_fifo_load_wr_img/m_ram/gen_bram_dram.ram_reg_0_63_56_62/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.271     2.175    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.203 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.395     4.598    design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_wgt/GenLoadN.u_fifo_load_wr_img/m_ram/gen_bram_dram.ram_reg_0_63_56_62/WCLK
    SLICE_X40Y115        RAMD64E                                      r  design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_wgt/GenLoadN.u_fifo_load_wr_img/m_ram/gen_bram_dram.ram_reg_0_63_56_62/RAMA/CLK
                         clock pessimism              0.341     4.939    
    SLICE_X40Y115        RAMD64E (Hold_A6LUT_SLICEM_CLK_I)
                                                      0.079     5.018    design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_wgt/GenLoadN.u_fifo_load_wr_img/m_ram/gen_bram_dram.ram_reg_0_63_56_62/RAMA
  -------------------------------------------------------------------
                         required time                         -5.018    
                         arrival time                           5.027    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_31_14_16/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.071ns (29.262%)  route 0.172ns (70.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.588ns
    Source Clock Delay      (SCD):    4.784ns
    Clock Pessimism Removal (CPR):    -0.336ns
  Clock Net Delay (Source):      2.081ns (routing 0.974ns, distribution 1.107ns)
  Clock Net Delay (Destination): 2.385ns (routing 1.071ns, distribution 1.314ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     1.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.644     2.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.238     2.679    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.703 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.081     4.784    <hidden>
    SLICE_X36Y158        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y158        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     4.855 r  <hidden>
                         net (fo=30, routed)          0.172     5.027    design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_31_14_16/ADDRD1
    SLICE_X37Y158        RAMD32                                       r  design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_31_14_16/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.271     2.175    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.203 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.385     4.588    design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_31_14_16/WCLK
    SLICE_X37Y158        RAMD32                                       r  design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_31_14_16/RAMA/CLK
                         clock pessimism              0.336     4.924    
    SLICE_X37Y158        RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR1)
                                                      0.093     5.017    design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_31_14_16/RAMA
  -------------------------------------------------------------------
                         required time                         -5.017    
                         arrival time                           5.027    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_31_14_16/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.071ns (29.262%)  route 0.172ns (70.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.588ns
    Source Clock Delay      (SCD):    4.784ns
    Clock Pessimism Removal (CPR):    -0.336ns
  Clock Net Delay (Source):      2.081ns (routing 0.974ns, distribution 1.107ns)
  Clock Net Delay (Destination): 2.385ns (routing 1.071ns, distribution 1.314ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     1.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.644     2.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.238     2.679    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.703 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.081     4.784    <hidden>
    SLICE_X36Y158        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y158        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     4.855 r  <hidden>
                         net (fo=30, routed)          0.172     5.027    design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_31_14_16/ADDRD1
    SLICE_X37Y158        RAMD32                                       r  design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_31_14_16/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.271     2.175    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.203 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.385     4.588    design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_31_14_16/WCLK
    SLICE_X37Y158        RAMD32                                       r  design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_31_14_16/RAMA_D1/CLK
                         clock pessimism              0.336     4.924    
    SLICE_X37Y158        RAMD32 (Hold_E6LUT_SLICEM_CLK_WADR1)
                                                      0.093     5.017    design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_31_14_16/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -5.017    
                         arrival time                           5.027    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_31_14_16/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.071ns (29.262%)  route 0.172ns (70.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.588ns
    Source Clock Delay      (SCD):    4.784ns
    Clock Pessimism Removal (CPR):    -0.336ns
  Clock Net Delay (Source):      2.081ns (routing 0.974ns, distribution 1.107ns)
  Clock Net Delay (Destination): 2.385ns (routing 1.071ns, distribution 1.314ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     1.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.644     2.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.238     2.679    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.703 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.081     4.784    <hidden>
    SLICE_X36Y158        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y158        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     4.855 r  <hidden>
                         net (fo=30, routed)          0.172     5.027    design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_31_14_16/ADDRD1
    SLICE_X37Y158        RAMD32                                       r  design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_31_14_16/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.271     2.175    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.203 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.385     4.588    design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_31_14_16/WCLK
    SLICE_X37Y158        RAMD32                                       r  design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_31_14_16/RAMB/CLK
                         clock pessimism              0.336     4.924    
    SLICE_X37Y158        RAMD32 (Hold_F5LUT_SLICEM_CLK_WADR1)
                                                      0.093     5.017    design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_31_14_16/RAMB
  -------------------------------------------------------------------
                         required time                         -5.017    
                         arrival time                           5.027    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_31_14_16/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.071ns (29.262%)  route 0.172ns (70.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.588ns
    Source Clock Delay      (SCD):    4.784ns
    Clock Pessimism Removal (CPR):    -0.336ns
  Clock Net Delay (Source):      2.081ns (routing 0.974ns, distribution 1.107ns)
  Clock Net Delay (Destination): 2.385ns (routing 1.071ns, distribution 1.314ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     1.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.644     2.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.238     2.679    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.703 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.081     4.784    <hidden>
    SLICE_X36Y158        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y158        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     4.855 r  <hidden>
                         net (fo=30, routed)          0.172     5.027    design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_31_14_16/ADDRD1
    SLICE_X37Y158        RAMD32                                       r  design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_31_14_16/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.271     2.175    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.203 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.385     4.588    design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_31_14_16/WCLK
    SLICE_X37Y158        RAMD32                                       r  design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_31_14_16/RAMB_D1/CLK
                         clock pessimism              0.336     4.924    
    SLICE_X37Y158        RAMD32 (Hold_F6LUT_SLICEM_CLK_WADR1)
                                                      0.093     5.017    design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_31_14_16/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -5.017    
                         arrival time                           5.027    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_31_14_16/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.071ns (29.262%)  route 0.172ns (70.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.588ns
    Source Clock Delay      (SCD):    4.784ns
    Clock Pessimism Removal (CPR):    -0.336ns
  Clock Net Delay (Source):      2.081ns (routing 0.974ns, distribution 1.107ns)
  Clock Net Delay (Destination): 2.385ns (routing 1.071ns, distribution 1.314ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     1.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.644     2.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.238     2.679    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.703 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.081     4.784    <hidden>
    SLICE_X36Y158        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y158        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     4.855 r  <hidden>
                         net (fo=30, routed)          0.172     5.027    design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_31_14_16/ADDRD1
    SLICE_X37Y158        RAMD32                                       r  design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_31_14_16/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.271     2.175    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.203 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.385     4.588    design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_31_14_16/WCLK
    SLICE_X37Y158        RAMD32                                       r  design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_31_14_16/RAMC/CLK
                         clock pessimism              0.336     4.924    
    SLICE_X37Y158        RAMD32 (Hold_G5LUT_SLICEM_CLK_WADR1)
                                                      0.093     5.017    design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_31_14_16/RAMC
  -------------------------------------------------------------------
                         required time                         -5.017    
                         arrival time                           5.027    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_31_14_16/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.071ns (29.262%)  route 0.172ns (70.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.588ns
    Source Clock Delay      (SCD):    4.784ns
    Clock Pessimism Removal (CPR):    -0.336ns
  Clock Net Delay (Source):      2.081ns (routing 0.974ns, distribution 1.107ns)
  Clock Net Delay (Destination): 2.385ns (routing 1.071ns, distribution 1.314ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     1.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.644     2.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.238     2.679    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.703 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.081     4.784    <hidden>
    SLICE_X36Y158        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y158        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     4.855 r  <hidden>
                         net (fo=30, routed)          0.172     5.027    design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_31_14_16/ADDRD1
    SLICE_X37Y158        RAMD32                                       r  design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_31_14_16/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.271     2.175    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.203 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.385     4.588    design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_31_14_16/WCLK
    SLICE_X37Y158        RAMD32                                       r  design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_31_14_16/RAMC_D1/CLK
                         clock pessimism              0.336     4.924    
    SLICE_X37Y158        RAMD32 (Hold_G6LUT_SLICEM_CLK_WADR1)
                                                      0.093     5.017    design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_31_14_16/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -5.017    
                         arrival time                           5.027    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_31_14_16/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.071ns (29.262%)  route 0.172ns (70.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.588ns
    Source Clock Delay      (SCD):    4.784ns
    Clock Pessimism Removal (CPR):    -0.336ns
  Clock Net Delay (Source):      2.081ns (routing 0.974ns, distribution 1.107ns)
  Clock Net Delay (Destination): 2.385ns (routing 1.071ns, distribution 1.314ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     1.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.644     2.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.238     2.679    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.703 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.081     4.784    <hidden>
    SLICE_X36Y158        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y158        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     4.855 r  <hidden>
                         net (fo=30, routed)          0.172     5.027    design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_31_14_16/ADDRD1
    SLICE_X37Y158        RAMS32                                       r  design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_31_14_16/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.271     2.175    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.203 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.385     4.588    design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_31_14_16/WCLK
    SLICE_X37Y158        RAMS32                                       r  design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_31_14_16/RAMD/CLK
                         clock pessimism              0.336     4.924    
    SLICE_X37Y158        RAMS32 (Hold_H5LUT_SLICEM_CLK_ADR1)
                                                      0.093     5.017    design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_31_14_16/RAMD
  -------------------------------------------------------------------
                         required time                         -5.017    
                         arrival time                           5.027    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_31_14_16/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.071ns (29.262%)  route 0.172ns (70.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.588ns
    Source Clock Delay      (SCD):    4.784ns
    Clock Pessimism Removal (CPR):    -0.336ns
  Clock Net Delay (Source):      2.081ns (routing 0.974ns, distribution 1.107ns)
  Clock Net Delay (Destination): 2.385ns (routing 1.071ns, distribution 1.314ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     1.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.644     2.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.238     2.679    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.703 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.081     4.784    <hidden>
    SLICE_X36Y158        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y158        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     4.855 r  <hidden>
                         net (fo=30, routed)          0.172     5.027    design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_31_14_16/ADDRD1
    SLICE_X37Y158        RAMS32                                       r  design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_31_14_16/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.271     2.175    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.203 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.385     4.588    design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_31_14_16/WCLK
    SLICE_X37Y158        RAMS32                                       r  design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_31_14_16/RAMD_D1/CLK
                         clock pessimism              0.336     4.924    
    SLICE_X37Y158        RAMS32 (Hold_H6LUT_SLICEM_CLK_ADR1)
                                                      0.093     5.017    design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_31_14_16/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -5.017    
                         arrival time                           5.027    
  -------------------------------------------------------------------
                         slack                                  0.009    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         5.000       2.000      PS8_X0Y0      design_1_i/ps_e/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         5.000       2.000      PS8_X0Y0      design_1_i/ps_e/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     PS8/SAXIGP3RCLK     n/a            3.000         5.000       2.000      PS8_X0Y0      design_1_i/ps_e/inst/PS8_i/SAXIGP3RCLK
Min Period        n/a     PS8/SAXIGP3WCLK     n/a            3.000         5.000       2.000      PS8_X0Y0      design_1_i/ps_e/inst/PS8_i/SAXIGP3WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         5.000       3.261      RAMB36_X0Y17  <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         5.000       3.261      RAMB36_X0Y18  <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         5.000       3.261      RAMB36_X0Y15  <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         5.000       3.261      RAMB36_X0Y16  <hidden>
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         5.000       3.261      RAMB18_X3Y32  <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         5.000       3.261      RAMB36_X1Y2   <hidden>
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         2.500       1.000      PS8_X0Y0      design_1_i/ps_e/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         2.500       1.000      PS8_X0Y0      design_1_i/ps_e/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         2.500       1.000      PS8_X0Y0      design_1_i/ps_e/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         2.500       1.000      PS8_X0Y0      design_1_i/ps_e/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    PS8/SAXIGP3RCLK     n/a            1.500         2.500       1.000      PS8_X0Y0      design_1_i/ps_e/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Fast    PS8/SAXIGP3RCLK     n/a            1.500         2.500       1.000      PS8_X0Y0      design_1_i/ps_e/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Slow    PS8/SAXIGP3WCLK     n/a            1.500         2.500       1.000      PS8_X0Y0      design_1_i/ps_e/inst/PS8_i/SAXIGP3WCLK
Low Pulse Width   Fast    PS8/SAXIGP3WCLK     n/a            1.500         2.500       1.000      PS8_X0Y0      design_1_i/ps_e/inst/PS8_i/SAXIGP3WCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         2.500       1.927      SLICE_X9Y120  <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         2.500       1.927      SLICE_X9Y120  <hidden>
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         2.500       1.000      PS8_X0Y0      design_1_i/ps_e/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         2.500       1.000      PS8_X0Y0      design_1_i/ps_e/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         2.500       1.000      PS8_X0Y0      design_1_i/ps_e/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         2.500       1.000      PS8_X0Y0      design_1_i/ps_e/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    PS8/SAXIGP3RCLK     n/a            1.500         2.500       1.000      PS8_X0Y0      design_1_i/ps_e/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Fast    PS8/SAXIGP3RCLK     n/a            1.500         2.500       1.000      PS8_X0Y0      design_1_i/ps_e/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Slow    PS8/SAXIGP3WCLK     n/a            1.500         2.500       1.000      PS8_X0Y0      design_1_i/ps_e/inst/PS8_i/SAXIGP3WCLK
High Pulse Width  Fast    PS8/SAXIGP3WCLK     n/a            1.500         2.500       1.000      PS8_X0Y0      design_1_i/ps_e/inst/PS8_i/SAXIGP3WCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         2.500       1.927      SLICE_X9Y120  <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         2.500       1.927      SLICE_X9Y120  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clk_out6_design_1_clk_wiz_0_0
  To Clock:  clk_out6_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.677ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out6_design_1_clk_wiz_0_0 rise@2.500ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.096ns (4.535%)  route 2.021ns (95.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.506ns = ( 7.006 - 2.500 ) 
    Source Clock Delay      (SCD):    4.246ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.068ns (routing 0.916ns, distribution 1.152ns)
  Clock Net Delay (Destination): 1.823ns (routing 0.835ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.246     2.150    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.178 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       2.068     4.246    <hidden>
    SLICE_X27Y146        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y146        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.342 r  <hidden>
                         net (fo=1, routed)           2.021     6.363    <hidden>
    SLICE_X25Y146        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     2.500 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     4.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.644     4.941 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.218     5.159    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.183 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       1.823     7.006    <hidden>
    SLICE_X25Y146        FDRE                                         r  <hidden>
                         clock pessimism             -0.366     6.640    
                         clock uncertainty           -0.057     6.583    
    SLICE_X25Y146        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     6.610    <hidden>
  -------------------------------------------------------------------
                         required time                          6.610    
                         arrival time                          -6.363    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_A_B_DATA_INST/B[16]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out6_design_1_clk_wiz_0_0 rise@2.500ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.516ns  (logic 0.097ns (6.397%)  route 1.419ns (93.603%))
  Logic Levels:           0  
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 6.966 - 2.500 ) 
    Source Clock Delay      (SCD):    4.414ns
    Clock Pessimism Removal (CPR):    -0.424ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.236ns (routing 0.916ns, distribution 1.320ns)
  Clock Net Delay (Destination): 1.783ns (routing 0.835ns, distribution 0.948ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.246     2.150    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.178 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       2.236     4.414    <hidden>
    SLICE_X47Y165        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y165        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     4.511 r  <hidden>
                         net (fo=2, routed)           1.419     5.930    design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/B[16]
    DSP48E2_X1Y39        DSP_A_B_DATA                                 r  design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_A_B_DATA_INST/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     2.500 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     4.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.644     4.941 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.218     5.159    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.183 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       1.783     6.966    design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X1Y39        DSP_A_B_DATA                                 r  design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_A_B_DATA_INST/CLK
                         clock pessimism             -0.424     6.542    
                         clock uncertainty           -0.057     6.485    
    DSP48E2_X1Y39        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[16])
                                                     -0.291     6.194    design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.194    
                         arrival time                          -5.930    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.338ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_A_B_DATA_INST/B[12]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out6_design_1_clk_wiz_0_0 rise@2.500ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.419ns  (logic 0.097ns (6.835%)  route 1.322ns (93.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 6.966 - 2.500 ) 
    Source Clock Delay      (SCD):    4.429ns
    Clock Pessimism Removal (CPR):    -0.424ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.251ns (routing 0.916ns, distribution 1.335ns)
  Clock Net Delay (Destination): 1.783ns (routing 0.835ns, distribution 0.948ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.246     2.150    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.178 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       2.251     4.429    <hidden>
    SLICE_X46Y160        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y160        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     4.526 r  <hidden>
                         net (fo=2, routed)           1.322     5.848    design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/B[12]
    DSP48E2_X1Y39        DSP_A_B_DATA                                 r  design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_A_B_DATA_INST/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     2.500 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     4.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.644     4.941 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.218     5.159    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.183 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       1.783     6.966    design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X1Y39        DSP_A_B_DATA                                 r  design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_A_B_DATA_INST/CLK
                         clock pessimism             -0.424     6.542    
                         clock uncertainty           -0.057     6.485    
    DSP48E2_X1Y39        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[12])
                                                     -0.298     6.187    design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.187    
                         arrival time                          -5.848    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out6_design_1_clk_wiz_0_0 rise@2.500ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.903ns  (logic 0.096ns (5.046%)  route 1.807ns (94.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 6.988 - 2.500 ) 
    Source Clock Delay      (SCD):    4.292ns
    Clock Pessimism Removal (CPR):    -0.424ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.114ns (routing 0.916ns, distribution 1.198ns)
  Clock Net Delay (Destination): 1.805ns (routing 0.835ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.246     2.150    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.178 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       2.114     4.292    <hidden>
    SLICE_X30Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y138        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     4.388 r  <hidden>
                         net (fo=2, routed)           1.807     6.195    <hidden>
    SLICE_X23Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     2.500 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     4.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.644     4.941 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.218     5.159    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.183 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       1.805     6.988    <hidden>
    SLICE_X23Y21         FDRE                                         r  <hidden>
                         clock pessimism             -0.424     6.564    
                         clock uncertainty           -0.057     6.507    
    SLICE_X23Y21         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     6.534    <hidden>
  -------------------------------------------------------------------
                         required time                          6.534    
                         arrival time                          -6.195    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_A_B_DATA_INST/B[10]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out6_design_1_clk_wiz_0_0 rise@2.500ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.096ns (6.788%)  route 1.318ns (93.212%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 6.966 - 2.500 ) 
    Source Clock Delay      (SCD):    4.429ns
    Clock Pessimism Removal (CPR):    -0.424ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.251ns (routing 0.916ns, distribution 1.335ns)
  Clock Net Delay (Destination): 1.783ns (routing 0.835ns, distribution 0.948ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.246     2.150    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.178 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       2.251     4.429    <hidden>
    SLICE_X46Y160        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y160        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     4.525 r  <hidden>
                         net (fo=2, routed)           1.318     5.843    design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/B[10]
    DSP48E2_X1Y39        DSP_A_B_DATA                                 r  design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_A_B_DATA_INST/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     2.500 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     4.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.644     4.941 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.218     5.159    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.183 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       1.783     6.966    design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X1Y39        DSP_A_B_DATA                                 r  design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_A_B_DATA_INST/CLK
                         clock pessimism             -0.424     6.542    
                         clock uncertainty           -0.057     6.485    
    DSP48E2_X1Y39        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[10])
                                                     -0.299     6.186    design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.186    
                         arrival time                          -5.843    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_A_B_DATA_INST/B[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out6_design_1_clk_wiz_0_0 rise@2.500ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.388ns  (logic 0.097ns (6.991%)  route 1.291ns (93.009%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 6.966 - 2.500 ) 
    Source Clock Delay      (SCD):    4.429ns
    Clock Pessimism Removal (CPR):    -0.424ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.251ns (routing 0.916ns, distribution 1.335ns)
  Clock Net Delay (Destination): 1.783ns (routing 0.835ns, distribution 0.948ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.246     2.150    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.178 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       2.251     4.429    <hidden>
    SLICE_X46Y160        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y160        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     4.526 r  <hidden>
                         net (fo=2, routed)           1.291     5.817    design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/B[11]
    DSP48E2_X1Y39        DSP_A_B_DATA                                 r  design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_A_B_DATA_INST/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     2.500 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     4.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.644     4.941 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.218     5.159    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.183 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       1.783     6.966    design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X1Y39        DSP_A_B_DATA                                 r  design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_A_B_DATA_INST/CLK
                         clock pessimism             -0.424     6.542    
                         clock uncertainty           -0.057     6.485    
    DSP48E2_X1Y39        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[11])
                                                     -0.305     6.180    design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.180    
                         arrival time                          -5.817    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.368ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_A_B_DATA_INST/B[15]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out6_design_1_clk_wiz_0_0 rise@2.500ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.098ns (6.918%)  route 1.319ns (93.082%))
  Logic Levels:           0  
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 6.966 - 2.500 ) 
    Source Clock Delay      (SCD):    4.414ns
    Clock Pessimism Removal (CPR):    -0.424ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.236ns (routing 0.916ns, distribution 1.320ns)
  Clock Net Delay (Destination): 1.783ns (routing 0.835ns, distribution 0.948ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.246     2.150    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.178 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       2.236     4.414    <hidden>
    SLICE_X47Y165        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y165        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     4.512 r  <hidden>
                         net (fo=2, routed)           1.319     5.830    design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/B[15]
    DSP48E2_X1Y39        DSP_A_B_DATA                                 r  design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_A_B_DATA_INST/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     2.500 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     4.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.644     4.941 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.218     5.159    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.183 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       1.783     6.966    design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X1Y39        DSP_A_B_DATA                                 r  design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_A_B_DATA_INST/CLK
                         clock pessimism             -0.424     6.542    
                         clock uncertainty           -0.057     6.485    
    DSP48E2_X1Y39        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[15])
                                                     -0.286     6.199    design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.199    
                         arrival time                          -5.830    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[4].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out6_design_1_clk_wiz_0_0 rise@2.500ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 0.266ns (14.022%)  route 1.631ns (85.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.504ns = ( 7.004 - 2.500 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    -0.424ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.091ns (routing 0.916ns, distribution 1.175ns)
  Clock Net Delay (Destination): 1.821ns (routing 0.835ns, distribution 0.986ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.246     2.150    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.178 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       2.091     4.269    design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[4].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X1Y33        DSP_OUTPUT                                   r  design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[4].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y33        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[44])
                                                      0.266     4.535 r  design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[4].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[2].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/P[44]
                         net (fo=1, routed)           1.631     6.166    <hidden>
    SLICE_X19Y155        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     2.500 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     4.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.644     4.941 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.218     5.159    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.183 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       1.821     7.004    <hidden>
    SLICE_X19Y155        FDRE                                         r  <hidden>
                         clock pessimism             -0.424     6.580    
                         clock uncertainty           -0.057     6.523    
    SLICE_X19Y155        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.027     6.550    <hidden>
  -------------------------------------------------------------------
                         required time                          6.550    
                         arrival time                          -6.166    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_A_B_DATA_INST/B[14]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out6_design_1_clk_wiz_0_0 rise@2.500ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.094ns (6.826%)  route 1.283ns (93.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 6.971 - 2.500 ) 
    Source Clock Delay      (SCD):    4.421ns
    Clock Pessimism Removal (CPR):    -0.424ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.243ns (routing 0.916ns, distribution 1.327ns)
  Clock Net Delay (Destination): 1.788ns (routing 0.835ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.246     2.150    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.178 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       2.243     4.421    <hidden>
    SLICE_X48Y144        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y144        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     4.515 r  <hidden>
                         net (fo=2, routed)           1.283     5.798    design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/B[14]
    DSP48E2_X1Y41        DSP_A_B_DATA                                 r  design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_A_B_DATA_INST/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     2.500 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     4.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.644     4.941 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.218     5.159    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.183 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       1.788     6.971    design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X1Y41        DSP_A_B_DATA                                 r  design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_A_B_DATA_INST/CLK
                         clock pessimism             -0.424     6.547    
                         clock uncertainty           -0.057     6.490    
    DSP48E2_X1Y41        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[14])
                                                     -0.298     6.192    design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.192    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_A_B_DATA_INST/B[16]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out6_design_1_clk_wiz_0_0 rise@2.500ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.380ns  (logic 0.093ns (6.739%)  route 1.287ns (93.261%))
  Logic Levels:           0  
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 6.971 - 2.500 ) 
    Source Clock Delay      (SCD):    4.421ns
    Clock Pessimism Removal (CPR):    -0.424ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.243ns (routing 0.916ns, distribution 1.327ns)
  Clock Net Delay (Destination): 1.788ns (routing 0.835ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.246     2.150    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.178 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       2.243     4.421    <hidden>
    SLICE_X48Y144        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y144        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     4.514 r  <hidden>
                         net (fo=2, routed)           1.287     5.801    design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/B[16]
    DSP48E2_X1Y41        DSP_A_B_DATA                                 r  design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_A_B_DATA_INST/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     2.500 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     4.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.644     4.941 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.218     5.159    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.183 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       1.788     6.971    design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X1Y41        DSP_A_B_DATA                                 r  design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_A_B_DATA_INST/CLK
                         clock pessimism             -0.424     6.547    
                         clock uncertainty           -0.057     6.490    
    DSP48E2_X1Y41        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[16])
                                                     -0.291     6.199    design_1_i/DPUCZDX8G_1/inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.199    
                         arrival time                          -5.801    
  -------------------------------------------------------------------
                         slack                                  0.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out6_design_1_clk_wiz_0_0 rise@0.000ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.070ns (39.326%)  route 0.108ns (60.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.376ns
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Net Delay (Source):      1.943ns (routing 0.835ns, distribution 1.108ns)
  Clock Net Delay (Destination): 2.198ns (routing 0.916ns, distribution 1.282ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     1.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.644     2.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.218     2.659    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.683 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       1.943     4.626    <hidden>
    SLICE_X45Y108        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.070     4.696 r  <hidden>
                         net (fo=1, routed)           0.108     4.804    <hidden>
    SLICE_X43Y108        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.246     2.150    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.178 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       2.198     4.376    <hidden>
    SLICE_X43Y108        FDRE                                         r  <hidden>
                         clock pessimism              0.365     4.741    
    SLICE_X43Y108        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.053     4.794    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.794    
                         arrival time                           4.804    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out6_design_1_clk_wiz_0_0 rise@0.000ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.069ns (37.705%)  route 0.114ns (62.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.355ns
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Net Delay (Source):      1.875ns (routing 0.835ns, distribution 1.040ns)
  Clock Net Delay (Destination): 2.177ns (routing 0.916ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     1.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.644     2.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.218     2.659    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.683 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       1.875     4.558    <hidden>
    SLICE_X36Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     4.627 r  <hidden>
                         net (fo=1, routed)           0.114     4.741    <hidden>
    SLICE_X37Y82         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.246     2.150    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.178 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       2.177     4.355    <hidden>
    SLICE_X37Y82         SRL16E                                       r  <hidden>
                         clock pessimism              0.364     4.719    
    SLICE_X37Y82         SRL16E (Hold_E6LUT_SLICEM_CLK_D)
                                                      0.012     4.731    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.731    
                         arrival time                           4.741    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out6_design_1_clk_wiz_0_0 rise@0.000ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.071ns (41.040%)  route 0.102ns (58.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.376ns
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Net Delay (Source):      1.950ns (routing 0.835ns, distribution 1.115ns)
  Clock Net Delay (Destination): 2.198ns (routing 0.916ns, distribution 1.282ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     1.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.644     2.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.218     2.659    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.683 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       1.950     4.633    <hidden>
    SLICE_X47Y65         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     4.704 r  <hidden>
                         net (fo=1, routed)           0.102     4.806    <hidden>
    SLICE_X46Y65         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.246     2.150    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.178 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       2.198     4.376    <hidden>
    SLICE_X46Y65         FDRE                                         r  <hidden>
                         clock pessimism              0.365     4.741    
    SLICE_X46Y65         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     4.796    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.796    
                         arrival time                           4.806    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out6_design_1_clk_wiz_0_0 rise@0.000ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.071ns (28.745%)  route 0.176ns (71.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.416ns
    Source Clock Delay      (SCD):    4.596ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Net Delay (Source):      1.913ns (routing 0.835ns, distribution 1.078ns)
  Clock Net Delay (Destination): 2.238ns (routing 0.916ns, distribution 1.322ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     1.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.644     2.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.218     2.659    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.683 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       1.913     4.596    <hidden>
    SLICE_X41Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.071     4.667 r  <hidden>
                         net (fo=1, routed)           0.176     4.843    <hidden>
    SLICE_X42Y86         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.246     2.150    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.178 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       2.238     4.416    <hidden>
    SLICE_X42Y86         SRL16E                                       r  <hidden>
                         clock pessimism              0.365     4.781    
    SLICE_X42Y86         SRL16E (Hold_E5LUT_SLICEM_CLK_D)
                                                      0.052     4.833    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.833    
                         arrival time                           4.843    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out6_design_1_clk_wiz_0_0 rise@0.000ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.072ns (37.656%)  route 0.119ns (62.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.409ns
    Source Clock Delay      (SCD):    4.644ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Net Delay (Source):      1.961ns (routing 0.835ns, distribution 1.126ns)
  Clock Net Delay (Destination): 2.231ns (routing 0.916ns, distribution 1.315ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     1.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.644     2.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.218     2.659    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.683 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       1.961     4.644    <hidden>
    SLICE_X39Y157        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y157        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.072     4.716 r  <hidden>
                         net (fo=2, routed)           0.119     4.835    <hidden>
    SLICE_X41Y157        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.246     2.150    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.178 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       2.231     4.409    <hidden>
    SLICE_X41Y157        FDRE                                         r  <hidden>
                         clock pessimism              0.361     4.770    
    SLICE_X41Y157        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.055     4.825    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.825    
                         arrival time                           4.835    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out6_design_1_clk_wiz_0_0 rise@0.000ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.070ns (38.674%)  route 0.111ns (61.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.244ns
    Source Clock Delay      (SCD):    4.499ns
    Clock Pessimism Removal (CPR):    -0.371ns
  Clock Net Delay (Source):      1.816ns (routing 0.835ns, distribution 0.981ns)
  Clock Net Delay (Destination): 2.066ns (routing 0.916ns, distribution 1.150ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     1.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.644     2.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.218     2.659    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.683 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       1.816     4.499    <hidden>
    SLICE_X11Y101        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.070     4.569 r  <hidden>
                         net (fo=1, routed)           0.111     4.680    <hidden>
    SLICE_X10Y101        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.246     2.150    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.178 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       2.066     4.244    <hidden>
    SLICE_X10Y101        FDRE                                         r  <hidden>
                         clock pessimism              0.371     4.614    
    SLICE_X10Y101        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.055     4.669    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.669    
                         arrival time                           4.680    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out6_design_1_clk_wiz_0_0 rise@0.000ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.071ns (29.796%)  route 0.167ns (70.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.397ns
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Net Delay (Source):      1.958ns (routing 0.835ns, distribution 1.123ns)
  Clock Net Delay (Destination): 2.219ns (routing 0.916ns, distribution 1.303ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     1.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.644     2.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.218     2.659    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.683 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       1.958     4.641    <hidden>
    SLICE_X45Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.071     4.712 r  <hidden>
                         net (fo=2, routed)           0.167     4.879    <hidden>
    SLICE_X43Y59         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.246     2.150    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.178 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       2.219     4.397    <hidden>
    SLICE_X43Y59         FDRE                                         r  <hidden>
                         clock pessimism              0.419     4.816    
    SLICE_X43Y59         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.053     4.869    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.869    
                         arrival time                           4.879    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_design_1_clk_wiz_0_0 rise@0.000ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    2.511ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Net Delay (Source):      1.107ns (routing 0.462ns, distribution 0.645ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.514ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.019     1.019    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     1.249 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     1.387    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.404 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       1.107     2.511    <hidden>
    SLICE_X45Y107        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y107        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     2.550 r  <hidden>
                         net (fo=1, routed)           0.056     2.606    <hidden>
    SLICE_X45Y106        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.143     1.143    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     0.848 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     1.006    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.025 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       1.266     2.291    <hidden>
    SLICE_X45Y106        SRL16E                                       r  <hidden>
                         clock pessimism              0.258     2.549    
    SLICE_X45Y106        SRL16E (Hold_A5LUT_SLICEM_CLK_D)
                                                      0.046     2.595    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.595    
                         arrival time                           2.606    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out6_design_1_clk_wiz_0_0 rise@0.000ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.069ns (34.158%)  route 0.133ns (65.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.458ns
    Source Clock Delay      (SCD):    4.674ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Net Delay (Source):      1.991ns (routing 0.835ns, distribution 1.156ns)
  Clock Net Delay (Destination): 2.280ns (routing 0.916ns, distribution 1.364ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     1.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.644     2.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.218     2.659    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.683 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       1.991     4.674    <hidden>
    SLICE_X47Y169        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y169        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     4.743 r  <hidden>
                         net (fo=1, routed)           0.133     4.876    <hidden>
    SLICE_X48Y169        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.246     2.150    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.178 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       2.280     4.458    <hidden>
    SLICE_X48Y169        SRL16E                                       r  <hidden>
                         clock pessimism              0.361     4.819    
    SLICE_X48Y169        SRL16E (Hold_G5LUT_SLICEM_CLK_D)
                                                      0.046     4.865    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.865    
                         arrival time                           4.876    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out6_design_1_clk_wiz_0_0 rise@0.000ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.069ns (33.014%)  route 0.140ns (66.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.418ns
    Source Clock Delay      (SCD):    4.631ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Net Delay (Source):      1.948ns (routing 0.835ns, distribution 1.113ns)
  Clock Net Delay (Destination): 2.240ns (routing 0.916ns, distribution 1.324ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     1.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.644     2.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.218     2.659    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.683 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       1.948     4.631    <hidden>
    SLICE_X42Y71         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.069     4.700 r  <hidden>
                         net (fo=1, routed)           0.140     4.840    <hidden>
    SLICE_X40Y71         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.246     2.150    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.178 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       2.240     4.418    <hidden>
    SLICE_X40Y71         SRL16E                                       r  <hidden>
                         clock pessimism              0.365     4.783    
    SLICE_X40Y71         SRL16E (Hold_G5LUT_SLICEM_CLK_D)
                                                      0.046     4.829    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.829    
                         arrival time                           4.840    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out6_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.499         2.500       1.001      BUFGCE_X0Y20   design_1_i/clk_wiz_0/inst/clkout6_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT5  n/a            1.250         2.500       1.250      MMCM_X0Y0      design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
Min Period        n/a     SRL16E/CLK          n/a            1.146         2.500       1.354      SLICE_X45Y101  <hidden>
Min Period        n/a     SRL16E/CLK          n/a            1.146         2.500       1.354      SLICE_X45Y101  <hidden>
Min Period        n/a     SRL16E/CLK          n/a            1.146         2.500       1.354      SLICE_X45Y101  <hidden>
Min Period        n/a     SRL16E/CLK          n/a            1.146         2.500       1.354      SLICE_X45Y101  <hidden>
Min Period        n/a     SRL16E/CLK          n/a            1.146         2.500       1.354      SLICE_X45Y101  <hidden>
Min Period        n/a     SRL16E/CLK          n/a            1.146         2.500       1.354      SLICE_X45Y101  <hidden>
Min Period        n/a     SRL16E/CLK          n/a            1.146         2.500       1.354      SLICE_X45Y101  <hidden>
Min Period        n/a     SRL16E/CLK          n/a            1.146         2.500       1.354      SLICE_X45Y101  <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.250       0.677      SLICE_X45Y101  <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         1.250       0.677      SLICE_X45Y101  <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.250       0.677      SLICE_X45Y101  <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         1.250       0.677      SLICE_X45Y101  <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.250       0.677      SLICE_X45Y101  <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         1.250       0.677      SLICE_X45Y101  <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.250       0.677      SLICE_X45Y101  <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         1.250       0.677      SLICE_X45Y101  <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.250       0.677      SLICE_X45Y101  <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         1.250       0.677      SLICE_X45Y101  <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         1.250       0.677      SLICE_X45Y101  <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         1.250       0.677      SLICE_X45Y101  <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         1.250       0.677      SLICE_X45Y101  <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         1.250       0.677      SLICE_X45Y101  <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         1.250       0.677      SLICE_X45Y101  <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         1.250       0.677      SLICE_X45Y101  <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         1.250       0.677      SLICE_X45Y101  <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         1.250       0.677      SLICE_X45Y101  <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         1.250       0.677      SLICE_X45Y101  <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         1.250       0.677      SLICE_X45Y101  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_design_1_clk_wiz_0_0
  To Clock:  clk_out4_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.709ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.709ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_valid_i_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@10.000ns - clk_out5_design_1_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        2.850ns  (logic 0.295ns (10.349%)  route 2.555ns (89.651%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.666ns = ( 14.666 - 10.000 ) 
    Source Clock Delay      (SCD):    4.409ns = ( 9.409 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.206ns (routing 1.071ns, distribution 1.135ns)
  Clock Net Delay (Destination): 1.963ns (routing 0.975ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     5.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     7.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.106     6.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.271     7.175    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.203 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.206     9.409    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/s_ready_i_reg_1
    SLICE_X7Y138         FDSE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_valid_i_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138         FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     9.506 r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_valid_i_reg_inv/Q
                         net (fo=49, routed)          1.006    10.512    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_arvalid_0[0]
    SLICE_X5Y137         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.098    10.610 f  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           1.481    12.091    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/s_axi_arvalid
    SLICE_X5Y141         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.100    12.191 r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state[1]_i_1__0/O
                         net (fo=1, routed)           0.068    12.259    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state[1]_i_1__0_n_0
    SLICE_X5Y141         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000    10.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797    11.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    12.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238    12.679    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.703 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.963    14.666    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/out
    SLICE_X5Y141         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[1]/C
                         clock pessimism             -0.537    14.129    
                         clock uncertainty           -0.188    13.941    
    SLICE_X5Y141         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027    13.968    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.968    
                         arrival time                         -12.259    
  -------------------------------------------------------------------
                         slack                                  1.709    

Slack (MET) :             1.734ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_valid_i_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@10.000ns - clk_out5_design_1_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        2.825ns  (logic 0.313ns (11.078%)  route 2.512ns (88.922%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.666ns = ( 14.666 - 10.000 ) 
    Source Clock Delay      (SCD):    4.409ns = ( 9.409 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.206ns (routing 1.071ns, distribution 1.135ns)
  Clock Net Delay (Destination): 1.963ns (routing 0.975ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     5.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     7.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.106     6.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.271     7.175    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.203 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.206     9.409    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/s_ready_i_reg_1
    SLICE_X7Y138         FDSE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_valid_i_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138         FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     9.506 f  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_valid_i_reg_inv/Q
                         net (fo=49, routed)          1.006    10.512    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_arvalid_0[0]
    SLICE_X5Y137         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.098    10.610 r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           1.481    12.091    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/s_axi_arvalid
    SLICE_X5Y141         LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.118    12.209 r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state[2]_i_1__0/O
                         net (fo=1, routed)           0.025    12.234    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state[2]_i_1__0_n_0
    SLICE_X5Y141         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000    10.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797    11.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    12.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238    12.679    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.703 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.963    14.666    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/out
    SLICE_X5Y141         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[2]/C
                         clock pessimism             -0.537    14.129    
                         clock uncertainty           -0.188    13.941    
    SLICE_X5Y141         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    13.968    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[2]
  -------------------------------------------------------------------
                         required time                         13.968    
                         arrival time                         -12.234    
  -------------------------------------------------------------------
                         slack                                  1.734    

Slack (MET) :             1.984ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@10.000ns - clk_out5_design_1_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        2.497ns  (logic 0.247ns (9.890%)  route 2.250ns (90.110%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns = ( 14.674 - 10.000 ) 
    Source Clock Delay      (SCD):    4.423ns = ( 9.423 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.220ns (routing 1.071ns, distribution 1.149ns)
  Clock Net Delay (Destination): 1.971ns (routing 0.975ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     5.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     7.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.106     6.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.271     7.175    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.203 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.220     9.423    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/out
    SLICE_X6Y137         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     9.519 r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=70, routed)          0.895    10.415    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X9Y136         LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.151    10.566 r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[66]_i_1__0/O
                         net (fo=65, routed)          1.355    11.921    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X1Y131         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000    10.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797    11.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    12.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238    12.679    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.703 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.971    14.674    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X1Y131         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[23]/C
                         clock pessimism             -0.537    14.137    
                         clock uncertainty           -0.188    13.949    
    SLICE_X1Y131         FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.044    13.905    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[23]
  -------------------------------------------------------------------
                         required time                         13.905    
                         arrival time                         -11.921    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             1.984ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[53]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@10.000ns - clk_out5_design_1_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        2.497ns  (logic 0.247ns (9.890%)  route 2.250ns (90.110%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns = ( 14.674 - 10.000 ) 
    Source Clock Delay      (SCD):    4.423ns = ( 9.423 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.220ns (routing 1.071ns, distribution 1.149ns)
  Clock Net Delay (Destination): 1.971ns (routing 0.975ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     5.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     7.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.106     6.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.271     7.175    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.203 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.220     9.423    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/out
    SLICE_X6Y137         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     9.519 r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=70, routed)          0.895    10.415    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X9Y136         LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.151    10.566 r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[66]_i_1__0/O
                         net (fo=65, routed)          1.355    11.921    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X1Y131         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000    10.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797    11.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    12.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238    12.679    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.703 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.971    14.674    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X1Y131         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[53]/C
                         clock pessimism             -0.537    14.137    
                         clock uncertainty           -0.188    13.949    
    SLICE_X1Y131         FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.044    13.905    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[53]
  -------------------------------------------------------------------
                         required time                         13.905    
                         arrival time                         -11.921    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             1.989ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@10.000ns - clk_out5_design_1_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        2.492ns  (logic 0.247ns (9.910%)  route 2.245ns (90.090%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.673ns = ( 14.673 - 10.000 ) 
    Source Clock Delay      (SCD):    4.423ns = ( 9.423 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.220ns (routing 1.071ns, distribution 1.149ns)
  Clock Net Delay (Destination): 1.970ns (routing 0.975ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     5.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     7.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.106     6.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.271     7.175    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.203 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.220     9.423    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/out
    SLICE_X6Y137         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     9.519 r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=70, routed)          0.895    10.415    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X9Y136         LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.151    10.566 r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[66]_i_1__0/O
                         net (fo=65, routed)          1.350    11.916    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X2Y131         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000    10.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797    11.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    12.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238    12.679    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.703 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.970    14.673    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X2Y131         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[21]/C
                         clock pessimism             -0.537    14.136    
                         clock uncertainty           -0.188    13.948    
    SLICE_X2Y131         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043    13.905    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[21]
  -------------------------------------------------------------------
                         required time                         13.905    
                         arrival time                         -11.916    
  -------------------------------------------------------------------
                         slack                                  1.989    

Slack (MET) :             1.989ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@10.000ns - clk_out5_design_1_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        2.492ns  (logic 0.247ns (9.910%)  route 2.245ns (90.090%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.673ns = ( 14.673 - 10.000 ) 
    Source Clock Delay      (SCD):    4.423ns = ( 9.423 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.220ns (routing 1.071ns, distribution 1.149ns)
  Clock Net Delay (Destination): 1.970ns (routing 0.975ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     5.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     7.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.106     6.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.271     7.175    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.203 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.220     9.423    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/out
    SLICE_X6Y137         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     9.519 r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=70, routed)          0.895    10.415    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X9Y136         LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.151    10.566 r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[66]_i_1__0/O
                         net (fo=65, routed)          1.350    11.916    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X2Y131         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000    10.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797    11.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    12.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238    12.679    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.703 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.970    14.673    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X2Y131         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[24]/C
                         clock pessimism             -0.537    14.136    
                         clock uncertainty           -0.188    13.948    
    SLICE_X2Y131         FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.043    13.905    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[24]
  -------------------------------------------------------------------
                         required time                         13.905    
                         arrival time                         -11.916    
  -------------------------------------------------------------------
                         slack                                  1.989    

Slack (MET) :             1.989ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@10.000ns - clk_out5_design_1_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        2.492ns  (logic 0.247ns (9.910%)  route 2.245ns (90.090%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.673ns = ( 14.673 - 10.000 ) 
    Source Clock Delay      (SCD):    4.423ns = ( 9.423 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.220ns (routing 1.071ns, distribution 1.149ns)
  Clock Net Delay (Destination): 1.970ns (routing 0.975ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     5.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     7.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.106     6.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.271     7.175    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.203 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.220     9.423    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/out
    SLICE_X6Y137         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     9.519 r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=70, routed)          0.895    10.415    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X9Y136         LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.151    10.566 r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[66]_i_1__0/O
                         net (fo=65, routed)          1.350    11.916    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X2Y131         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000    10.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797    11.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    12.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238    12.679    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.703 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.970    14.673    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X2Y131         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[35]/C
                         clock pessimism             -0.537    14.136    
                         clock uncertainty           -0.188    13.948    
    SLICE_X2Y131         FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.043    13.905    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[35]
  -------------------------------------------------------------------
                         required time                         13.905    
                         arrival time                         -11.916    
  -------------------------------------------------------------------
                         slack                                  1.989    

Slack (MET) :             1.989ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@10.000ns - clk_out5_design_1_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        2.492ns  (logic 0.247ns (9.910%)  route 2.245ns (90.090%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.673ns = ( 14.673 - 10.000 ) 
    Source Clock Delay      (SCD):    4.423ns = ( 9.423 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.220ns (routing 1.071ns, distribution 1.149ns)
  Clock Net Delay (Destination): 1.970ns (routing 0.975ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     5.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     7.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.106     6.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.271     7.175    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.203 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.220     9.423    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/out
    SLICE_X6Y137         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     9.519 r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=70, routed)          0.895    10.415    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X9Y136         LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.151    10.566 r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[66]_i_1__0/O
                         net (fo=65, routed)          1.350    11.916    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X2Y131         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000    10.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797    11.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    12.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238    12.679    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.703 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.970    14.673    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X2Y131         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[36]/C
                         clock pessimism             -0.537    14.136    
                         clock uncertainty           -0.188    13.948    
    SLICE_X2Y131         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.043    13.905    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[36]
  -------------------------------------------------------------------
                         required time                         13.905    
                         arrival time                         -11.916    
  -------------------------------------------------------------------
                         slack                                  1.989    

Slack (MET) :             2.077ns  (required time - arrival time)
  Source:                 design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/ar.ar_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@10.000ns - clk_out5_design_1_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        2.406ns  (logic 0.275ns (11.431%)  route 2.131ns (88.569%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.654ns = ( 14.654 - 10.000 ) 
    Source Clock Delay      (SCD):    4.404ns = ( 9.404 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.201ns (routing 1.071ns, distribution 1.130ns)
  Clock Net Delay (Destination): 1.951ns (routing 0.975ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     5.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     7.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.106     6.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.271     7.175    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.203 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.201     9.404    design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/ar.ar_pipe/aclk
    SLICE_X12Y145        FDRE                                         r  design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/ar.ar_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y145        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     9.502 r  design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/ar.ar_pipe/s_ready_i_reg/Q
                         net (fo=7, routed)           0.981    10.483    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/m_axi_arready
    SLICE_X6Y152         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177    10.660 r  design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[14]_i_1__0/O
                         net (fo=12, routed)          1.150    11.809    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X9Y146         FDRE                                         r  design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000    10.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797    11.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    12.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238    12.679    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.703 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.951    14.654    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X9Y146         FDRE                                         r  design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[12]/C
                         clock pessimism             -0.537    14.117    
                         clock uncertainty           -0.188    13.929    
    SLICE_X9Y146         FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.043    13.886    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[12]
  -------------------------------------------------------------------
                         required time                         13.886    
                         arrival time                         -11.809    
  -------------------------------------------------------------------
                         slack                                  2.077    

Slack (MET) :             2.077ns  (required time - arrival time)
  Source:                 design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/ar.ar_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@10.000ns - clk_out5_design_1_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        2.407ns  (logic 0.275ns (11.426%)  route 2.132ns (88.574%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.654ns = ( 14.654 - 10.000 ) 
    Source Clock Delay      (SCD):    4.404ns = ( 9.404 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.201ns (routing 1.071ns, distribution 1.130ns)
  Clock Net Delay (Destination): 1.951ns (routing 0.975ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     5.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     7.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.106     6.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.271     7.175    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.203 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.201     9.404    design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/ar.ar_pipe/aclk
    SLICE_X12Y145        FDRE                                         r  design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/ar.ar_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y145        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     9.502 r  design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/ar.ar_pipe/s_ready_i_reg/Q
                         net (fo=7, routed)           0.981    10.483    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/m_axi_arready
    SLICE_X6Y152         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177    10.660 r  design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[14]_i_1__0/O
                         net (fo=12, routed)          1.151    11.810    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X9Y146         FDRE                                         r  design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000    10.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797    11.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    12.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238    12.679    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.703 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.951    14.654    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X9Y146         FDRE                                         r  design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[3]/C
                         clock pessimism             -0.537    14.117    
                         clock uncertainty           -0.188    13.929    
    SLICE_X9Y146         FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.042    13.887    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[3]
  -------------------------------------------------------------------
                         required time                         13.887    
                         arrival time                         -11.810    
  -------------------------------------------------------------------
                         slack                                  2.077    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/r.r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.053ns (11.572%)  route 0.405ns (88.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    2.526ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.107ns (routing 0.540ns, distribution 0.567ns)
  Clock Net Delay (Destination): 1.248ns (routing 0.599ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.019     1.019    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.230     1.249 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.153     1.402    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.419 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.107     2.526    design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/r.r_pipe/aclk
    SLICE_X11Y148        FDRE                                         r  design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/r.r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y148        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.565 r  design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/r.r_pipe/m_valid_i_reg/Q
                         net (fo=5, routed)           0.387     2.952    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/m_axi_rvalid
    SLICE_X7Y153         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.014     2.966 r  design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1__3/O
                         net (fo=1, routed)           0.018     2.984    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1__3_n_0
    SLICE_X7Y153         FDRE                                         r  design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.143     1.143    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.848 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     1.021    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.040 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.248     2.288    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X7Y153         FDRE                                         r  design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
                         clock pessimism              0.401     2.689    
                         clock uncertainty            0.188     2.877    
    SLICE_X7Y153         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     2.923    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg
  -------------------------------------------------------------------
                         required time                         -2.923    
                         arrival time                           2.984    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.039ns (8.501%)  route 0.420ns (91.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    2.530ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.111ns (routing 0.540ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.250ns (routing 0.599ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.019     1.019    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.230     1.249 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.153     1.402    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.419 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.111     2.530    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[7]_0
    SLICE_X12Y144        FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y144        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.569 r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[6]/Q
                         net (fo=3, routed)           0.420     2.988    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/D[7]
    SLICE_X10Y144        FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.143     1.143    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.848 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     1.021    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.040 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.250     2.290    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X10Y144        FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[7]/C
                         clock pessimism              0.401     2.691    
                         clock uncertainty            0.188     2.879    
    SLICE_X10Y144        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     2.925    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.925    
                         arrival time                           2.988    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.040ns (8.909%)  route 0.409ns (91.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.123ns (routing 0.540ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.251ns (routing 0.599ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.019     1.019    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.230     1.249 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.153     1.402    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.419 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.123     2.542    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/s_ready_i_reg_1
    SLICE_X7Y122         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y122         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     2.582 r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.409     2.991    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/D[42]
    SLICE_X3Y124         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.143     1.143    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.848 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     1.021    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.040 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.251     2.291    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/out
    SLICE_X3Y124         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[42]/C
                         clock pessimism              0.401     2.692    
                         clock uncertainty            0.188     2.880    
    SLICE_X3Y124         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     2.927    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[42]
  -------------------------------------------------------------------
                         required time                         -2.927    
                         arrival time                           2.991    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.040ns (8.830%)  route 0.413ns (91.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.293ns
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.123ns (routing 0.540ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.253ns (routing 0.599ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.019     1.019    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.230     1.249 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.153     1.402    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.419 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.123     2.542    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/s_ready_i_reg_1
    SLICE_X7Y122         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y122         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.582 r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[16]/Q
                         net (fo=1, routed)           0.413     2.995    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/D[45]
    SLICE_X7Y123         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.143     1.143    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.848 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     1.021    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.040 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.253     2.293    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/out
    SLICE_X7Y123         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[45]/C
                         clock pessimism              0.401     2.694    
                         clock uncertainty            0.188     2.882    
    SLICE_X7Y123         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.929    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[45]
  -------------------------------------------------------------------
                         required time                         -2.929    
                         arrival time                           2.995    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.040ns (8.351%)  route 0.439ns (91.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    2.529ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.110ns (routing 0.540ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.265ns (routing 0.599ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.019     1.019    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.230     1.249 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.153     1.402    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.419 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.110     2.529    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/s_ready_i_reg_1
    SLICE_X2Y121         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.569 r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[3]/Q
                         net (fo=1, routed)           0.439     3.008    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/D[32]
    SLICE_X2Y122         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.143     1.143    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.848 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     1.021    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.040 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.265     2.305    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/out
    SLICE_X2Y122         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[32]/C
                         clock pessimism              0.401     2.706    
                         clock uncertainty            0.188     2.893    
    SLICE_X2Y122         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     2.939    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[32]
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.039ns (8.125%)  route 0.441ns (91.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    2.529ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.110ns (routing 0.540ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.263ns (routing 0.599ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.019     1.019    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.230     1.249 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.153     1.402    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.419 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.110     2.529    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/s_ready_i_reg_1
    SLICE_X4Y129         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     2.568 r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[21]/Q
                         net (fo=1, routed)           0.441     3.009    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/D[50]
    SLICE_X2Y130         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.143     1.143    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.848 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     1.021    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.040 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.263     2.303    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/out
    SLICE_X2Y130         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[50]/C
                         clock pessimism              0.401     2.704    
                         clock uncertainty            0.188     2.891    
    SLICE_X2Y130         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     2.937    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[50]
  -------------------------------------------------------------------
                         required time                         -2.937    
                         arrival time                           3.009    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/r.r_pipe/m_payload_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.039ns (8.316%)  route 0.430ns (91.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    2.528ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.109ns (routing 0.540ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.599ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.019     1.019    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.230     1.249 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.153     1.402    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.419 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.109     2.528    design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/r.r_pipe/aclk
    SLICE_X10Y160        FDRE                                         r  design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/r.r_pipe/m_payload_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y160        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.567 r  design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/r.r_pipe/m_payload_i_reg[15]/Q
                         net (fo=1, routed)           0.430     2.997    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[17]
    SLICE_X10Y158        FDRE                                         r  design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.143     1.143    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.848 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     1.021    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.040 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.249     2.289    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X10Y158        FDRE                                         r  design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[17]/C
                         clock pessimism              0.401     2.690    
                         clock uncertainty            0.188     2.878    
    SLICE_X10Y158        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.925    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.925    
                         arrival time                           2.997    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/r.r_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.039ns (8.387%)  route 0.426ns (91.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    2.529ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.110ns (routing 0.540ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.247ns (routing 0.599ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.019     1.019    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.230     1.249 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.153     1.402    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.419 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.110     2.529    design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/r.r_pipe/aclk
    SLICE_X5Y157         FDRE                                         r  design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/r.r_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y157         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.568 r  design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/r.r_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.426     2.994    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[14]
    SLICE_X6Y159         FDRE                                         r  design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.143     1.143    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.848 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     1.021    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.040 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.247     2.287    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X6Y159         FDRE                                         r  design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[14]/C
                         clock pessimism              0.401     2.688    
                         clock uncertainty            0.188     2.876    
    SLICE_X6Y159         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.922    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.922    
                         arrival time                           2.994    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.053ns (11.241%)  route 0.418ns (88.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.100ns (routing 0.540ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.242ns (routing 0.599ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.019     1.019    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.230     1.249 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.153     1.402    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.419 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.100     2.519    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/out
    SLICE_X8Y152         FDRE                                         r  design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y152         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.558 r  design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=5, routed)           0.402     2.960    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X6Y152         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.014     2.974 r  design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_i_1__3/O
                         net (fo=1, routed)           0.016     2.990    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_i_1__3_n_0
    SLICE_X6Y152         FDRE                                         r  design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.143     1.143    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.848 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     1.021    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.040 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.242     2.282    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X6Y152         FDRE                                         r  design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/C
                         clock pessimism              0.401     2.683    
                         clock uncertainty            0.188     2.871    
    SLICE_X6Y152         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     2.917    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg
  -------------------------------------------------------------------
                         required time                         -2.917    
                         arrival time                           2.990    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/r.r_pipe/m_payload_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.039ns (8.298%)  route 0.431ns (91.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.292ns
    Source Clock Delay      (SCD):    2.531ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.112ns (routing 0.540ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.599ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.019     1.019    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.230     1.249 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.153     1.402    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.419 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.112     2.531    design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/r.r_pipe/aclk
    SLICE_X7Y160         FDRE                                         r  design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/r.r_pipe/m_payload_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y160         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.570 r  design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/r.r_pipe/m_payload_i_reg[14]/Q
                         net (fo=1, routed)           0.431     3.001    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[16]
    SLICE_X6Y160         FDRE                                         r  design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.143     1.143    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.848 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     1.021    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.040 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.252     2.292    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X6Y160         FDRE                                         r  design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[16]/C
                         clock pessimism              0.401     2.693    
                         clock uncertainty            0.188     2.881    
    SLICE_X6Y160         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.927    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.927    
                         arrival time                           3.001    
  -------------------------------------------------------------------
                         slack                                  0.073    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_design_1_clk_wiz_0_0
  To Clock:  clk_out5_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.874ns  (required time - arrival time)
  Source:                 design_1_i/ps_e/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@5.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 1.054ns (38.872%)  route 1.657ns (61.128%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.644ns = ( 9.644 - 5.000 ) 
    Source Clock Delay      (SCD):    4.361ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.161ns (routing 1.071ns, distribution 1.090ns)
  Clock Net Delay (Destination): 1.941ns (routing 0.974ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268     2.172    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.200 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       2.161     4.361    design_1_i/ps_e/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/ps_e/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WVALID)
                                                      0.722     5.083 r  design_1_i/ps_e/inst/PS8_i/MAXIGP2WVALID
                         net (fo=7, routed)           0.695     5.778    design_1_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X4Y152         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.116     5.894 r  design_1_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=3, routed)           0.429     6.323    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/s_axi_wvalid
    SLICE_X8Y152         LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.118     6.441 r  design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_1/O
                         net (fo=2, routed)           0.451     6.892    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg_0
    SLICE_X9Y150         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.098     6.990 r  design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1__0/O
                         net (fo=1, routed)           0.082     7.072    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg_0
    SLICE_X9Y150         FDRE                                         r  design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     5.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     6.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.644     7.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.238     7.679    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.703 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.941     9.644    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X9Y150         FDRE                                         r  design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
                         clock pessimism             -0.537     9.107    
                         clock uncertainty           -0.188     8.919    
    SLICE_X9Y150         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     8.946    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg
  -------------------------------------------------------------------
                         required time                          8.946    
                         arrival time                          -7.072    
  -------------------------------------------------------------------
                         slack                                  1.874    

Slack (MET) :             1.934ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@5.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 0.191ns (7.340%)  route 2.411ns (92.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.663ns = ( 9.663 - 5.000 ) 
    Source Clock Delay      (SCD):    4.429ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.229ns (routing 1.071ns, distribution 1.158ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.974ns, distribution 0.986ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268     2.172    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.200 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       2.229     4.429    design_1_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X14Y170        FDRE                                         r  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y170        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     4.522 r  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=86, routed)          1.451     5.973    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X6Y135         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.098     6.071 r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_i_1/O
                         net (fo=2, routed)           0.960     7.031    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_i_1_n_0
    SLICE_X6Y137         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     5.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     6.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.644     7.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.238     7.679    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.703 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.960     9.663    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/out
    SLICE_X6Y137         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg/C
                         clock pessimism             -0.537     9.126    
                         clock uncertainty           -0.188     8.938    
    SLICE_X6Y137         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     8.965    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -7.031    
  -------------------------------------------------------------------
                         slack                                  1.934    

Slack (MET) :             2.042ns  (required time - arrival time)
  Source:                 design_1_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@5.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 0.446ns (17.646%)  route 2.081ns (82.354%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.653ns = ( 9.653 - 5.000 ) 
    Source Clock Delay      (SCD):    4.386ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.186ns (routing 1.071ns, distribution 1.115ns)
  Clock Net Delay (Destination): 1.950ns (routing 0.974ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268     2.172    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.200 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       2.186     4.386    design_1_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X4Y150         FDRE                                         r  design_1_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y150         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     4.481 r  design_1_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/Q
                         net (fo=38, routed)          0.612     5.093    design_1_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i
    SLICE_X7Y152         LUT4 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.166     5.259 r  design_1_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_awvalid[3]_INST_0/O
                         net (fo=3, routed)           0.919     6.178    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/s_axi_awvalid
    SLICE_X11Y147        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.121     6.299 r  design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_2/O
                         net (fo=2, routed)           0.496     6.795    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_2_n_0
    SLICE_X11Y147        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.064     6.859 r  design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1/O
                         net (fo=1, routed)           0.054     6.913    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1_n_0
    SLICE_X11Y147        FDRE                                         r  design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     5.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     6.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.644     7.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.238     7.679    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.703 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.950     9.653    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/out
    SLICE_X11Y147        FDRE                                         r  design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
                         clock pessimism             -0.537     9.116    
                         clock uncertainty           -0.188     8.928    
    SLICE_X11Y147        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     8.955    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg
  -------------------------------------------------------------------
                         required time                          8.955    
                         arrival time                          -6.913    
  -------------------------------------------------------------------
                         slack                                  2.042    

Slack (MET) :             2.367ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@5.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.272ns (12.616%)  route 1.884ns (87.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.650ns = ( 9.650 - 5.000 ) 
    Source Clock Delay      (SCD):    4.429ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.229ns (routing 1.071ns, distribution 1.158ns)
  Clock Net Delay (Destination): 1.947ns (routing 0.974ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268     2.172    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.200 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       2.229     4.429    design_1_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X14Y170        FDRE                                         r  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y170        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     4.522 r  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=86, routed)          1.560     6.081    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X10Y151        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     6.260 r  design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_i_1/O
                         net (fo=2, routed)           0.324     6.585    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_i_1_n_0
    SLICE_X13Y152        FDRE                                         r  design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     5.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     6.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.644     7.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.238     7.679    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.703 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.947     9.650    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/out
    SLICE_X13Y152        FDRE                                         r  design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg/C
                         clock pessimism             -0.537     9.113    
                         clock uncertainty           -0.188     8.925    
    SLICE_X13Y152        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     8.952    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg
  -------------------------------------------------------------------
                         required time                          8.952    
                         arrival time                          -6.585    
  -------------------------------------------------------------------
                         slack                                  2.367    

Slack (MET) :             2.370ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@5.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.180ns  (logic 0.096ns (4.404%)  route 2.084ns (95.596%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 9.662 - 5.000 ) 
    Source Clock Delay      (SCD):    4.414ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.214ns (routing 1.071ns, distribution 1.143ns)
  Clock Net Delay (Destination): 1.959ns (routing 0.974ns, distribution 0.985ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268     2.172    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.200 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       2.214     4.414    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X6Y131         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y131         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.510 r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]/Q
                         net (fo=2, routed)           2.084     6.594    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_axi_rdata[3]
    SLICE_X5Y133         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     5.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     6.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.644     7.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.238     7.679    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.703 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.959     9.662    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[66]_1
    SLICE_X5Y133         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[3]/C
                         clock pessimism             -0.537     9.125    
                         clock uncertainty           -0.188     8.937    
    SLICE_X5Y133         FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.027     8.964    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                          8.964    
                         arrival time                          -6.594    
  -------------------------------------------------------------------
                         slack                                  2.370    

Slack (MET) :             2.389ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@5.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.138ns  (logic 0.246ns (11.509%)  route 1.892ns (88.491%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.657ns = ( 9.657 - 5.000 ) 
    Source Clock Delay      (SCD):    4.433ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.233ns (routing 1.071ns, distribution 1.162ns)
  Clock Net Delay (Destination): 1.954ns (routing 0.974ns, distribution 0.980ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268     2.172    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.200 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       2.233     4.433    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X3Y131         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y131         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     4.529 r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[54]/Q
                         net (fo=2, routed)           1.829     6.358    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_axi_rdata[51]
    SLICE_X4Y130         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     6.508 r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i[51]_i_1/O
                         net (fo=1, routed)           0.063     6.571    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer[51]
    SLICE_X4Y130         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     5.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     6.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.644     7.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.238     7.679    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.703 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.954     9.657    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[66]_1
    SLICE_X4Y130         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[51]/C
                         clock pessimism             -0.537     9.120    
                         clock uncertainty           -0.188     8.932    
    SLICE_X4Y130         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     8.959    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[51]
  -------------------------------------------------------------------
                         required time                          8.959    
                         arrival time                          -6.571    
  -------------------------------------------------------------------
                         slack                                  2.389    

Slack (MET) :             2.436ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_hpc0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@5.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.598ns (28.615%)  route 1.492ns (71.385%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.663ns = ( 9.663 - 5.000 ) 
    Source Clock Delay      (SCD):    4.439ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.239ns (routing 1.071ns, distribution 1.168ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.974ns, distribution 0.986ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268     2.172    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.200 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       2.239     4.439    design_1_i/axi_interconnect_hpc0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/aclk
    SLICE_X5Y127         FDRE                                         r  design_1_i/axi_interconnect_hpc0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     4.537 r  design_1_i/axi_interconnect_hpc0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_reg[0]/Q
                         net (fo=3, routed)           0.335     4.872    design_1_i/axi_interconnect_hpc0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/gen_single_thread.active_target_hot[0]
    SLICE_X1Y128         LUT2 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.201     5.073 r  design_1_i/axi_interconnect_hpc0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_axi_rvalid[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.141     5.214    design_1_i/axi_interconnect_hpc0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_axi_rvalid[2]_0
    SLICE_X2Y128         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     5.253 r  design_1_i/axi_interconnect_hpc0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_axi_rvalid[2]_INST_0/O
                         net (fo=3, routed)           0.416     5.669    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/m_axi_rvalid
    SLICE_X4Y135         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.113     5.782 r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_1__1/O
                         net (fo=2, routed)           0.543     6.325    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_1__1_n_0
    SLICE_X6Y137         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     6.472 r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1__3/O
                         net (fo=1, routed)           0.057     6.529    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1__3_n_0
    SLICE_X6Y137         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     5.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     6.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.644     7.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.238     7.679    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.703 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.960     9.663    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/out
    SLICE_X6Y137         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
                         clock pessimism             -0.537     9.126    
                         clock uncertainty           -0.188     8.938    
    SLICE_X6Y137         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     8.965    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -6.529    
  -------------------------------------------------------------------
                         slack                                  2.436    

Slack (MET) :             2.522ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@5.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.034ns  (logic 0.212ns (10.425%)  route 1.822ns (89.575%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.654ns = ( 9.654 - 5.000 ) 
    Source Clock Delay      (SCD):    4.401ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.201ns (routing 1.071ns, distribution 1.130ns)
  Clock Net Delay (Destination): 1.951ns (routing 0.974ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268     2.172    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.200 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       2.201     4.401    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X4Y131         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y131         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     4.495 r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[43]/Q
                         net (fo=2, routed)           1.797     6.292    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_axi_rdata[40]
    SLICE_X4Y134         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.118     6.410 r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i[40]_i_1/O
                         net (fo=1, routed)           0.025     6.435    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer[40]
    SLICE_X4Y134         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     5.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     6.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.644     7.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.238     7.679    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.703 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.951     9.654    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[66]_1
    SLICE_X4Y134         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[40]/C
                         clock pessimism             -0.537     9.117    
                         clock uncertainty           -0.188     8.929    
    SLICE_X4Y134         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     8.956    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[40]
  -------------------------------------------------------------------
                         required time                          8.956    
                         arrival time                          -6.435    
  -------------------------------------------------------------------
                         slack                                  2.522    

Slack (MET) :             2.590ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@5.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.094ns (4.779%)  route 1.873ns (95.221%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.656ns = ( 9.656 - 5.000 ) 
    Source Clock Delay      (SCD):    4.401ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.201ns (routing 1.071ns, distribution 1.130ns)
  Clock Net Delay (Destination): 1.953ns (routing 0.974ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268     2.172    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.200 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       2.201     4.401    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X4Y131         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y131         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     4.495 r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[43]/Q
                         net (fo=2, routed)           1.873     6.368    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_axi_rdata[40]
    SLICE_X4Y132         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     5.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     6.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.644     7.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.238     7.679    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.703 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.953     9.656    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[66]_1
    SLICE_X4Y132         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[40]/C
                         clock pessimism             -0.537     9.119    
                         clock uncertainty           -0.188     8.931    
    SLICE_X4Y132         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.027     8.958    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[40]
  -------------------------------------------------------------------
                         required time                          8.958    
                         arrival time                          -6.368    
  -------------------------------------------------------------------
                         slack                                  2.590    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 design_1_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@5.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.491ns (25.085%)  route 1.466ns (74.915%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.645ns = ( 9.645 - 5.000 ) 
    Source Clock Delay      (SCD):    4.386ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.186ns (routing 1.071ns, distribution 1.115ns)
  Clock Net Delay (Destination): 1.942ns (routing 0.974ns, distribution 0.968ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268     2.172    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.200 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       2.186     4.386    design_1_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X4Y150         FDRE                                         r  design_1_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y150         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     4.481 r  design_1_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/Q
                         net (fo=38, routed)          0.612     5.093    design_1_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i
    SLICE_X7Y152         LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.147     5.240 r  design_1_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_arvalid[3]_INST_0/O
                         net (fo=3, routed)           0.222     5.463    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/s_axi_arvalid
    SLICE_X7Y152         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     5.563 r  design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_1__0/O
                         net (fo=2, routed)           0.571     6.134    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg_1
    SLICE_X8Y150         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     6.283 r  design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1__1/O
                         net (fo=1, routed)           0.060     6.343    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg_0
    SLICE_X8Y150         FDRE                                         r  design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     5.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     6.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.644     7.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.238     7.679    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.703 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.942     9.645    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/out
    SLICE_X8Y150         FDRE                                         r  design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
                         clock pessimism             -0.537     9.108    
                         clock uncertainty           -0.188     8.920    
    SLICE_X8Y150         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     8.947    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg
  -------------------------------------------------------------------
                         required time                          8.947    
                         arrival time                          -6.343    
  -------------------------------------------------------------------
                         slack                                  2.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/ar.ar_pipe/m_payload_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.039ns (8.515%)  route 0.419ns (91.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    2.531ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.113ns (routing 0.540ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.598ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.019     1.019    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.249 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.401    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.418 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.113     2.531    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X10Y147        FDRE                                         r  design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y147        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.570 r  design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[10]/Q
                         net (fo=1, routed)           0.419     2.989    design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/ar.ar_pipe/D[7]
    SLICE_X12Y143        FDRE                                         r  design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/ar.ar_pipe/m_payload_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.143     1.143    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.295     0.848 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.176     1.024    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.043 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.252     2.295    design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/ar.ar_pipe/aclk
    SLICE_X12Y143        FDRE                                         r  design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/ar.ar_pipe/m_payload_i_reg[7]/C
                         clock pessimism              0.401     2.696    
                         clock uncertainty            0.188     2.884    
    SLICE_X12Y143        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     2.931    design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/ar.ar_pipe/m_payload_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.931    
                         arrival time                           2.989    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/ar.ar_pipe/m_payload_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.039ns (8.515%)  route 0.419ns (91.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    2.531ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.113ns (routing 0.540ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.248ns (routing 0.598ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.019     1.019    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.249 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.401    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.418 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.113     2.531    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X10Y147        FDRE                                         r  design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y147        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.570 r  design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[9]/Q
                         net (fo=1, routed)           0.419     2.989    design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/ar.ar_pipe/D[6]
    SLICE_X10Y146        FDRE                                         r  design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/ar.ar_pipe/m_payload_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.143     1.143    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.295     0.848 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.176     1.024    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.043 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.248     2.291    design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/ar.ar_pipe/aclk
    SLICE_X10Y146        FDRE                                         r  design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/ar.ar_pipe/m_payload_i_reg[6]/C
                         clock pessimism              0.401     2.692    
                         clock uncertainty            0.188     2.880    
    SLICE_X10Y146        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     2.926    design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/ar.ar_pipe/m_payload_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.926    
                         arrival time                           2.989    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.039ns (8.622%)  route 0.413ns (91.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.122ns (routing 0.540ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.248ns (routing 0.598ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.019     1.019    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.249 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.401    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.418 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.122     2.540    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X1Y131         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y131         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     2.579 r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[23]/Q
                         net (fo=2, routed)           0.413     2.992    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_axi_rdata[20]
    SLICE_X3Y130         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.143     1.143    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.295     0.848 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.176     1.024    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.043 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.248     2.291    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[66]_1
    SLICE_X3Y130         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[20]/C
                         clock pessimism              0.401     2.692    
                         clock uncertainty            0.188     2.880    
    SLICE_X3Y130         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.927    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.927    
                         arrival time                           2.992    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.040ns (8.715%)  route 0.419ns (91.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.114ns (routing 0.540ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.247ns (routing 0.598ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.019     1.019    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.249 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.401    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.418 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.114     2.532    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X8Y139         FDRE                                         r  design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y139         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     2.572 r  design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]/Q
                         net (fo=1, routed)           0.419     2.991    design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/w.w_pipe/D[2]
    SLICE_X8Y139         FDRE                                         r  design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.143     1.143    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.295     0.848 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.176     1.024    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.043 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.247     2.290    design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/w.w_pipe/aclk
    SLICE_X8Y139         FDRE                                         r  design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i_reg[2]/C
                         clock pessimism              0.401     2.691    
                         clock uncertainty            0.188     2.879    
    SLICE_X8Y139         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     2.925    design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.925    
                         arrival time                           2.991    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.039ns (8.465%)  route 0.422ns (91.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.121ns (routing 0.540ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.251ns (routing 0.598ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.019     1.019    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.249 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.401    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.418 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.121     2.539    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X3Y133         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.578 r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]/Q
                         net (fo=2, routed)           0.422     2.999    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_axi_rdata[8]
    SLICE_X3Y135         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.143     1.143    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.295     0.848 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.176     1.024    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.043 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.251     2.294    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[66]_1
    SLICE_X3Y135         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[8]/C
                         clock pessimism              0.401     2.695    
                         clock uncertainty            0.188     2.883    
    SLICE_X3Y135         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.930    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.930    
                         arrival time                           2.999    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.039ns (8.575%)  route 0.416ns (91.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.121ns (routing 0.540ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.246ns (routing 0.598ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.019     1.019    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.249 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.401    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.418 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.121     2.539    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X3Y133         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.578 r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[0]/Q
                         net (fo=2, routed)           0.416     2.993    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_axi_rlast
    SLICE_X4Y137         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.143     1.143    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.295     0.848 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.176     1.024    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.043 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.246     2.289    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[66]_1
    SLICE_X4Y137         FDRE                                         r  design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[66]/C
                         clock pessimism              0.401     2.690    
                         clock uncertainty            0.188     2.878    
    SLICE_X4Y137         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     2.924    design_1_i/axi_interconnect_hpc0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[66]
  -------------------------------------------------------------------
                         required time                         -2.924    
                         arrival time                           2.993    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.040ns (8.511%)  route 0.430ns (91.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.292ns
    Source Clock Delay      (SCD):    2.530ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.112ns (routing 0.540ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.598ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.019     1.019    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.249 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.401    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.418 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.112     2.530    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X8Y137         FDRE                                         r  design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     2.570 r  design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[33]/Q
                         net (fo=1, routed)           0.430     3.000    design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/w.w_pipe/D[29]
    SLICE_X8Y133         FDRE                                         r  design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.143     1.143    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.295     0.848 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.176     1.024    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.043 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.249     2.292    design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/w.w_pipe/aclk
    SLICE_X8Y133         FDRE                                         r  design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i_reg[29]/C
                         clock pessimism              0.401     2.693    
                         clock uncertainty            0.188     2.881    
    SLICE_X8Y133         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.928    design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.928    
                         arrival time                           3.000    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.040ns (8.386%)  route 0.437ns (91.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    2.528ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.110ns (routing 0.540ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.598ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.019     1.019    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.249 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.401    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.418 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.110     2.528    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X10Y136        FDRE                                         r  design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y136        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.568 r  design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[15]/Q
                         net (fo=1, routed)           0.437     3.005    design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/w.w_pipe/D[11]
    SLICE_X10Y131        FDRE                                         r  design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.143     1.143    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.295     0.848 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.176     1.024    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.043 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.252     2.295    design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/w.w_pipe/aclk
    SLICE_X10Y131        FDRE                                         r  design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i_reg[11]/C
                         clock pessimism              0.401     2.696    
                         clock uncertainty            0.188     2.884    
    SLICE_X10Y131        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.931    design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.931    
                         arrival time                           3.005    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.041ns (8.761%)  route 0.427ns (91.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.114ns (routing 0.540ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.247ns (routing 0.598ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.019     1.019    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.249 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.401    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.418 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.114     2.532    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X10Y142        FDRE                                         r  design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y142        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.573 r  design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[26]/Q
                         net (fo=1, routed)           0.427     3.000    design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/w.w_pipe/D[22]
    SLICE_X10Y142        FDRE                                         r  design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.143     1.143    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.295     0.848 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.176     1.024    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.043 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.247     2.290    design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/w.w_pipe/aclk
    SLICE_X10Y142        FDRE                                         r  design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i_reg[22]/C
                         clock pessimism              0.401     2.691    
                         clock uncertainty            0.188     2.879    
    SLICE_X10Y142        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.926    design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.926    
                         arrival time                           3.000    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.039ns (8.387%)  route 0.426ns (91.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.292ns
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.119ns (routing 0.540ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.598ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.019     1.019    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.249 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.401    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.418 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.119     2.537    design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X11Y142        FDRE                                         r  design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.576 r  design_1_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[10]/Q
                         net (fo=1, routed)           0.426     3.002    design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/w.w_pipe/D[6]
    SLICE_X12Y141        FDRE                                         r  design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.143     1.143    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.295     0.848 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.176     1.024    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.043 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.249     2.292    design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/w.w_pipe/aclk
    SLICE_X12Y141        FDRE                                         r  design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i_reg[6]/C
                         clock pessimism              0.401     2.693    
                         clock uncertainty            0.188     2.881    
    SLICE_X12Y141        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     2.928    design_1_i/interconnect_axilite/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.928    
                         arrival time                           3.002    
  -------------------------------------------------------------------
                         slack                                  0.074    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out6_design_1_clk_wiz_0_0
  To Clock:  clk_out5_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.274ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.274ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@5.000ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.458ns  (logic 0.478ns (13.824%)  route 2.980ns (86.176%))
  Logic Levels:           4  (CARRY8=3 LUT4=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.693ns = ( 9.693 - 5.000 ) 
    Source Clock Delay      (SCD):    4.269ns = ( 6.769 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.091ns (routing 0.916ns, distribution 1.175ns)
  Clock Net Delay (Destination): 1.990ns (routing 0.974ns, distribution 1.016ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.246     2.150    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.178 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       2.091     4.269    <hidden>
    SLICE_X22Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y136        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     4.365 r  <hidden>
                         net (fo=3, routed)           2.884     7.249    <hidden>
    SLICE_X21Y136        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     7.363 r  <hidden>
                         net (fo=1, routed)           0.009     7.372    <hidden>
    SLICE_X21Y136        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     7.520 r  <hidden>
                         net (fo=1, routed)           0.028     7.548    <hidden>
    SLICE_X21Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.571 r  <hidden>
                         net (fo=1, routed)           0.028     7.599    <hidden>
    SLICE_X21Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     7.696 r  <hidden>
                         net (fo=1, routed)           0.031     7.727    <hidden>
    SLICE_X21Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     5.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     6.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.644     7.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.238     7.679    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.703 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.990     9.693    <hidden>
    SLICE_X21Y138        FDRE                                         r  <hidden>
                         clock pessimism             -0.537     9.156    
                         clock uncertainty           -0.182     8.974    
    SLICE_X21Y138        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     9.001    <hidden>
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                          -7.727    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.284ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@5.000ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 0.467ns (13.545%)  route 2.981ns (86.455%))
  Logic Levels:           4  (CARRY8=3 LUT4=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.693ns = ( 9.693 - 5.000 ) 
    Source Clock Delay      (SCD):    4.269ns = ( 6.769 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.091ns (routing 0.916ns, distribution 1.175ns)
  Clock Net Delay (Destination): 1.990ns (routing 0.974ns, distribution 1.016ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.246     2.150    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.178 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       2.091     4.269    <hidden>
    SLICE_X22Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y136        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     4.365 r  <hidden>
                         net (fo=3, routed)           2.884     7.249    <hidden>
    SLICE_X21Y136        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     7.363 r  <hidden>
                         net (fo=1, routed)           0.009     7.372    <hidden>
    SLICE_X21Y136        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     7.520 r  <hidden>
                         net (fo=1, routed)           0.028     7.548    <hidden>
    SLICE_X21Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.571 r  <hidden>
                         net (fo=1, routed)           0.028     7.599    <hidden>
    SLICE_X21Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     7.685 r  <hidden>
                         net (fo=1, routed)           0.032     7.717    <hidden>
    SLICE_X21Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     5.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     6.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.644     7.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.238     7.679    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.703 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.990     9.693    <hidden>
    SLICE_X21Y138        FDRE                                         r  <hidden>
                         clock pessimism             -0.537     9.156    
                         clock uncertainty           -0.182     8.974    
    SLICE_X21Y138        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     9.001    <hidden>
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                          -7.717    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.291ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@5.000ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 0.504ns (14.585%)  route 2.952ns (85.415%))
  Logic Levels:           3  (CARRY8=2 LUT4=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.708ns = ( 9.708 - 5.000 ) 
    Source Clock Delay      (SCD):    4.269ns = ( 6.769 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.091ns (routing 0.916ns, distribution 1.175ns)
  Clock Net Delay (Destination): 2.005ns (routing 0.974ns, distribution 1.031ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.246     2.150    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.178 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       2.091     4.269    <hidden>
    SLICE_X22Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y136        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     4.365 r  <hidden>
                         net (fo=3, routed)           2.884     7.249    <hidden>
    SLICE_X21Y136        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     7.363 r  <hidden>
                         net (fo=1, routed)           0.009     7.372    <hidden>
    SLICE_X21Y136        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     7.520 r  <hidden>
                         net (fo=1, routed)           0.028     7.548    <hidden>
    SLICE_X21Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     7.694 r  <hidden>
                         net (fo=1, routed)           0.031     7.725    <hidden>
    SLICE_X21Y137        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     5.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     6.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.644     7.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.238     7.679    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.703 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.005     9.708    <hidden>
    SLICE_X21Y137        FDRE                                         r  <hidden>
                         clock pessimism             -0.537     9.171    
                         clock uncertainty           -0.182     8.989    
    SLICE_X21Y137        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     9.016    <hidden>
  -------------------------------------------------------------------
                         required time                          9.016    
                         arrival time                          -7.725    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@5.000ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.455ns  (logic 0.503ns (14.560%)  route 2.952ns (85.440%))
  Logic Levels:           3  (CARRY8=2 LUT4=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.708ns = ( 9.708 - 5.000 ) 
    Source Clock Delay      (SCD):    4.269ns = ( 6.769 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.091ns (routing 0.916ns, distribution 1.175ns)
  Clock Net Delay (Destination): 2.005ns (routing 0.974ns, distribution 1.031ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.246     2.150    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.178 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       2.091     4.269    <hidden>
    SLICE_X22Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y136        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     4.365 r  <hidden>
                         net (fo=3, routed)           2.884     7.249    <hidden>
    SLICE_X21Y136        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     7.363 r  <hidden>
                         net (fo=1, routed)           0.009     7.372    <hidden>
    SLICE_X21Y136        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     7.520 r  <hidden>
                         net (fo=1, routed)           0.028     7.548    <hidden>
    SLICE_X21Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     7.693 r  <hidden>
                         net (fo=1, routed)           0.031     7.724    <hidden>
    SLICE_X21Y137        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     5.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     6.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.644     7.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.238     7.679    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.703 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.005     9.708    <hidden>
    SLICE_X21Y137        FDRE                                         r  <hidden>
                         clock pessimism             -0.537     9.171    
                         clock uncertainty           -0.182     8.989    
    SLICE_X21Y137        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     9.016    <hidden>
  -------------------------------------------------------------------
                         required time                          9.016    
                         arrival time                          -7.724    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.300ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@5.000ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 0.453ns (13.201%)  route 2.979ns (86.799%))
  Logic Levels:           4  (CARRY8=3 LUT4=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.693ns = ( 9.693 - 5.000 ) 
    Source Clock Delay      (SCD):    4.269ns = ( 6.769 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.091ns (routing 0.916ns, distribution 1.175ns)
  Clock Net Delay (Destination): 1.990ns (routing 0.974ns, distribution 1.016ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.246     2.150    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.178 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       2.091     4.269    <hidden>
    SLICE_X22Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y136        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     4.365 r  <hidden>
                         net (fo=3, routed)           2.884     7.249    <hidden>
    SLICE_X21Y136        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     7.363 r  <hidden>
                         net (fo=1, routed)           0.009     7.372    <hidden>
    SLICE_X21Y136        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     7.520 r  <hidden>
                         net (fo=1, routed)           0.028     7.548    <hidden>
    SLICE_X21Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.571 r  <hidden>
                         net (fo=1, routed)           0.028     7.599    <hidden>
    SLICE_X21Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     7.671 r  <hidden>
                         net (fo=1, routed)           0.030     7.701    <hidden>
    SLICE_X21Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     5.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     6.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.644     7.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.238     7.679    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.703 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.990     9.693    <hidden>
    SLICE_X21Y138        FDRE                                         r  <hidden>
                         clock pessimism             -0.537     9.156    
                         clock uncertainty           -0.182     8.974    
    SLICE_X21Y138        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     9.001    <hidden>
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                          -7.701    
  -------------------------------------------------------------------
                         slack                                  1.300    

Slack (MET) :             1.307ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@5.000ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 0.487ns (14.158%)  route 2.953ns (85.842%))
  Logic Levels:           3  (CARRY8=2 LUT4=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.708ns = ( 9.708 - 5.000 ) 
    Source Clock Delay      (SCD):    4.269ns = ( 6.769 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.091ns (routing 0.916ns, distribution 1.175ns)
  Clock Net Delay (Destination): 2.005ns (routing 0.974ns, distribution 1.031ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.246     2.150    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.178 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       2.091     4.269    <hidden>
    SLICE_X22Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y136        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     4.365 r  <hidden>
                         net (fo=3, routed)           2.884     7.249    <hidden>
    SLICE_X21Y136        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     7.363 r  <hidden>
                         net (fo=1, routed)           0.009     7.372    <hidden>
    SLICE_X21Y136        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     7.520 r  <hidden>
                         net (fo=1, routed)           0.028     7.548    <hidden>
    SLICE_X21Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     7.677 r  <hidden>
                         net (fo=1, routed)           0.032     7.709    <hidden>
    SLICE_X21Y137        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     5.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     6.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.644     7.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.238     7.679    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.703 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.005     9.708    <hidden>
    SLICE_X21Y137        FDRE                                         r  <hidden>
                         clock pessimism             -0.537     9.171    
                         clock uncertainty           -0.182     8.989    
    SLICE_X21Y137        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     9.016    <hidden>
  -------------------------------------------------------------------
                         required time                          9.016    
                         arrival time                          -7.709    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.328ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@5.000ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.462ns (13.530%)  route 2.953ns (86.470%))
  Logic Levels:           3  (CARRY8=2 LUT4=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.704ns = ( 9.704 - 5.000 ) 
    Source Clock Delay      (SCD):    4.269ns = ( 6.769 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.091ns (routing 0.916ns, distribution 1.175ns)
  Clock Net Delay (Destination): 2.001ns (routing 0.974ns, distribution 1.027ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.246     2.150    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.178 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       2.091     4.269    <hidden>
    SLICE_X22Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y136        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     4.365 r  <hidden>
                         net (fo=3, routed)           2.884     7.249    <hidden>
    SLICE_X21Y136        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     7.363 r  <hidden>
                         net (fo=1, routed)           0.009     7.372    <hidden>
    SLICE_X21Y136        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     7.520 r  <hidden>
                         net (fo=1, routed)           0.028     7.548    <hidden>
    SLICE_X21Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     7.652 r  <hidden>
                         net (fo=1, routed)           0.032     7.684    <hidden>
    SLICE_X21Y137        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     5.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     6.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.644     7.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.238     7.679    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.703 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.001     9.704    <hidden>
    SLICE_X21Y137        FDRE                                         r  <hidden>
                         clock pessimism             -0.537     9.167    
                         clock uncertainty           -0.182     8.985    
    SLICE_X21Y137        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     9.012    <hidden>
  -------------------------------------------------------------------
                         required time                          9.012    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                  1.328    

Slack (MET) :             1.329ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@5.000ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 0.467ns (13.664%)  route 2.951ns (86.336%))
  Logic Levels:           3  (CARRY8=2 LUT4=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.708ns = ( 9.708 - 5.000 ) 
    Source Clock Delay      (SCD):    4.269ns = ( 6.769 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.091ns (routing 0.916ns, distribution 1.175ns)
  Clock Net Delay (Destination): 2.005ns (routing 0.974ns, distribution 1.031ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.246     2.150    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.178 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       2.091     4.269    <hidden>
    SLICE_X22Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y136        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     4.365 r  <hidden>
                         net (fo=3, routed)           2.884     7.249    <hidden>
    SLICE_X21Y136        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     7.363 r  <hidden>
                         net (fo=1, routed)           0.009     7.372    <hidden>
    SLICE_X21Y136        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     7.520 r  <hidden>
                         net (fo=1, routed)           0.028     7.548    <hidden>
    SLICE_X21Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     7.657 r  <hidden>
                         net (fo=1, routed)           0.030     7.687    <hidden>
    SLICE_X21Y137        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     5.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     6.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.644     7.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.238     7.679    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.703 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.005     9.708    <hidden>
    SLICE_X21Y137        FDRE                                         r  <hidden>
                         clock pessimism             -0.537     9.171    
                         clock uncertainty           -0.182     8.989    
    SLICE_X21Y137        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     9.016    <hidden>
  -------------------------------------------------------------------
                         required time                          9.016    
                         arrival time                          -7.687    
  -------------------------------------------------------------------
                         slack                                  1.329    

Slack (MET) :             1.336ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@5.000ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 0.455ns (13.356%)  route 2.952ns (86.644%))
  Logic Levels:           3  (CARRY8=2 LUT4=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.704ns = ( 9.704 - 5.000 ) 
    Source Clock Delay      (SCD):    4.269ns = ( 6.769 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.091ns (routing 0.916ns, distribution 1.175ns)
  Clock Net Delay (Destination): 2.001ns (routing 0.974ns, distribution 1.027ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.246     2.150    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.178 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       2.091     4.269    <hidden>
    SLICE_X22Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y136        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     4.365 r  <hidden>
                         net (fo=3, routed)           2.884     7.249    <hidden>
    SLICE_X21Y136        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     7.363 r  <hidden>
                         net (fo=1, routed)           0.009     7.372    <hidden>
    SLICE_X21Y136        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     7.520 r  <hidden>
                         net (fo=1, routed)           0.028     7.548    <hidden>
    SLICE_X21Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     7.645 r  <hidden>
                         net (fo=1, routed)           0.031     7.676    <hidden>
    SLICE_X21Y137        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     5.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     6.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.644     7.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.238     7.679    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.703 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.001     9.704    <hidden>
    SLICE_X21Y137        FDRE                                         r  <hidden>
                         clock pessimism             -0.537     9.167    
                         clock uncertainty           -0.182     8.985    
    SLICE_X21Y137        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     9.012    <hidden>
  -------------------------------------------------------------------
                         required time                          9.012    
                         arrival time                          -7.676    
  -------------------------------------------------------------------
                         slack                                  1.336    

Slack (MET) :             1.346ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@5.000ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.397ns  (logic 0.444ns (13.072%)  route 2.953ns (86.928%))
  Logic Levels:           3  (CARRY8=2 LUT4=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.704ns = ( 9.704 - 5.000 ) 
    Source Clock Delay      (SCD):    4.269ns = ( 6.769 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.091ns (routing 0.916ns, distribution 1.175ns)
  Clock Net Delay (Destination): 2.001ns (routing 0.974ns, distribution 1.027ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.246     2.150    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.178 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       2.091     4.269    <hidden>
    SLICE_X22Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y136        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     4.365 r  <hidden>
                         net (fo=3, routed)           2.884     7.249    <hidden>
    SLICE_X21Y136        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     7.363 r  <hidden>
                         net (fo=1, routed)           0.009     7.372    <hidden>
    SLICE_X21Y136        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     7.520 r  <hidden>
                         net (fo=1, routed)           0.028     7.548    <hidden>
    SLICE_X21Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     7.634 r  <hidden>
                         net (fo=1, routed)           0.032     7.666    <hidden>
    SLICE_X21Y137        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     5.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     6.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.644     7.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.238     7.679    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.703 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.001     9.704    <hidden>
    SLICE_X21Y137        FDRE                                         r  <hidden>
                         clock pessimism             -0.537     9.167    
                         clock uncertainty           -0.182     8.985    
    SLICE_X21Y137        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     9.012    <hidden>
  -------------------------------------------------------------------
                         required time                          9.012    
                         arrival time                          -7.666    
  -------------------------------------------------------------------
                         slack                                  1.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.095ns (17.593%)  route 0.445ns (82.407%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    2.504ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.100ns (routing 0.462ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.598ns, distribution 0.752ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.019     1.019    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     1.249 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     1.387    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.404 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       1.100     2.504    <hidden>
    SLICE_X38Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.545 r  <hidden>
                         net (fo=2, routed)           0.428     2.973    <hidden>
    SLICE_X39Y37         LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.035     3.008 r  <hidden>
                         net (fo=1, routed)           0.010     3.018    <hidden>
    SLICE_X39Y37         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.019     3.037 r  <hidden>
                         net (fo=1, routed)           0.007     3.044    <hidden>
    SLICE_X39Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.143     1.143    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.295     0.848 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.176     1.024    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.043 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.350     2.393    <hidden>
    SLICE_X39Y37         FDRE                                         r  <hidden>
                         clock pessimism              0.401     2.794    
                         clock uncertainty            0.182     2.976    
    SLICE_X39Y37         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     3.022    <hidden>
  -------------------------------------------------------------------
                         required time                         -3.022    
                         arrival time                           3.044    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.104ns (18.944%)  route 0.445ns (81.056%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    2.504ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.100ns (routing 0.462ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.598ns, distribution 0.752ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.019     1.019    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     1.249 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     1.387    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.404 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       1.100     2.504    <hidden>
    SLICE_X38Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.545 r  <hidden>
                         net (fo=2, routed)           0.428     2.973    <hidden>
    SLICE_X39Y37         LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.035     3.008 r  <hidden>
                         net (fo=1, routed)           0.010     3.018    <hidden>
    SLICE_X39Y37         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[1])
                                                      0.028     3.046 r  <hidden>
                         net (fo=1, routed)           0.007     3.053    <hidden>
    SLICE_X39Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.143     1.143    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.295     0.848 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.176     1.024    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.043 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.350     2.393    <hidden>
    SLICE_X39Y37         FDRE                                         r  <hidden>
                         clock pessimism              0.401     2.794    
                         clock uncertainty            0.182     2.976    
    SLICE_X39Y37         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     3.022    <hidden>
  -------------------------------------------------------------------
                         required time                         -3.022    
                         arrival time                           3.053    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.092ns (17.069%)  route 0.447ns (82.931%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    2.526ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.122ns (routing 0.462ns, distribution 0.660ns)
  Clock Net Delay (Destination): 1.362ns (routing 0.598ns, distribution 0.764ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.019     1.019    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     1.249 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     1.387    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.404 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       1.122     2.526    <hidden>
    SLICE_X47Y152        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y152        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.565 r  <hidden>
                         net (fo=2, routed)           0.432     2.997    <hidden>
    SLICE_X47Y157        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.035     3.032 r  <hidden>
                         net (fo=1, routed)           0.008     3.040    <hidden>
    SLICE_X47Y157        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.018     3.058 r  <hidden>
                         net (fo=1, routed)           0.007     3.065    <hidden>
    SLICE_X47Y157        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.143     1.143    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.295     0.848 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.176     1.024    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.043 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.362     2.405    <hidden>
    SLICE_X47Y157        FDRE                                         r  <hidden>
                         clock pessimism              0.401     2.806    
                         clock uncertainty            0.182     2.988    
    SLICE_X47Y157        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     3.034    <hidden>
  -------------------------------------------------------------------
                         required time                         -3.034    
                         arrival time                           3.065    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.101ns (18.431%)  route 0.447ns (81.569%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    2.526ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.122ns (routing 0.462ns, distribution 0.660ns)
  Clock Net Delay (Destination): 1.362ns (routing 0.598ns, distribution 0.764ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.019     1.019    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     1.249 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     1.387    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.404 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       1.122     2.526    <hidden>
    SLICE_X47Y152        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y152        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.565 r  <hidden>
                         net (fo=2, routed)           0.432     2.997    <hidden>
    SLICE_X47Y157        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.035     3.032 r  <hidden>
                         net (fo=1, routed)           0.008     3.040    <hidden>
    SLICE_X47Y157        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.027     3.067 r  <hidden>
                         net (fo=1, routed)           0.007     3.074    <hidden>
    SLICE_X47Y157        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.143     1.143    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.295     0.848 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.176     1.024    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.043 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.362     2.405    <hidden>
    SLICE_X47Y157        FDRE                                         r  <hidden>
                         clock pessimism              0.401     2.806    
                         clock uncertainty            0.182     2.988    
    SLICE_X47Y157        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     3.034    <hidden>
  -------------------------------------------------------------------
                         required time                         -3.034    
                         arrival time                           3.074    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.114ns (20.394%)  route 0.445ns (79.606%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    2.504ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.100ns (routing 0.462ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.598ns, distribution 0.752ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.019     1.019    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     1.249 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     1.387    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.404 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       1.100     2.504    <hidden>
    SLICE_X38Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.545 r  <hidden>
                         net (fo=2, routed)           0.428     2.973    <hidden>
    SLICE_X39Y37         LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.035     3.008 r  <hidden>
                         net (fo=1, routed)           0.010     3.018    <hidden>
    SLICE_X39Y37         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.038     3.056 r  <hidden>
                         net (fo=1, routed)           0.007     3.063    <hidden>
    SLICE_X39Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.143     1.143    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.295     0.848 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.176     1.024    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.043 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.350     2.393    <hidden>
    SLICE_X39Y37         FDRE                                         r  <hidden>
                         clock pessimism              0.401     2.794    
                         clock uncertainty            0.182     2.976    
    SLICE_X39Y37         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     3.022    <hidden>
  -------------------------------------------------------------------
                         required time                         -3.022    
                         arrival time                           3.063    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.120ns (21.858%)  route 0.429ns (78.142%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.131ns (routing 0.462ns, distribution 0.669ns)
  Clock Net Delay (Destination): 1.366ns (routing 0.598ns, distribution 0.768ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.019     1.019    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     1.249 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     1.387    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.404 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       1.131     2.535    <hidden>
    SLICE_X45Y155        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y155        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.576 r  <hidden>
                         net (fo=2, routed)           0.412     2.988    <hidden>
    SLICE_X45Y156        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.060     3.048 r  <hidden>
                         net (fo=1, routed)           0.010     3.058    <hidden>
    SLICE_X45Y156        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.019     3.077 r  <hidden>
                         net (fo=1, routed)           0.007     3.084    <hidden>
    SLICE_X45Y156        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.143     1.143    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.295     0.848 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.176     1.024    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.043 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.366     2.409    <hidden>
    SLICE_X45Y156        FDRE                                         r  <hidden>
                         clock pessimism              0.401     2.810    
                         clock uncertainty            0.182     2.992    
    SLICE_X45Y156        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     3.038    <hidden>
  -------------------------------------------------------------------
                         required time                         -3.038    
                         arrival time                           3.084    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.095ns (17.463%)  route 0.449ns (82.537%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    2.531ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.127ns (routing 0.462ns, distribution 0.665ns)
  Clock Net Delay (Destination): 1.354ns (routing 0.598ns, distribution 0.756ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.019     1.019    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     1.249 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     1.387    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.404 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       1.127     2.531    <hidden>
    SLICE_X40Y158        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y158        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.568 r  <hidden>
                         net (fo=3, routed)           0.430     2.998    <hidden>
    SLICE_X39Y158        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.040     3.038 r  <hidden>
                         net (fo=1, routed)           0.012     3.050    <hidden>
    SLICE_X39Y158        CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[6])
                                                      0.018     3.068 r  <hidden>
                         net (fo=1, routed)           0.007     3.075    <hidden>
    SLICE_X39Y158        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.143     1.143    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.295     0.848 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.176     1.024    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.043 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.354     2.397    <hidden>
    SLICE_X39Y158        FDRE                                         r  <hidden>
                         clock pessimism              0.401     2.798    
                         clock uncertainty            0.182     2.980    
    SLICE_X39Y158        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     3.026    <hidden>
  -------------------------------------------------------------------
                         required time                         -3.026    
                         arrival time                           3.075    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.146ns (19.065%)  route 0.620ns (80.935%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.458ns
    Source Clock Delay      (SCD):    4.513ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.830ns (routing 0.835ns, distribution 0.995ns)
  Clock Net Delay (Destination): 2.255ns (routing 1.071ns, distribution 1.184ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     1.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.644     2.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.218     2.659    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.683 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       1.830     4.513    <hidden>
    SLICE_X26Y167        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     4.583 r  <hidden>
                         net (fo=3, routed)           0.597     5.180    <hidden>
    SLICE_X27Y169        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.044     5.224 r  <hidden>
                         net (fo=1, routed)           0.011     5.235    <hidden>
    SLICE_X27Y169        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.032     5.267 r  <hidden>
                         net (fo=1, routed)           0.012     5.279    <hidden>
    SLICE_X27Y169        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.271     2.175    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.203 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.255     4.458    <hidden>
    SLICE_X27Y169        FDRE                                         r  <hidden>
                         clock pessimism              0.537     4.995    
                         clock uncertainty            0.182     5.177    
    SLICE_X27Y169        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.053     5.230    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.230    
                         arrival time                           5.279    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.111ns (19.892%)  route 0.447ns (80.108%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    2.526ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.122ns (routing 0.462ns, distribution 0.660ns)
  Clock Net Delay (Destination): 1.362ns (routing 0.598ns, distribution 0.764ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.019     1.019    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     1.249 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     1.387    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.404 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       1.122     2.526    <hidden>
    SLICE_X47Y152        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y152        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.565 r  <hidden>
                         net (fo=2, routed)           0.432     2.997    <hidden>
    SLICE_X47Y157        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.035     3.032 r  <hidden>
                         net (fo=1, routed)           0.008     3.040    <hidden>
    SLICE_X47Y157        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[2])
                                                      0.037     3.077 r  <hidden>
                         net (fo=1, routed)           0.007     3.084    <hidden>
    SLICE_X47Y157        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.143     1.143    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.295     0.848 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.176     1.024    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.043 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.362     2.405    <hidden>
    SLICE_X47Y157        FDRE                                         r  <hidden>
                         clock pessimism              0.401     2.806    
                         clock uncertainty            0.182     2.988    
    SLICE_X47Y157        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     3.034    <hidden>
  -------------------------------------------------------------------
                         required time                         -3.034    
                         arrival time                           3.084    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.100ns (17.921%)  route 0.458ns (82.079%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    2.452ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.048ns (routing 0.462ns, distribution 0.586ns)
  Clock Net Delay (Destination): 1.287ns (routing 0.598ns, distribution 0.689ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.019     1.019    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     1.249 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     1.387    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.404 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       1.048     2.452    <hidden>
    SLICE_X22Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y136        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     2.492 r  <hidden>
                         net (fo=2, routed)           0.441     2.933    <hidden>
    SLICE_X20Y136        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.041     2.974 r  <hidden>
                         net (fo=1, routed)           0.010     2.984    <hidden>
    SLICE_X20Y136        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.019     3.003 r  <hidden>
                         net (fo=1, routed)           0.007     3.010    <hidden>
    SLICE_X20Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.143     1.143    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.295     0.848 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.176     1.024    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.043 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.287     2.330    <hidden>
    SLICE_X20Y136        FDRE                                         r  <hidden>
                         clock pessimism              0.401     2.731    
                         clock uncertainty            0.182     2.913    
    SLICE_X20Y136        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     2.959    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.959    
                         arrival time                           3.010    
  -------------------------------------------------------------------
                         slack                                  0.051    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_design_1_clk_wiz_0_0
  To Clock:  clk_out6_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.520ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out6_design_1_clk_wiz_0_0 rise@5.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.717ns  (logic 0.241ns (8.870%)  route 2.476ns (91.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.558ns = ( 7.058 - 2.500 ) 
    Source Clock Delay      (SCD):    4.629ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.426ns (routing 1.071ns, distribution 1.355ns)
  Clock Net Delay (Destination): 1.875ns (routing 0.835ns, distribution 1.040ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.271     2.175    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.203 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.426     4.629    <hidden>
    RAMB36_X4Y16         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTPBDOUTP[0])
                                                      0.241     4.870 r  <hidden>
                         net (fo=1, routed)           2.476     7.346    <hidden>
    SLICE_X36Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     5.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     6.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.644     7.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.218     7.659    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.683 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       1.875     9.558    <hidden>
    SLICE_X36Y80         FDRE                                         r  <hidden>
                         clock pessimism             -0.537     9.021    
                         clock uncertainty           -0.182     8.839    
    SLICE_X36Y80         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     8.866    <hidden>
  -------------------------------------------------------------------
                         required time                          8.866    
                         arrival time                          -7.346    
  -------------------------------------------------------------------
                         slack                                  1.520    

Slack (MET) :             1.754ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out6_design_1_clk_wiz_0_0 rise@5.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.242ns (9.750%)  route 2.240ns (90.250%))
  Logic Levels:           0  
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 7.048 - 2.500 ) 
    Source Clock Delay      (SCD):    4.620ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.417ns (routing 1.071ns, distribution 1.346ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.835ns, distribution 1.030ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.271     2.175    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.203 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.417     4.620    <hidden>
    RAMB36_X3Y13         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[22])
                                                      0.242     4.862 r  <hidden>
                         net (fo=1, routed)           2.240     7.102    <hidden>
    SLICE_X35Y66         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     5.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     6.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.644     7.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.218     7.659    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.683 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       1.865     9.548    <hidden>
    SLICE_X35Y66         FDRE                                         r  <hidden>
                         clock pessimism             -0.537     9.011    
                         clock uncertainty           -0.182     8.829    
    SLICE_X35Y66         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     8.856    <hidden>
  -------------------------------------------------------------------
                         required time                          8.856    
                         arrival time                          -7.102    
  -------------------------------------------------------------------
                         slack                                  1.754    

Slack (MET) :             1.924ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out6_design_1_clk_wiz_0_0 rise@5.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 0.097ns (4.070%)  route 2.286ns (95.929%))
  Logic Levels:           0  
  Clock Path Skew:        -0.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.532ns = ( 7.032 - 2.500 ) 
    Source Clock Delay      (SCD):    4.533ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.330ns (routing 1.071ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.849ns (routing 0.835ns, distribution 1.014ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.271     2.175    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.203 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.330     4.533    <hidden>
    SLICE_X34Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     4.630 r  <hidden>
                         net (fo=1, routed)           2.286     6.916    <hidden>
    SLICE_X29Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     5.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     6.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.644     7.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.218     7.659    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.683 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       1.849     9.532    <hidden>
    SLICE_X29Y37         FDRE                                         r  <hidden>
                         clock pessimism             -0.537     8.995    
                         clock uncertainty           -0.182     8.813    
    SLICE_X29Y37         FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.027     8.840    <hidden>
  -------------------------------------------------------------------
                         required time                          8.840    
                         arrival time                          -6.916    
  -------------------------------------------------------------------
                         slack                                  1.924    

Slack (MET) :             2.066ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out6_design_1_clk_wiz_0_0 rise@5.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.272ns  (logic 0.097ns (4.269%)  route 2.175ns (95.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.480ns = ( 6.980 - 2.500 ) 
    Source Clock Delay      (SCD):    4.450ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.247ns (routing 1.071ns, distribution 1.176ns)
  Clock Net Delay (Destination): 1.797ns (routing 0.835ns, distribution 0.962ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.271     2.175    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.203 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.247     4.450    <hidden>
    SLICE_X24Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     4.547 r  <hidden>
                         net (fo=1, routed)           2.175     6.722    <hidden>
    SLICE_X25Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     5.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     6.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.644     7.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.218     7.659    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.683 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       1.797     9.480    <hidden>
    SLICE_X25Y44         FDRE                                         r  <hidden>
                         clock pessimism             -0.537     8.943    
                         clock uncertainty           -0.182     8.761    
    SLICE_X25Y44         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     8.788    <hidden>
  -------------------------------------------------------------------
                         required time                          8.788    
                         arrival time                          -6.722    
  -------------------------------------------------------------------
                         slack                                  2.066    

Slack (MET) :             2.091ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out6_design_1_clk_wiz_0_0 rise@5.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.098ns (4.399%)  route 2.130ns (95.601%))
  Logic Levels:           0  
  Clock Path Skew:        -0.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.543ns = ( 7.043 - 2.500 ) 
    Source Clock Delay      (SCD):    4.532ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.329ns (routing 1.071ns, distribution 1.258ns)
  Clock Net Delay (Destination): 1.860ns (routing 0.835ns, distribution 1.025ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.271     2.175    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.203 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.329     4.532    <hidden>
    SLICE_X34Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     4.630 r  <hidden>
                         net (fo=1, routed)           2.130     6.760    <hidden>
    SLICE_X32Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     5.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     6.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.644     7.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.218     7.659    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.683 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       1.860     9.543    <hidden>
    SLICE_X32Y37         FDRE                                         r  <hidden>
                         clock pessimism             -0.537     9.006    
                         clock uncertainty           -0.182     8.824    
    SLICE_X32Y37         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     8.851    <hidden>
  -------------------------------------------------------------------
                         required time                          8.851    
                         arrival time                          -6.760    
  -------------------------------------------------------------------
                         slack                                  2.091    

Slack (MET) :             2.166ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out6_design_1_clk_wiz_0_0 rise@5.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 0.243ns (11.435%)  route 1.882ns (88.565%))
  Logic Levels:           0  
  Clock Path Skew:        -0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.603ns = ( 7.103 - 2.500 ) 
    Source Clock Delay      (SCD):    4.620ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.417ns (routing 1.071ns, distribution 1.346ns)
  Clock Net Delay (Destination): 1.920ns (routing 0.835ns, distribution 1.085ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.271     2.175    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.203 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.417     4.620    <hidden>
    RAMB36_X3Y13         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[18])
                                                      0.243     4.863 r  <hidden>
                         net (fo=1, routed)           1.882     6.745    <hidden>
    SLICE_X38Y62         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     5.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     6.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.644     7.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.218     7.659    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.683 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       1.920     9.603    <hidden>
    SLICE_X38Y62         FDRE                                         r  <hidden>
                         clock pessimism             -0.537     9.066    
                         clock uncertainty           -0.182     8.884    
    SLICE_X38Y62         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     8.911    <hidden>
  -------------------------------------------------------------------
                         required time                          8.911    
                         arrival time                          -6.745    
  -------------------------------------------------------------------
                         slack                                  2.166    

Slack (MET) :             2.169ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out6_design_1_clk_wiz_0_0 rise@5.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.055ns  (logic 0.235ns (11.436%)  route 1.820ns (88.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.574ns = ( 7.074 - 2.500 ) 
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.455ns (routing 1.071ns, distribution 1.384ns)
  Clock Net Delay (Destination): 1.891ns (routing 0.835ns, distribution 1.056ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.271     2.175    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.203 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.455     4.658    <hidden>
    RAMB36_X3Y27         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y27         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[28])
                                                      0.235     4.893 r  <hidden>
                         net (fo=1, routed)           1.820     6.713    <hidden>
    SLICE_X31Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     5.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     6.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.644     7.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.218     7.659    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.683 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       1.891     9.574    <hidden>
    SLICE_X31Y138        FDRE                                         r  <hidden>
                         clock pessimism             -0.537     9.037    
                         clock uncertainty           -0.182     8.855    
    SLICE_X31Y138        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.027     8.882    <hidden>
  -------------------------------------------------------------------
                         required time                          8.882    
                         arrival time                          -6.713    
  -------------------------------------------------------------------
                         slack                                  2.169    

Slack (MET) :             2.236ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out6_design_1_clk_wiz_0_0 rise@5.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.074ns  (logic 0.243ns (11.716%)  route 1.831ns (88.284%))
  Logic Levels:           0  
  Clock Path Skew:        -0.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 7.162 - 2.500 ) 
    Source Clock Delay      (SCD):    4.660ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.457ns (routing 1.071ns, distribution 1.386ns)
  Clock Net Delay (Destination): 1.979ns (routing 0.835ns, distribution 1.144ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.271     2.175    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.203 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.457     4.660    <hidden>
    RAMB36_X4Y11         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.243     4.903 r  <hidden>
                         net (fo=1, routed)           1.831     6.734    <hidden>
    SLICE_X39Y129        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     5.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     6.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.644     7.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.218     7.659    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.683 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       1.979     9.662    <hidden>
    SLICE_X39Y129        FDRE                                         r  <hidden>
                         clock pessimism             -0.537     9.125    
                         clock uncertainty           -0.182     8.943    
    SLICE_X39Y129        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     8.970    <hidden>
  -------------------------------------------------------------------
                         required time                          8.970    
                         arrival time                          -6.734    
  -------------------------------------------------------------------
                         slack                                  2.236    

Slack (MET) :             2.255ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out6_design_1_clk_wiz_0_0 rise@5.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.240ns (12.214%)  route 1.725ns (87.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.570ns = ( 7.070 - 2.500 ) 
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.455ns (routing 1.071ns, distribution 1.384ns)
  Clock Net Delay (Destination): 1.887ns (routing 0.835ns, distribution 1.052ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.271     2.175    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.203 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.455     4.658    <hidden>
    RAMB36_X3Y27         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y27         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[8])
                                                      0.240     4.898 r  <hidden>
                         net (fo=1, routed)           1.725     6.623    <hidden>
    SLICE_X31Y137        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     5.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     6.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.644     7.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.218     7.659    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.683 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       1.887     9.570    <hidden>
    SLICE_X31Y137        FDRE                                         r  <hidden>
                         clock pessimism             -0.537     9.033    
                         clock uncertainty           -0.182     8.851    
    SLICE_X31Y137        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     8.878    <hidden>
  -------------------------------------------------------------------
                         required time                          8.878    
                         arrival time                          -6.623    
  -------------------------------------------------------------------
                         slack                                  2.255    

Slack (MET) :             2.269ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out6_design_1_clk_wiz_0_0 rise@5.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.945ns  (logic 0.237ns (12.185%)  route 1.708ns (87.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.564ns = ( 7.064 - 2.500 ) 
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.455ns (routing 1.071ns, distribution 1.384ns)
  Clock Net Delay (Destination): 1.881ns (routing 0.835ns, distribution 1.046ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.271     2.175    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.203 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       2.455     4.658    <hidden>
    RAMB36_X3Y27         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y27         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.237     4.895 r  <hidden>
                         net (fo=1, routed)           1.708     6.603    <hidden>
    SLICE_X32Y139        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     5.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797     6.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.644     7.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.218     7.659    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.683 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       1.881     9.564    <hidden>
    SLICE_X32Y139        FDRE                                         r  <hidden>
                         clock pessimism             -0.537     9.027    
                         clock uncertainty           -0.182     8.845    
    SLICE_X32Y139        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.027     8.872    <hidden>
  -------------------------------------------------------------------
                         required time                          8.872    
                         arrival time                          -6.603    
  -------------------------------------------------------------------
                         slack                                  2.269    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.127ns (43.945%)  route 0.162ns (56.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.236ns (routing 0.540ns, distribution 0.696ns)
  Clock Net Delay (Destination): 1.250ns (routing 0.514ns, distribution 0.736ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.019     1.019    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.230     1.249 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.153     1.402    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.419 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.236     2.655    <hidden>
    RAMB36_X5Y13         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y13         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[24])
                                                      0.127     2.782 r  <hidden>
                         net (fo=1, routed)           0.162     2.944    <hidden>
    SLICE_X45Y69         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.143     1.143    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     0.848 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     1.006    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.025 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       1.250     2.275    <hidden>
    SLICE_X45Y69         FDRE                                         r  <hidden>
                         clock pessimism              0.401     2.676    
                         clock uncertainty            0.182     2.858    
    SLICE_X45Y69         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     2.904    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.904    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.127ns (43.345%)  route 0.166ns (56.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    2.594ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.175ns (routing 0.540ns, distribution 0.635ns)
  Clock Net Delay (Destination): 1.188ns (routing 0.514ns, distribution 0.674ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.019     1.019    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.230     1.249 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.153     1.402    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.419 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.175     2.594    <hidden>
    RAMB36_X3Y18         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[23])
                                                      0.127     2.721 r  <hidden>
                         net (fo=1, routed)           0.166     2.887    <hidden>
    SLICE_X36Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.143     1.143    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     0.848 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     1.006    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.025 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       1.188     2.213    <hidden>
    SLICE_X36Y93         FDRE                                         r  <hidden>
                         clock pessimism              0.401     2.614    
                         clock uncertainty            0.182     2.796    
    SLICE_X36Y93         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.842    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.842    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.130ns (43.624%)  route 0.168ns (56.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.220ns (routing 0.540ns, distribution 0.680ns)
  Clock Net Delay (Destination): 1.236ns (routing 0.514ns, distribution 0.722ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.019     1.019    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.230     1.249 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.153     1.402    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.419 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.220     2.639    <hidden>
    RAMB36_X5Y19         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[29])
                                                      0.130     2.769 r  <hidden>
                         net (fo=1, routed)           0.168     2.937    <hidden>
    SLICE_X47Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.143     1.143    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     0.848 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     1.006    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.025 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       1.236     2.261    <hidden>
    SLICE_X47Y96         FDRE                                         r  <hidden>
                         clock pessimism              0.401     2.662    
                         clock uncertainty            0.182     2.844    
    SLICE_X47Y96         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     2.890    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.890    
                         arrival time                           2.937    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.123ns (41.000%)  route 0.177ns (59.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.219ns (routing 0.540ns, distribution 0.679ns)
  Clock Net Delay (Destination): 1.236ns (routing 0.514ns, distribution 0.722ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.019     1.019    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.230     1.249 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.153     1.402    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.419 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.219     2.638    <hidden>
    RAMB36_X5Y17         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[17])
                                                      0.123     2.761 r  <hidden>
                         net (fo=1, routed)           0.177     2.938    <hidden>
    SLICE_X47Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.143     1.143    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     0.848 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     1.006    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.025 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       1.236     2.261    <hidden>
    SLICE_X47Y87         FDRE                                         r  <hidden>
                         clock pessimism              0.401     2.662    
                         clock uncertainty            0.182     2.844    
    SLICE_X47Y87         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.891    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.891    
                         arrival time                           2.938    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.130ns (46.763%)  route 0.148ns (53.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.211ns (routing 0.540ns, distribution 0.671ns)
  Clock Net Delay (Destination): 1.207ns (routing 0.514ns, distribution 0.693ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.019     1.019    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.230     1.249 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.153     1.402    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.419 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.211     2.630    <hidden>
    RAMB36_X3Y27         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y27         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[4])
                                                      0.130     2.760 r  <hidden>
                         net (fo=1, routed)           0.148     2.908    <hidden>
    SLICE_X30Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.143     1.143    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     0.848 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     1.006    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.025 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       1.207     2.232    <hidden>
    SLICE_X30Y136        FDRE                                         r  <hidden>
                         clock pessimism              0.401     2.633    
                         clock uncertainty            0.182     2.815    
    SLICE_X30Y136        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.861    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.861    
                         arrival time                           2.908    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.809%)  route 0.171ns (57.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.220ns (routing 0.540ns, distribution 0.680ns)
  Clock Net Delay (Destination): 1.236ns (routing 0.514ns, distribution 0.722ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.019     1.019    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.230     1.249 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.153     1.402    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.419 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.220     2.639    <hidden>
    RAMB36_X5Y19         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTPBDOUTP[2])
                                                      0.128     2.767 r  <hidden>
                         net (fo=1, routed)           0.171     2.938    <hidden>
    SLICE_X47Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.143     1.143    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     0.848 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     1.006    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.025 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       1.236     2.261    <hidden>
    SLICE_X47Y96         FDRE                                         r  <hidden>
                         clock pessimism              0.401     2.662    
                         clock uncertainty            0.182     2.844    
    SLICE_X47Y96         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.890    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.890    
                         arrival time                           2.938    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.124ns (40.129%)  route 0.185ns (59.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    2.666ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.247ns (routing 0.540ns, distribution 0.707ns)
  Clock Net Delay (Destination): 1.272ns (routing 0.514ns, distribution 0.758ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.019     1.019    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.230     1.249 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.153     1.402    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.419 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.247     2.666    <hidden>
    RAMB36_X5Y32         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y32         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      0.124     2.790 r  <hidden>
                         net (fo=1, routed)           0.185     2.975    <hidden>
    SLICE_X47Y172        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.143     1.143    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     0.848 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     1.006    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.025 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       1.272     2.297    <hidden>
    SLICE_X47Y172        FDRE                                         r  <hidden>
                         clock pessimism              0.401     2.698    
                         clock uncertainty            0.182     2.880    
    SLICE_X47Y172        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     2.927    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.927    
                         arrival time                           2.975    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.676%)  route 0.221ns (63.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.163ns (routing 0.540ns, distribution 0.623ns)
  Clock Net Delay (Destination): 1.227ns (routing 0.514ns, distribution 0.713ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.019     1.019    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.230     1.249 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.153     1.402    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.419 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.163     2.582    <hidden>
    RAMB36_X2Y27         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y27         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTPBDOUTP[1])
                                                      0.128     2.710 r  <hidden>
                         net (fo=1, routed)           0.221     2.931    <hidden>
    SLICE_X35Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.143     1.143    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     0.848 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     1.006    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.025 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       1.227     2.252    <hidden>
    SLICE_X35Y138        FDRE                                         r  <hidden>
                         clock pessimism              0.401     2.653    
                         clock uncertainty            0.182     2.835    
    SLICE_X35Y138        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.882    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.882    
                         arrival time                           2.931    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.123ns (39.550%)  route 0.188ns (60.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    2.645ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.226ns (routing 0.540ns, distribution 0.686ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.514ns, distribution 0.738ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.019     1.019    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.230     1.249 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.153     1.402    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.419 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.226     2.645    <hidden>
    RAMB36_X5Y15         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[14])
                                                      0.123     2.768 r  <hidden>
                         net (fo=1, routed)           0.188     2.956    <hidden>
    SLICE_X48Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.143     1.143    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     0.848 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     1.006    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.025 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       1.252     2.277    <hidden>
    SLICE_X48Y73         FDRE                                         r  <hidden>
                         clock pessimism              0.401     2.678    
                         clock uncertainty            0.182     2.860    
    SLICE_X48Y73         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.907    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.907    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.244%)  route 0.175ns (57.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.269ns
    Source Clock Delay      (SCD):    2.645ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.226ns (routing 0.540ns, distribution 0.686ns)
  Clock Net Delay (Destination): 1.244ns (routing 0.514ns, distribution 0.730ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.019     1.019    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                      0.230     1.249 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.153     1.402    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.419 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=49703, routed)       1.226     2.645    <hidden>
    RAMB36_X5Y15         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[9])
                                                      0.128     2.773 r  <hidden>
                         net (fo=1, routed)           0.175     2.948    <hidden>
    SLICE_X45Y74         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.143     1.143    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     0.848 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     1.006    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.025 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17301, routed)       1.244     2.269    <hidden>
    SLICE_X45Y74         FDRE                                         r  <hidden>
                         clock pessimism              0.401     2.670    
                         clock uncertainty            0.182     2.852    
    SLICE_X45Y74         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.899    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.899    
                         arrival time                           2.948    
  -------------------------------------------------------------------
                         slack                                  0.048    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out4_design_1_clk_wiz_0_0
  To Clock:  clk_out4_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.332ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.332ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/SIZE_D_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@10.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.124ns (3.720%)  route 3.209ns (96.280%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.648ns = ( 14.648 - 10.000 ) 
    Source Clock Delay      (SCD):    4.436ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.236ns (routing 1.071ns, distribution 1.165ns)
  Clock Net Delay (Destination): 1.945ns (routing 0.975ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268     2.172    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.200 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       2.236     4.436    design_1_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X15Y177        FDRE                                         r  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y177        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.532 r  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.557     6.089    design_1_i/proc_sys_reset_3/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.117 r  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3224, routed)        1.652     7.769    design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/s00_axi_aresetn
    SLICE_X1Y57          FDCE                                         f  design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/SIZE_D_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000    10.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797    11.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    12.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238    12.679    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.703 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.945    14.648    design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/s00_axi_aclk
    SLICE_X1Y57          FDCE                                         r  design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/SIZE_D_reg[10]/C
                         clock pessimism             -0.407    14.241    
                         clock uncertainty           -0.068    14.173    
    SLICE_X1Y57          FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.072    14.101    design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/SIZE_D_reg[10]
  -------------------------------------------------------------------
                         required time                         14.101    
                         arrival time                          -7.769    
  -------------------------------------------------------------------
                         slack                                  6.332    

Slack (MET) :             6.332ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/SIZE_D_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@10.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.124ns (3.720%)  route 3.209ns (96.280%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.648ns = ( 14.648 - 10.000 ) 
    Source Clock Delay      (SCD):    4.436ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.236ns (routing 1.071ns, distribution 1.165ns)
  Clock Net Delay (Destination): 1.945ns (routing 0.975ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268     2.172    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.200 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       2.236     4.436    design_1_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X15Y177        FDRE                                         r  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y177        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.532 r  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.557     6.089    design_1_i/proc_sys_reset_3/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.117 r  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3224, routed)        1.652     7.769    design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/s00_axi_aresetn
    SLICE_X1Y57          FDCE                                         f  design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/SIZE_D_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000    10.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797    11.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    12.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238    12.679    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.703 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.945    14.648    design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/s00_axi_aclk
    SLICE_X1Y57          FDCE                                         r  design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/SIZE_D_reg[11]/C
                         clock pessimism             -0.407    14.241    
                         clock uncertainty           -0.068    14.173    
    SLICE_X1Y57          FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.072    14.101    design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/SIZE_D_reg[11]
  -------------------------------------------------------------------
                         required time                         14.101    
                         arrival time                          -7.769    
  -------------------------------------------------------------------
                         slack                                  6.332    

Slack (MET) :             6.332ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/SIZE_D_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@10.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.124ns (3.720%)  route 3.209ns (96.280%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.648ns = ( 14.648 - 10.000 ) 
    Source Clock Delay      (SCD):    4.436ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.236ns (routing 1.071ns, distribution 1.165ns)
  Clock Net Delay (Destination): 1.945ns (routing 0.975ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268     2.172    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.200 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       2.236     4.436    design_1_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X15Y177        FDRE                                         r  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y177        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.532 r  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.557     6.089    design_1_i/proc_sys_reset_3/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.117 r  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3224, routed)        1.652     7.769    design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/s00_axi_aresetn
    SLICE_X1Y57          FDCE                                         f  design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/SIZE_D_reg[16]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000    10.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797    11.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    12.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238    12.679    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.703 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.945    14.648    design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/s00_axi_aclk
    SLICE_X1Y57          FDCE                                         r  design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/SIZE_D_reg[16]/C
                         clock pessimism             -0.407    14.241    
                         clock uncertainty           -0.068    14.173    
    SLICE_X1Y57          FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.072    14.101    design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/SIZE_D_reg[16]
  -------------------------------------------------------------------
                         required time                         14.101    
                         arrival time                          -7.769    
  -------------------------------------------------------------------
                         slack                                  6.332    

Slack (MET) :             6.332ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/SIZE_D_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@10.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.124ns (3.720%)  route 3.209ns (96.280%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.648ns = ( 14.648 - 10.000 ) 
    Source Clock Delay      (SCD):    4.436ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.236ns (routing 1.071ns, distribution 1.165ns)
  Clock Net Delay (Destination): 1.945ns (routing 0.975ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268     2.172    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.200 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       2.236     4.436    design_1_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X15Y177        FDRE                                         r  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y177        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.532 r  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.557     6.089    design_1_i/proc_sys_reset_3/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.117 r  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3224, routed)        1.652     7.769    design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/s00_axi_aresetn
    SLICE_X1Y57          FDCE                                         f  design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/SIZE_D_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000    10.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797    11.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    12.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238    12.679    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.703 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.945    14.648    design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/s00_axi_aclk
    SLICE_X1Y57          FDCE                                         r  design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/SIZE_D_reg[9]/C
                         clock pessimism             -0.407    14.241    
                         clock uncertainty           -0.068    14.173    
    SLICE_X1Y57          FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.072    14.101    design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/SIZE_D_reg[9]
  -------------------------------------------------------------------
                         required time                         14.101    
                         arrival time                          -7.769    
  -------------------------------------------------------------------
                         slack                                  6.332    

Slack (MET) :             6.334ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/SIZE_D_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@10.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 0.124ns (3.722%)  route 3.207ns (96.278%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.648ns = ( 14.648 - 10.000 ) 
    Source Clock Delay      (SCD):    4.436ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.236ns (routing 1.071ns, distribution 1.165ns)
  Clock Net Delay (Destination): 1.945ns (routing 0.975ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268     2.172    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.200 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       2.236     4.436    design_1_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X15Y177        FDRE                                         r  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y177        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.532 r  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.557     6.089    design_1_i/proc_sys_reset_3/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.117 r  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3224, routed)        1.650     7.767    design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/s00_axi_aresetn
    SLICE_X1Y56          FDCE                                         f  design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/SIZE_D_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000    10.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797    11.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    12.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238    12.679    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.703 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.945    14.648    design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/s00_axi_aclk
    SLICE_X1Y56          FDCE                                         r  design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/SIZE_D_reg[12]/C
                         clock pessimism             -0.407    14.241    
                         clock uncertainty           -0.068    14.173    
    SLICE_X1Y56          FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.072    14.101    design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/SIZE_D_reg[12]
  -------------------------------------------------------------------
                         required time                         14.101    
                         arrival time                          -7.767    
  -------------------------------------------------------------------
                         slack                                  6.334    

Slack (MET) :             6.334ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/SIZE_D_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@10.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 0.124ns (3.722%)  route 3.207ns (96.278%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.648ns = ( 14.648 - 10.000 ) 
    Source Clock Delay      (SCD):    4.436ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.236ns (routing 1.071ns, distribution 1.165ns)
  Clock Net Delay (Destination): 1.945ns (routing 0.975ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268     2.172    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.200 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       2.236     4.436    design_1_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X15Y177        FDRE                                         r  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y177        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.532 r  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.557     6.089    design_1_i/proc_sys_reset_3/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.117 r  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3224, routed)        1.650     7.767    design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/s00_axi_aresetn
    SLICE_X1Y56          FDCE                                         f  design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/SIZE_D_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000    10.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797    11.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    12.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238    12.679    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.703 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.945    14.648    design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/s00_axi_aclk
    SLICE_X1Y56          FDCE                                         r  design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/SIZE_D_reg[13]/C
                         clock pessimism             -0.407    14.241    
                         clock uncertainty           -0.068    14.173    
    SLICE_X1Y56          FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.072    14.101    design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/SIZE_D_reg[13]
  -------------------------------------------------------------------
                         required time                         14.101    
                         arrival time                          -7.767    
  -------------------------------------------------------------------
                         slack                                  6.334    

Slack (MET) :             6.334ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/SIZE_D_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@10.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 0.124ns (3.722%)  route 3.207ns (96.278%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.648ns = ( 14.648 - 10.000 ) 
    Source Clock Delay      (SCD):    4.436ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.236ns (routing 1.071ns, distribution 1.165ns)
  Clock Net Delay (Destination): 1.945ns (routing 0.975ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268     2.172    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.200 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       2.236     4.436    design_1_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X15Y177        FDRE                                         r  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y177        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.532 r  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.557     6.089    design_1_i/proc_sys_reset_3/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.117 r  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3224, routed)        1.650     7.767    design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/s00_axi_aresetn
    SLICE_X1Y56          FDCE                                         f  design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/SIZE_D_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000    10.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797    11.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    12.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238    12.679    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.703 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.945    14.648    design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/s00_axi_aclk
    SLICE_X1Y56          FDCE                                         r  design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/SIZE_D_reg[2]/C
                         clock pessimism             -0.407    14.241    
                         clock uncertainty           -0.068    14.173    
    SLICE_X1Y56          FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.072    14.101    design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/SIZE_D_reg[2]
  -------------------------------------------------------------------
                         required time                         14.101    
                         arrival time                          -7.767    
  -------------------------------------------------------------------
                         slack                                  6.334    

Slack (MET) :             6.334ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/SIZE_D_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@10.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 0.124ns (3.722%)  route 3.207ns (96.278%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.648ns = ( 14.648 - 10.000 ) 
    Source Clock Delay      (SCD):    4.436ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.236ns (routing 1.071ns, distribution 1.165ns)
  Clock Net Delay (Destination): 1.945ns (routing 0.975ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268     2.172    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.200 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       2.236     4.436    design_1_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X15Y177        FDRE                                         r  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y177        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.532 r  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.557     6.089    design_1_i/proc_sys_reset_3/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.117 r  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3224, routed)        1.650     7.767    design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/s00_axi_aresetn
    SLICE_X1Y56          FDCE                                         f  design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/SIZE_D_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000    10.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797    11.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    12.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238    12.679    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.703 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.945    14.648    design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/s00_axi_aclk
    SLICE_X1Y56          FDCE                                         r  design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/SIZE_D_reg[5]/C
                         clock pessimism             -0.407    14.241    
                         clock uncertainty           -0.068    14.173    
    SLICE_X1Y56          FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.072    14.101    design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/SIZE_D_reg[5]
  -------------------------------------------------------------------
                         required time                         14.101    
                         arrival time                          -7.767    
  -------------------------------------------------------------------
                         slack                                  6.334    

Slack (MET) :             6.334ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/SIZE_D_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@10.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 0.124ns (3.722%)  route 3.207ns (96.278%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.648ns = ( 14.648 - 10.000 ) 
    Source Clock Delay      (SCD):    4.436ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.236ns (routing 1.071ns, distribution 1.165ns)
  Clock Net Delay (Destination): 1.945ns (routing 0.975ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268     2.172    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.200 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       2.236     4.436    design_1_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X15Y177        FDRE                                         r  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y177        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.532 r  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.557     6.089    design_1_i/proc_sys_reset_3/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.117 r  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3224, routed)        1.650     7.767    design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/s00_axi_aresetn
    SLICE_X1Y56          FDCE                                         f  design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/SIZE_D_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000    10.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797    11.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    12.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238    12.679    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.703 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.945    14.648    design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/s00_axi_aclk
    SLICE_X1Y56          FDCE                                         r  design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/SIZE_D_reg[8]/C
                         clock pessimism             -0.407    14.241    
                         clock uncertainty           -0.068    14.173    
    SLICE_X1Y56          FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.072    14.101    design_1_i/PWM_IP_1/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/SIZE_D_reg[8]
  -------------------------------------------------------------------
                         required time                         14.101    
                         arrival time                          -7.767    
  -------------------------------------------------------------------
                         slack                                  6.334    

Slack (MET) :             6.335ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_IP_5/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/SIZE_D_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@10.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.330ns  (logic 0.124ns (3.724%)  route 3.206ns (96.276%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.648ns = ( 14.648 - 10.000 ) 
    Source Clock Delay      (SCD):    4.436ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.236ns (routing 1.071ns, distribution 1.165ns)
  Clock Net Delay (Destination): 1.945ns (routing 0.975ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.010     2.010    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.106     1.904 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268     2.172    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.200 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       2.236     4.436    design_1_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X15Y177        FDRE                                         r  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y177        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.532 r  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.557     6.089    design_1_i/proc_sys_reset_3/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.117 r  design_1_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3224, routed)        1.649     7.766    design_1_i/PWM_IP_5/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/s00_axi_aresetn
    SLICE_X9Y45          FDCE                                         f  design_1_i/PWM_IP_5/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/SIZE_D_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000    10.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.797    11.797    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    12.441 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238    12.679    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.703 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.945    14.648    design_1_i/PWM_IP_5/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/s00_axi_aclk
    SLICE_X9Y45          FDCE                                         r  design_1_i/PWM_IP_5/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/SIZE_D_reg[10]/C
                         clock pessimism             -0.407    14.241    
                         clock uncertainty           -0.068    14.173    
    SLICE_X9Y45          FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.072    14.101    design_1_i/PWM_IP_5/inst/PWM_IP_v1_0_S00_AXI_inst/u_PWM_rev00/SIZE_D_reg[10]
  -------------------------------------------------------------------
                         required time                         14.101    
                         arrival time                          -7.766    
  -------------------------------------------------------------------
                         slack                                  6.335    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.053ns (25.378%)  route 0.156ns (74.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Net Delay (Source):      1.117ns (routing 0.540ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.599ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.019     1.019    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.249 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.401    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.418 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.117     2.535    design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y142         FDPE                                         r  design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y142         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.574 f  design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.058     2.632    design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X7Y142         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.014     2.646 f  design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.098     2.744    design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X8Y144         FDCE                                         f  design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.143     1.143    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.848 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     1.021    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.040 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.257     2.297    design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y144         FDCE                                         r  design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.287     2.584    
    SLICE_X8Y144         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     2.564    design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.053ns (25.378%)  route 0.156ns (74.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Net Delay (Source):      1.117ns (routing 0.540ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.599ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.019     1.019    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.249 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.401    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.418 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.117     2.535    design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y142         FDPE                                         r  design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y142         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.574 f  design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.058     2.632    design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X7Y142         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.014     2.646 f  design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.098     2.744    design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X8Y144         FDCE                                         f  design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.143     1.143    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.848 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     1.021    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.040 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.257     2.297    design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y144         FDCE                                         r  design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.287     2.584    
    SLICE_X8Y144         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     2.564    design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.053ns (25.378%)  route 0.156ns (74.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Net Delay (Source):      1.117ns (routing 0.540ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.599ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.019     1.019    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.249 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.401    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.418 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.117     2.535    design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y142         FDPE                                         r  design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y142         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.574 f  design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.058     2.632    design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X7Y142         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.014     2.646 f  design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.098     2.744    design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X8Y144         FDCE                                         f  design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.143     1.143    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.848 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     1.021    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.040 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.257     2.297    design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y144         FDCE                                         r  design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.287     2.584    
    SLICE_X8Y144         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     2.564    design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.053ns (25.378%)  route 0.156ns (74.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Net Delay (Source):      1.117ns (routing 0.540ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.599ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.019     1.019    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.249 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.401    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.418 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.117     2.535    design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y142         FDPE                                         r  design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y142         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.574 f  design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.058     2.632    design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X7Y142         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.014     2.646 f  design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.098     2.744    design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y144         FDCE                                         f  design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.143     1.143    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.848 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     1.021    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.040 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.257     2.297    design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y144         FDCE                                         r  design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.287     2.584    
    SLICE_X8Y144         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.564    design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.053ns (25.378%)  route 0.156ns (74.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Net Delay (Source):      1.117ns (routing 0.540ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.599ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.019     1.019    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.249 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.401    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.418 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.117     2.535    design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y142         FDPE                                         r  design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y142         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.574 f  design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.058     2.632    design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X7Y142         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.014     2.646 f  design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.098     2.744    design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y144         FDCE                                         f  design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.143     1.143    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.848 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     1.021    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.040 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.257     2.297    design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y144         FDCE                                         r  design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.287     2.584    
    SLICE_X8Y144         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     2.564    design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.053ns (25.378%)  route 0.156ns (74.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Net Delay (Source):      1.117ns (routing 0.540ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.599ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.019     1.019    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.249 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.401    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.418 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.117     2.535    design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y142         FDPE                                         r  design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y142         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.574 f  design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.058     2.632    design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X7Y142         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.014     2.646 f  design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.098     2.744    design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y144         FDCE                                         f  design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.143     1.143    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.848 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     1.021    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.040 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.257     2.297    design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y144         FDCE                                         r  design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.287     2.584    
    SLICE_X8Y144         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.564    design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.053ns (25.378%)  route 0.156ns (74.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Net Delay (Source):      1.117ns (routing 0.540ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.599ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.019     1.019    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.249 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.401    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.418 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.117     2.535    design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y142         FDPE                                         r  design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y142         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.574 f  design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.058     2.632    design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X7Y142         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.014     2.646 f  design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.098     2.744    design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y144         FDCE                                         f  design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.143     1.143    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.848 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     1.021    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.040 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.257     2.297    design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y144         FDCE                                         r  design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.287     2.584    
    SLICE_X8Y144         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     2.564    design_1_i/axi_interconnect_hpc0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.062ns (29.071%)  route 0.151ns (70.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    -0.286ns
  Clock Net Delay (Source):      1.115ns (routing 0.540ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.258ns (routing 0.599ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.019     1.019    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.249 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.401    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.418 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.115     2.533    design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y0           FDRE                                         r  design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.573 f  design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.075     2.648    design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X7Y1           LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     2.670 f  design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.076     2.746    design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X8Y0           FDCE                                         f  design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.143     1.143    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.848 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     1.021    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.040 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.258     2.298    design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y0           FDCE                                         r  design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.286     2.584    
    SLICE_X8Y0           FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     2.564    design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.062ns (29.071%)  route 0.151ns (70.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    -0.286ns
  Clock Net Delay (Source):      1.115ns (routing 0.540ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.258ns (routing 0.599ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.019     1.019    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.249 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.401    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.418 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.115     2.533    design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y0           FDRE                                         r  design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.573 f  design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.075     2.648    design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X7Y1           LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     2.670 f  design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.076     2.746    design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X8Y0           FDCE                                         f  design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.143     1.143    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.848 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     1.021    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.040 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.258     2.298    design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y0           FDCE                                         r  design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.286     2.584    
    SLICE_X8Y0           FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     2.564    design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.062ns (29.071%)  route 0.151ns (70.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    -0.286ns
  Clock Net Delay (Source):      1.115ns (routing 0.540ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.258ns (routing 0.599ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.019     1.019    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.249 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.401    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.418 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.115     2.533    design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y0           FDRE                                         r  design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.573 f  design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.075     2.648    design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X7Y1           LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     2.670 f  design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.076     2.746    design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X8Y0           FDCE                                         f  design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y66        BUFG_PS                      0.000     0.000 r  design_1_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.143     1.143    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.848 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     1.021    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.040 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=17095, routed)       1.258     2.298    design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y0           FDCE                                         r  design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.286     2.584    
    SLICE_X8Y0           FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     2.564    design_1_i/interconnect_axihpm0fpd/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  0.182    





