

================================================================
== Vitis HLS Report for 'ClefiaF1Xor_2'
================================================================
* Date:           Tue Dec  6 19:10:08 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.998 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    4|    4|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 4, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.10>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%rk_offset_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rk_offset"   --->   Operation 10 'read' 'rk_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_offset_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %src_offset"   --->   Operation 11 'read' 'src_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rk_offset_cast1 = zext i8 %rk_offset_read"   --->   Operation 12 'zext' 'rk_offset_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%src_offset_cast = zext i5 %src_offset_read"   --->   Operation 13 'zext' 'src_offset_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%rk_addr = getelementptr i8 %rk, i64 0, i64 %rk_offset_cast1" [clefia.c:121]   --->   Operation 14 'getelementptr' 'rk_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%src_addr = getelementptr i8 %src, i64 0, i64 %src_offset_cast" [clefia.c:121]   --->   Operation 15 'getelementptr' 'src_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (2.32ns)   --->   "%src_load = load i5 %src_addr" [clefia.c:124]   --->   Operation 16 'load' 'src_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 17 [2/2] (3.25ns)   --->   "%rk_load = load i9 %rk_addr" [clefia.c:124]   --->   Operation 17 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_1 : Operation 18 [1/1] (1.78ns)   --->   "%add_ln121_26 = add i5 %src_offset_read, i5 1" [clefia.c:121]   --->   Operation 18 'add' 'add_ln121_26' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln121_61 = zext i5 %add_ln121_26" [clefia.c:121]   --->   Operation 19 'zext' 'zext_ln121_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%src_addr_8 = getelementptr i8 %src, i64 0, i64 %zext_ln121_61" [clefia.c:121]   --->   Operation 20 'getelementptr' 'src_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (2.32ns)   --->   "%src_load_8 = load i5 %src_addr_8" [clefia.c:124]   --->   Operation 21 'load' 'src_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%dst_offset_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %dst_offset"   --->   Operation 22 'read' 'dst_offset_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%dst_offset_cast = zext i5 %dst_offset_read"   --->   Operation 23 'zext' 'dst_offset_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%rk_offset_cast = zext i8 %rk_offset_read"   --->   Operation 24 'zext' 'rk_offset_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/2] (2.32ns)   --->   "%src_load = load i5 %src_addr" [clefia.c:124]   --->   Operation 25 'load' 'src_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 26 [1/2] (3.25ns)   --->   "%rk_load = load i9 %rk_addr" [clefia.c:124]   --->   Operation 26 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_2 : Operation 27 [1/1] (0.99ns)   --->   "%xor_ln124 = xor i8 %rk_load, i8 %src_load" [clefia.c:124]   --->   Operation 27 'xor' 'xor_ln124' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.91ns)   --->   "%add_ln121 = add i9 %rk_offset_cast, i9 1" [clefia.c:121]   --->   Operation 28 'add' 'add_ln121' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i9 %add_ln121" [clefia.c:121]   --->   Operation 29 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%rk_addr_19 = getelementptr i8 %rk, i64 0, i64 %zext_ln121" [clefia.c:121]   --->   Operation 30 'getelementptr' 'rk_addr_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/2] (2.32ns)   --->   "%src_load_8 = load i5 %src_addr_8" [clefia.c:124]   --->   Operation 31 'load' 'src_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 32 [2/2] (3.25ns)   --->   "%rk_load_4 = load i9 %rk_addr_19" [clefia.c:124]   --->   Operation 32 'load' 'rk_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_2 : Operation 33 [1/1] (1.78ns)   --->   "%add_ln121_28 = add i5 %src_offset_read, i5 2" [clefia.c:121]   --->   Operation 33 'add' 'add_ln121_28' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln121_63 = zext i5 %add_ln121_28" [clefia.c:121]   --->   Operation 34 'zext' 'zext_ln121_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%src_addr_9 = getelementptr i8 %src, i64 0, i64 %zext_ln121_63" [clefia.c:121]   --->   Operation 35 'getelementptr' 'src_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (2.32ns)   --->   "%src_load_9 = load i5 %src_addr_9" [clefia.c:124]   --->   Operation 36 'load' 'src_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 37 [1/1] (1.78ns)   --->   "%add_ln121_30 = add i5 %src_offset_read, i5 3" [clefia.c:121]   --->   Operation 37 'add' 'add_ln121_30' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln121_65 = zext i5 %add_ln121_30" [clefia.c:121]   --->   Operation 38 'zext' 'zext_ln121_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%src_addr_10 = getelementptr i8 %src, i64 0, i64 %zext_ln121_65" [clefia.c:121]   --->   Operation 39 'getelementptr' 'src_addr_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (2.32ns)   --->   "%src_load_10 = load i5 %src_addr_10" [clefia.c:124]   --->   Operation 40 'load' 'src_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%dst_addr = getelementptr i8 %dst, i64 0, i64 %dst_offset_cast" [clefia.c:114]   --->   Operation 41 'getelementptr' 'dst_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load, i5 %dst_addr" [clefia.c:117]   --->   Operation 42 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 43 [1/1] (1.78ns)   --->   "%add_ln114 = add i5 %dst_offset_read, i5 1" [clefia.c:114]   --->   Operation 43 'add' 'add_ln114' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i5 %add_ln114" [clefia.c:114]   --->   Operation 44 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%dst_addr_8 = getelementptr i8 %dst, i64 0, i64 %zext_ln114" [clefia.c:114]   --->   Operation 45 'getelementptr' 'dst_addr_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load_8, i5 %dst_addr_8" [clefia.c:117]   --->   Operation 46 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 5.16>
ST_3 : Operation 47 [1/2] (3.25ns)   --->   "%rk_load_4 = load i9 %rk_addr_19" [clefia.c:124]   --->   Operation 47 'load' 'rk_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_3 : Operation 48 [1/1] (0.99ns)   --->   "%xor_ln124_1 = xor i8 %rk_load_4, i8 %src_load_8" [clefia.c:124]   --->   Operation 48 'xor' 'xor_ln124_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.91ns)   --->   "%add_ln121_27 = add i9 %rk_offset_cast, i9 2" [clefia.c:121]   --->   Operation 49 'add' 'add_ln121_27' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln121_62 = zext i9 %add_ln121_27" [clefia.c:121]   --->   Operation 50 'zext' 'zext_ln121_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%rk_addr_20 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_62" [clefia.c:121]   --->   Operation 51 'getelementptr' 'rk_addr_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/2] (2.32ns)   --->   "%src_load_9 = load i5 %src_addr_9" [clefia.c:124]   --->   Operation 52 'load' 'src_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 53 [2/2] (3.25ns)   --->   "%rk_load_5 = load i9 %rk_addr_20" [clefia.c:124]   --->   Operation 53 'load' 'rk_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_3 : Operation 54 [1/2] (2.32ns)   --->   "%src_load_10 = load i5 %src_addr_10" [clefia.c:124]   --->   Operation 54 'load' 'src_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i8 %xor_ln124" [clefia.c:173]   --->   Operation 55 'zext' 'zext_ln173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%clefia_s1_addr = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173" [clefia.c:173]   --->   Operation 56 'getelementptr' 'clefia_s1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (3.25ns)   --->   "%z = load i8 %clefia_s1_addr" [clefia.c:173]   --->   Operation 57 'load' 'z' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 58 [1/1] (1.78ns)   --->   "%add_ln114_1 = add i5 %dst_offset_read, i5 2" [clefia.c:114]   --->   Operation 58 'add' 'add_ln114_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln114_3 = zext i5 %add_ln114_1" [clefia.c:114]   --->   Operation 59 'zext' 'zext_ln114_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%dst_addr_9 = getelementptr i8 %dst, i64 0, i64 %zext_ln114_3" [clefia.c:114]   --->   Operation 60 'getelementptr' 'dst_addr_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load_9, i5 %dst_addr_9" [clefia.c:117]   --->   Operation 61 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 62 [1/1] (1.78ns)   --->   "%add_ln114_2 = add i5 %dst_offset_read, i5 3" [clefia.c:114]   --->   Operation 62 'add' 'add_ln114_2' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln114_4 = zext i5 %add_ln114_2" [clefia.c:114]   --->   Operation 63 'zext' 'zext_ln114_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%dst_addr_10 = getelementptr i8 %dst, i64 0, i64 %zext_ln114_4" [clefia.c:114]   --->   Operation 64 'getelementptr' 'dst_addr_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load_10, i5 %dst_addr_10" [clefia.c:117]   --->   Operation 65 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 6.99>
ST_4 : Operation 66 [1/2] (3.25ns)   --->   "%rk_load_5 = load i9 %rk_addr_20" [clefia.c:124]   --->   Operation 66 'load' 'rk_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_4 : Operation 67 [1/1] (0.99ns)   --->   "%xor_ln124_36 = xor i8 %rk_load_5, i8 %src_load_9" [clefia.c:124]   --->   Operation 67 'xor' 'xor_ln124_36' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (1.91ns)   --->   "%add_ln121_29 = add i9 %rk_offset_cast, i9 3" [clefia.c:121]   --->   Operation 68 'add' 'add_ln121_29' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln121_64 = zext i9 %add_ln121_29" [clefia.c:121]   --->   Operation 69 'zext' 'zext_ln121_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%rk_addr_21 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_64" [clefia.c:121]   --->   Operation 70 'getelementptr' 'rk_addr_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [2/2] (3.25ns)   --->   "%rk_load_6 = load i9 %rk_addr_21" [clefia.c:124]   --->   Operation 71 'load' 'rk_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_4 : Operation 72 [1/2] (3.25ns)   --->   "%z = load i8 %clefia_s1_addr" [clefia.c:173]   --->   Operation 72 'load' 'z' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i8 %xor_ln124_1" [clefia.c:174]   --->   Operation 73 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%clefia_s0_addr = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174" [clefia.c:174]   --->   Operation 74 'getelementptr' 'clefia_s0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (3.25ns)   --->   "%z_4 = load i8 %clefia_s0_addr" [clefia.c:174]   --->   Operation 75 'load' 'z_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_18)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z, i32 7" [clefia.c:131]   --->   Operation 76 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_18)   --->   "%xor_ln132_18 = xor i8 %z, i8 14" [clefia.c:132]   --->   Operation 77 'xor' 'xor_ln132_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_18 = select i1 %tmp_44, i8 %xor_ln132_18, i8 %z" [clefia.c:131]   --->   Operation 78 'select' 'select_ln131_18' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln134_18 = trunc i8 %select_ln131_18" [clefia.c:134]   --->   Operation 79 'trunc' 'trunc_ln134_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_18, i32 7" [clefia.c:134]   --->   Operation 80 'bitselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%x_assign_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_18, i1 %tmp_45" [clefia.c:134]   --->   Operation 81 'bitconcatenate' 'x_assign_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_19)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_18, i32 6" [clefia.c:131]   --->   Operation 82 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_19)   --->   "%xor_ln132_19 = xor i8 %x_assign_3, i8 14" [clefia.c:132]   --->   Operation 83 'xor' 'xor_ln132_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_19 = select i1 %tmp_46, i8 %xor_ln132_19, i8 %x_assign_3" [clefia.c:131]   --->   Operation 84 'select' 'select_ln131_19' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln134_19 = trunc i8 %select_ln131_19" [clefia.c:134]   --->   Operation 85 'trunc' 'trunc_ln134_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_19, i32 7" [clefia.c:134]   --->   Operation 86 'bitselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%x_assign_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_19, i1 %tmp_47" [clefia.c:134]   --->   Operation 87 'bitconcatenate' 'x_assign_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_20)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_19, i32 6" [clefia.c:131]   --->   Operation 88 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_20)   --->   "%xor_ln132_20 = xor i8 %x_assign_4, i8 14" [clefia.c:132]   --->   Operation 89 'xor' 'xor_ln132_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_20 = select i1 %tmp_48, i8 %xor_ln132_20, i8 %x_assign_4" [clefia.c:131]   --->   Operation 90 'select' 'select_ln131_20' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln134_20 = trunc i8 %select_ln131_20" [clefia.c:134]   --->   Operation 91 'trunc' 'trunc_ln134_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_20, i32 7" [clefia.c:134]   --->   Operation 92 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.99>
ST_5 : Operation 93 [1/2] (3.25ns)   --->   "%rk_load_6 = load i9 %rk_addr_21" [clefia.c:124]   --->   Operation 93 'load' 'rk_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_5 : Operation 94 [1/1] (0.99ns)   --->   "%xor_ln124_3 = xor i8 %rk_load_6, i8 %src_load_10" [clefia.c:124]   --->   Operation 94 'xor' 'xor_ln124_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/2] (3.25ns)   --->   "%z_4 = load i8 %clefia_s0_addr" [clefia.c:174]   --->   Operation 95 'load' 'z_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln175 = zext i8 %xor_ln124_36" [clefia.c:175]   --->   Operation 96 'zext' 'zext_ln175' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%clefia_s1_addr_1 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175" [clefia.c:175]   --->   Operation 97 'getelementptr' 'clefia_s1_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [2/2] (3.25ns)   --->   "%z_5 = load i8 %clefia_s1_addr_1" [clefia.c:175]   --->   Operation 98 'load' 'z_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln131)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_4, i32 7" [clefia.c:131]   --->   Operation 99 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln131)   --->   "%xor_ln132 = xor i8 %z_4, i8 14" [clefia.c:132]   --->   Operation 100 'xor' 'xor_ln132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131 = select i1 %tmp, i8 %xor_ln132, i8 %z_4" [clefia.c:131]   --->   Operation 101 'select' 'select_ln131' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i8 %select_ln131" [clefia.c:134]   --->   Operation 102 'trunc' 'trunc_ln134' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 7" [clefia.c:134]   --->   Operation 103 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%x_assign_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134, i1 %tmp_31" [clefia.c:134]   --->   Operation 104 'bitconcatenate' 'x_assign_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_12)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 6" [clefia.c:131]   --->   Operation 105 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_12)   --->   "%xor_ln132_12 = xor i8 %x_assign_s, i8 14" [clefia.c:132]   --->   Operation 106 'xor' 'xor_ln132_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_12 = select i1 %tmp_32, i8 %xor_ln132_12, i8 %x_assign_s" [clefia.c:131]   --->   Operation 107 'select' 'select_ln131_12' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln134_12 = trunc i8 %select_ln131_12" [clefia.c:134]   --->   Operation 108 'trunc' 'trunc_ln134_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_12, i32 7" [clefia.c:134]   --->   Operation 109 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%x_assign_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_12, i1 %tmp_33" [clefia.c:134]   --->   Operation 110 'bitconcatenate' 'x_assign_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_13)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_12, i32 6" [clefia.c:131]   --->   Operation 111 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_13)   --->   "%xor_ln132_13 = xor i8 %x_assign_8, i8 14" [clefia.c:132]   --->   Operation 112 'xor' 'xor_ln132_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_13 = select i1 %tmp_34, i8 %xor_ln132_13, i8 %x_assign_8" [clefia.c:131]   --->   Operation 113 'select' 'select_ln131_13' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln134_13 = trunc i8 %select_ln131_13" [clefia.c:134]   --->   Operation 114 'trunc' 'trunc_ln134_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_13, i32 7" [clefia.c:134]   --->   Operation 115 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.99ns)   --->   "%xor_ln180 = xor i8 %x_assign_s, i8 %x_assign_3" [clefia.c:180]   --->   Operation 116 'xor' 'xor_ln180' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.99>
ST_6 : Operation 117 [1/2] (3.25ns)   --->   "%z_5 = load i8 %clefia_s1_addr_1" [clefia.c:175]   --->   Operation 117 'load' 'z_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i8 %xor_ln124_3" [clefia.c:176]   --->   Operation 118 'zext' 'zext_ln176' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%clefia_s0_addr_1 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176" [clefia.c:176]   --->   Operation 119 'getelementptr' 'clefia_s0_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [2/2] (3.25ns)   --->   "%z_6 = load i8 %clefia_s0_addr_1" [clefia.c:176]   --->   Operation 120 'load' 'z_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_14)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_5, i32 7" [clefia.c:131]   --->   Operation 121 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_14)   --->   "%xor_ln132_14 = xor i8 %z_5, i8 14" [clefia.c:132]   --->   Operation 122 'xor' 'xor_ln132_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_14 = select i1 %tmp_36, i8 %xor_ln132_14, i8 %z_5" [clefia.c:131]   --->   Operation 123 'select' 'select_ln131_14' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln134_14 = trunc i8 %select_ln131_14" [clefia.c:134]   --->   Operation 124 'trunc' 'trunc_ln134_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_14, i32 7" [clefia.c:134]   --->   Operation 125 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%x_assign_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_14, i1 %tmp_37" [clefia.c:134]   --->   Operation 126 'bitconcatenate' 'x_assign_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_21)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_14, i32 6" [clefia.c:131]   --->   Operation 127 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_21)   --->   "%xor_ln132_21 = xor i8 %x_assign_9, i8 14" [clefia.c:132]   --->   Operation 128 'xor' 'xor_ln132_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_21 = select i1 %tmp_50, i8 %xor_ln132_21, i8 %x_assign_9" [clefia.c:131]   --->   Operation 129 'select' 'select_ln131_21' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln134_21 = trunc i8 %select_ln131_21" [clefia.c:134]   --->   Operation 130 'trunc' 'trunc_ln134_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_21, i32 7" [clefia.c:134]   --->   Operation 131 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%x_assign_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_21, i1 %tmp_51" [clefia.c:134]   --->   Operation 132 'bitconcatenate' 'x_assign_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_22)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_21, i32 6" [clefia.c:131]   --->   Operation 133 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_22)   --->   "%xor_ln132_22 = xor i8 %x_assign_5, i8 14" [clefia.c:132]   --->   Operation 134 'xor' 'xor_ln132_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_22 = select i1 %tmp_52, i8 %xor_ln132_22, i8 %x_assign_5" [clefia.c:131]   --->   Operation 135 'select' 'select_ln131_22' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln134_22 = trunc i8 %select_ln131_22" [clefia.c:134]   --->   Operation 136 'trunc' 'trunc_ln134_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_22, i32 7" [clefia.c:134]   --->   Operation 137 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.99>
ST_7 : Operation 138 [1/2] (3.25ns)   --->   "%z_6 = load i8 %clefia_s0_addr_1" [clefia.c:176]   --->   Operation 138 'load' 'z_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_15)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_6, i32 7" [clefia.c:131]   --->   Operation 139 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_15)   --->   "%xor_ln132_15 = xor i8 %z_6, i8 14" [clefia.c:132]   --->   Operation 140 'xor' 'xor_ln132_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_15 = select i1 %tmp_38, i8 %xor_ln132_15, i8 %z_6" [clefia.c:131]   --->   Operation 141 'select' 'select_ln131_15' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln134_15 = trunc i8 %select_ln131_15" [clefia.c:134]   --->   Operation 142 'trunc' 'trunc_ln134_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_15, i32 7" [clefia.c:134]   --->   Operation 143 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%x_assign_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_15, i1 %tmp_39" [clefia.c:134]   --->   Operation 144 'bitconcatenate' 'x_assign_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_16)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_15, i32 6" [clefia.c:131]   --->   Operation 145 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_16)   --->   "%xor_ln132_16 = xor i8 %x_assign_1, i8 14" [clefia.c:132]   --->   Operation 146 'xor' 'xor_ln132_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_16 = select i1 %tmp_40, i8 %xor_ln132_16, i8 %x_assign_1" [clefia.c:131]   --->   Operation 147 'select' 'select_ln131_16' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln134_16 = trunc i8 %select_ln131_16" [clefia.c:134]   --->   Operation 148 'trunc' 'trunc_ln134_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_16, i32 7" [clefia.c:134]   --->   Operation 149 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%x_assign_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_16, i1 %tmp_41" [clefia.c:134]   --->   Operation 150 'bitconcatenate' 'x_assign_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_17)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_16, i32 6" [clefia.c:131]   --->   Operation 151 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_17)   --->   "%xor_ln132_17 = xor i8 %x_assign_2, i8 14" [clefia.c:132]   --->   Operation 152 'xor' 'xor_ln132_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_17 = select i1 %tmp_42, i8 %xor_ln132_17, i8 %x_assign_2" [clefia.c:131]   --->   Operation 153 'select' 'select_ln131_17' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln134_17 = trunc i8 %select_ln131_17" [clefia.c:134]   --->   Operation 154 'trunc' 'trunc_ln134_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_17, i32 7" [clefia.c:134]   --->   Operation 155 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (1.78ns)   --->   "%add_ln121_31 = add i5 %src_offset_read, i5 4" [clefia.c:121]   --->   Operation 156 'add' 'add_ln121_31' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln121_66 = zext i5 %add_ln121_31" [clefia.c:121]   --->   Operation 157 'zext' 'zext_ln121_66' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%src_addr_11 = getelementptr i8 %src, i64 0, i64 %zext_ln121_66" [clefia.c:121]   --->   Operation 158 'getelementptr' 'src_addr_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 159 [2/2] (2.32ns)   --->   "%src_load_11 = load i5 %src_addr_11" [clefia.c:124]   --->   Operation 159 'load' 'src_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 160 [1/1] (1.78ns)   --->   "%add_ln121_33 = add i5 %src_offset_read, i5 5" [clefia.c:121]   --->   Operation 160 'add' 'add_ln121_33' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln121_68 = zext i5 %add_ln121_33" [clefia.c:121]   --->   Operation 161 'zext' 'zext_ln121_68' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%src_addr_12 = getelementptr i8 %src, i64 0, i64 %zext_ln121_68" [clefia.c:121]   --->   Operation 162 'getelementptr' 'src_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 163 [2/2] (2.32ns)   --->   "%src_load_12 = load i5 %src_addr_12" [clefia.c:124]   --->   Operation 163 'load' 'src_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 8 <SV = 7> <Delay = 5.63>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_13, i1 %tmp_35" [clefia.c:134]   --->   Operation 164 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%or_ln134_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_17, i1 %tmp_43" [clefia.c:134]   --->   Operation 165 'bitconcatenate' 'or_ln134_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%or_ln134_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_20, i1 %tmp_49" [clefia.c:134]   --->   Operation 166 'bitconcatenate' 'or_ln134_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%or_ln134_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_22, i1 %tmp_53" [clefia.c:134]   --->   Operation 167 'bitconcatenate' 'or_ln134_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (1.78ns)   --->   "%add_ln121_32 = add i5 %dst_offset_read, i5 4" [clefia.c:121]   --->   Operation 168 'add' 'add_ln121_32' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln121_67 = zext i5 %add_ln121_32" [clefia.c:121]   --->   Operation 169 'zext' 'zext_ln121_67' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%dst_addr_11 = getelementptr i8 %dst, i64 0, i64 %zext_ln121_67" [clefia.c:121]   --->   Operation 170 'getelementptr' 'dst_addr_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 171 [1/2] (2.32ns)   --->   "%src_load_11 = load i5 %src_addr_11" [clefia.c:124]   --->   Operation 171 'load' 'src_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_37)   --->   "%xor_ln124_50 = xor i8 %src_load_11, i8 %x_assign_9" [clefia.c:124]   --->   Operation 172 'xor' 'xor_ln124_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_37)   --->   "%xor_ln124_51 = xor i8 %xor_ln124_50, i8 %z" [clefia.c:124]   --->   Operation 173 'xor' 'xor_ln124_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_37)   --->   "%xor_ln124_52 = xor i8 %x_assign_1, i8 %or_ln134_4" [clefia.c:124]   --->   Operation 174 'xor' 'xor_ln124_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_37)   --->   "%xor_ln124_53 = xor i8 %xor_ln124_52, i8 %or_ln" [clefia.c:124]   --->   Operation 175 'xor' 'xor_ln124_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_37 = xor i8 %xor_ln124_53, i8 %xor_ln124_51" [clefia.c:124]   --->   Operation 176 'xor' 'xor_ln124_37' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_37, i5 %dst_addr_11" [clefia.c:124]   --->   Operation 177 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 178 [1/1] (1.78ns)   --->   "%add_ln121_34 = add i5 %dst_offset_read, i5 5" [clefia.c:121]   --->   Operation 178 'add' 'add_ln121_34' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln121_69 = zext i5 %add_ln121_34" [clefia.c:121]   --->   Operation 179 'zext' 'zext_ln121_69' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (0.00ns)   --->   "%dst_addr_12 = getelementptr i8 %dst, i64 0, i64 %zext_ln121_69" [clefia.c:121]   --->   Operation 180 'getelementptr' 'dst_addr_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 181 [1/2] (2.32ns)   --->   "%src_load_12 = load i5 %src_addr_12" [clefia.c:124]   --->   Operation 181 'load' 'src_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_38)   --->   "%xor_ln124_54 = xor i8 %src_load_12, i8 %or_ln134_7" [clefia.c:124]   --->   Operation 182 'xor' 'xor_ln124_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_38)   --->   "%xor_ln124_55 = xor i8 %xor_ln124_54, i8 %z_4" [clefia.c:124]   --->   Operation 183 'xor' 'xor_ln124_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_38)   --->   "%xor_ln124_56 = xor i8 %x_assign_1, i8 %or_ln134_9" [clefia.c:124]   --->   Operation 184 'xor' 'xor_ln124_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_38)   --->   "%xor_ln124_57 = xor i8 %xor_ln124_56, i8 %x_assign_9" [clefia.c:124]   --->   Operation 185 'xor' 'xor_ln124_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 186 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_38 = xor i8 %xor_ln124_57, i8 %xor_ln124_55" [clefia.c:124]   --->   Operation 186 'xor' 'xor_ln124_38' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 187 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_38, i5 %dst_addr_12" [clefia.c:124]   --->   Operation 187 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 188 [1/1] (1.78ns)   --->   "%add_ln121_35 = add i5 %src_offset_read, i5 6" [clefia.c:121]   --->   Operation 188 'add' 'add_ln121_35' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln121_70 = zext i5 %add_ln121_35" [clefia.c:121]   --->   Operation 189 'zext' 'zext_ln121_70' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%src_addr_13 = getelementptr i8 %src, i64 0, i64 %zext_ln121_70" [clefia.c:121]   --->   Operation 190 'getelementptr' 'src_addr_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 191 [2/2] (2.32ns)   --->   "%src_load_13 = load i5 %src_addr_13" [clefia.c:124]   --->   Operation 191 'load' 'src_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 192 [1/1] (1.78ns)   --->   "%add_ln121_37 = add i5 %src_offset_read, i5 7" [clefia.c:121]   --->   Operation 192 'add' 'add_ln121_37' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln121_72 = zext i5 %add_ln121_37" [clefia.c:121]   --->   Operation 193 'zext' 'zext_ln121_72' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%src_addr_14 = getelementptr i8 %src, i64 0, i64 %zext_ln121_72" [clefia.c:121]   --->   Operation 194 'getelementptr' 'src_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 195 [2/2] (2.32ns)   --->   "%src_load_14 = load i5 %src_addr_14" [clefia.c:124]   --->   Operation 195 'load' 'src_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 9 <SV = 8> <Delay = 5.63>
ST_9 : Operation 196 [1/1] (1.78ns)   --->   "%add_ln121_36 = add i5 %dst_offset_read, i5 6" [clefia.c:121]   --->   Operation 196 'add' 'add_ln121_36' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln121_71 = zext i5 %add_ln121_36" [clefia.c:121]   --->   Operation 197 'zext' 'zext_ln121_71' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 198 [1/1] (0.00ns)   --->   "%dst_addr_13 = getelementptr i8 %dst, i64 0, i64 %zext_ln121_71" [clefia.c:121]   --->   Operation 198 'getelementptr' 'dst_addr_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 199 [1/2] (2.32ns)   --->   "%src_load_13 = load i5 %src_addr_13" [clefia.c:124]   --->   Operation 199 'load' 'src_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_39)   --->   "%xor_ln124_58 = xor i8 %z_5, i8 %src_load_13" [clefia.c:124]   --->   Operation 200 'xor' 'xor_ln124_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_39)   --->   "%xor_ln124_59 = xor i8 %or_ln, i8 %or_ln134_4" [clefia.c:124]   --->   Operation 201 'xor' 'xor_ln124_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_39)   --->   "%xor_ln124_60 = xor i8 %xor_ln124_59, i8 %xor_ln180" [clefia.c:124]   --->   Operation 202 'xor' 'xor_ln124_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 203 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_39 = xor i8 %xor_ln124_60, i8 %xor_ln124_58" [clefia.c:124]   --->   Operation 203 'xor' 'xor_ln124_39' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 204 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_39, i5 %dst_addr_13" [clefia.c:124]   --->   Operation 204 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 205 [1/1] (1.78ns)   --->   "%add_ln121_38 = add i5 %dst_offset_read, i5 7" [clefia.c:121]   --->   Operation 205 'add' 'add_ln121_38' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln121_73 = zext i5 %add_ln121_38" [clefia.c:121]   --->   Operation 206 'zext' 'zext_ln121_73' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "%dst_addr_14 = getelementptr i8 %dst, i64 0, i64 %zext_ln121_73" [clefia.c:121]   --->   Operation 207 'getelementptr' 'dst_addr_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 208 [1/2] (2.32ns)   --->   "%src_load_14 = load i5 %src_addr_14" [clefia.c:124]   --->   Operation 208 'load' 'src_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_40)   --->   "%xor_ln124_61 = xor i8 %z_6, i8 %src_load_14" [clefia.c:124]   --->   Operation 209 'xor' 'xor_ln124_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_40)   --->   "%xor_ln124_62 = xor i8 %or_ln134_7, i8 %or_ln134_9" [clefia.c:124]   --->   Operation 210 'xor' 'xor_ln124_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_40)   --->   "%xor_ln124_63 = xor i8 %xor_ln124_62, i8 %xor_ln180" [clefia.c:124]   --->   Operation 211 'xor' 'xor_ln124_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 212 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_40 = xor i8 %xor_ln124_63, i8 %xor_ln124_61" [clefia.c:124]   --->   Operation 212 'xor' 'xor_ln124_40' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 213 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_40, i5 %dst_addr_14" [clefia.c:124]   --->   Operation 213 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 214 [1/1] (0.00ns)   --->   "%ret_ln186 = ret" [clefia.c:186]   --->   Operation 214 'ret' 'ret_ln186' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.1ns
The critical path consists of the following:
	wire read operation ('src_offset_read') on port 'src_offset' [10]  (0 ns)
	'add' operation ('add_ln121_26', clefia.c:121) [24]  (1.78 ns)
	'getelementptr' operation ('src_addr_8', clefia.c:121) [26]  (0 ns)
	'load' operation ('src_load_8', clefia.c:124) on array 'src' [27]  (2.32 ns)

 <State 2>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln121', clefia.c:121) [21]  (1.92 ns)
	'getelementptr' operation ('rk_addr_19', clefia.c:121) [23]  (0 ns)
	'load' operation ('rk_load_4', clefia.c:124) on array 'rk' [28]  (3.25 ns)

 <State 3>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln121_27', clefia.c:121) [30]  (1.92 ns)
	'getelementptr' operation ('rk_addr_20', clefia.c:121) [32]  (0 ns)
	'load' operation ('rk_load_5', clefia.c:124) on array 'rk' [37]  (3.25 ns)

 <State 4>: 7ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:173) on array 'clefia_s1' [50]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [104]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [110]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [116]  (1.25 ns)

 <State 5>: 7ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:174) on array 'clefia_s0' [53]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [62]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [68]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [74]  (1.25 ns)

 <State 6>: 7ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:175) on array 'clefia_s1' [56]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [80]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [122]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [128]  (1.25 ns)

 <State 7>: 7ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:176) on array 'clefia_s0' [59]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [86]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [92]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [98]  (1.25 ns)

 <State 8>: 5.63ns
The critical path consists of the following:
	'load' operation ('src_load_11', clefia.c:124) on array 'src' [153]  (2.32 ns)
	'xor' operation ('xor_ln124_50', clefia.c:124) [154]  (0 ns)
	'xor' operation ('xor_ln124_51', clefia.c:124) [155]  (0 ns)
	'xor' operation ('xor_ln124_37', clefia.c:124) [158]  (0.99 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_37', clefia.c:124 on array 'dst' [159]  (2.32 ns)

 <State 9>: 5.63ns
The critical path consists of the following:
	'load' operation ('src_load_13', clefia.c:124) on array 'src' [179]  (2.32 ns)
	'xor' operation ('xor_ln124_58', clefia.c:124) [180]  (0 ns)
	'xor' operation ('xor_ln124_39', clefia.c:124) [183]  (0.99 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_39', clefia.c:124 on array 'dst' [184]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
