Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Sep 26 00:36:44 2023
| Host         : LAPTOP-83S8MCUQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DigitalTimer_control_sets_placed.rpt
| Design       : DigitalTimer
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              63 |           16 |
| Yes          | No                    | No                     |              14 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------+--------------------------+------------------+----------------+--------------+
|  Clock Signal  |   Enable Signal   |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------+--------------------------+------------------+----------------+--------------+
|  clkout_BUFG   |                   |                          |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG |                   |                          |                2 |              3 |         1.50 |
|  clkout_BUFG   | hour_h[3]_i_1_n_0 | rst_IBUF                 |                3 |              4 |         1.33 |
|  clkout_BUFG   | hour_l[3]_i_1_n_0 | rst_IBUF                 |                2 |              4 |         2.00 |
|  clkout_BUFG   | min_h[3]_i_1_n_0  | rst_IBUF                 |                2 |              4 |         2.00 |
|  clkout_BUFG   | sec_l[3]_i_1_n_0  | rst_IBUF                 |                2 |              4 |         2.00 |
|  clkout_BUFG   | min_l[3]_i_1_n_0  | rst_IBUF                 |                2 |              4 |         2.00 |
|  clkout_BUFG   | ledtime           |                          |                2 |              4 |         2.00 |
|  clkout_BUFG   | sec_h[3]_i_1_n_0  | rst_IBUF                 |                3 |              4 |         1.33 |
|  ck2_reg_n_0   | p_2_out           |                          |                3 |             10 |         3.33 |
|  ck2_reg_n_0   |                   |                          |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG |                   | ck2                      |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG |                   | clk_/clkcount[0]_i_1_n_0 |                8 |             32 |         4.00 |
+----------------+-------------------+--------------------------+------------------+----------------+--------------+


