#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Dec 14 23:41:34 2021
# Process ID: 13748
# Current directory: C:/Users/dell/Desktop/DDC/Lab5/Final_Project/HexadecimalTest
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5344 C:\Users\dell\Desktop\DDC\Lab5\Final_Project\HexadecimalTest\HexadecimalTest.xpr
# Log file: C:/Users/dell/Desktop/DDC/Lab5/Final_Project/HexadecimalTest/vivado.log
# Journal file: C:/Users/dell/Desktop/DDC/Lab5/Final_Project/HexadecimalTest\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/dell/Desktop/DDC/Lab5/Final_Project/HexadecimalTest/HexadecimalTest.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/M.G/Desktop/MG/Final_Project/HexadecimalTest' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 1201.289 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/dell/Desktop/DDC/Lab5/Final_Project/HexadecimalTest/HexadecimalTest.srcs/sources_1/bd/demo/demo.bd}
Adding component instance block -- xilinx.com:module_ref:AsciiCharsMem:1.0 - AsciiCharsMem_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:module_ref:VGA_timings:1.0 - VGA_timings_0
Adding component instance block -- xilinx.com:module_ref:ScreenBufferMem:1.0 - ScreenBufferMem_0
Adding component instance block -- xilinx.com:module_ref:Debounce_Switch:1.0 - Debounce_Switch_0
Adding component instance block -- xilinx.com:module_ref:Debounce_Switch:1.0 - Debounce_Switch_1
Adding component instance block -- xilinx.com:module_ref:Debounce_Switch:1.0 - Debounce_Switch_2
Adding component instance block -- xilinx.com:module_ref:Debounce_Switch:1.0 - Debounce_Switch_3
Adding component instance block -- xilinx.com:module_ref:VGA_pattern:1.0 - VGA_pattern_0
Adding component instance block -- xilinx.com:module_ref:number_capture_4bit:1.0 - number_capture_4bit_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /AsciiCharsMem_0/iClk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /VGA_timings_0/iClk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /ScreenBufferMem_0/iClk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /VGA_pattern_0/iClk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /number_capture_4bit_0/iClk(undef)
Successfully read diagram <demo> from BD file <C:/Users/dell/Desktop/DDC/Lab5/Final_Project/HexadecimalTest/HexadecimalTest.srcs/sources_1/bd/demo/demo.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1201.289 ; gain = 0.000
regenerate_bd_layout
update_module_reference demo_number_capture_4bit_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/dell/Desktop/DDC/Lab5/Final_Project/HexadecimalTest/HexadecimalTest.srcs/sources_1/bd/demo/demo.bd'
INFO: [IP_Flow 19-1972] Upgraded demo_number_capture_4bit_0_0 from number_capture_4bit_v1_0 1.0 to number_capture_4bit_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /number_capture_4bit_0_upgraded_ipi/iClk(undef)
Wrote  : <C:\Users\dell\Desktop\DDC\Lab5\Final_Project\HexadecimalTest\HexadecimalTest.srcs\sources_1\bd\demo\demo.bd> 
Wrote  : <C:/Users/dell/Desktop/DDC/Lab5/Final_Project/HexadecimalTest/HexadecimalTest.srcs/sources_1/bd/demo/ui/bd_7bd61e03.ui> 
update_module_reference demo_VGA_pattern_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/dell/Desktop/DDC/Lab5/Final_Project/HexadecimalTest/HexadecimalTest.srcs/sources_1/bd/demo/demo.bd'
INFO: [IP_Flow 19-1972] Upgraded demo_VGA_pattern_0_0 from VGA_pattern_v1_0 1.0 to VGA_pattern_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /VGA_pattern_0_upgraded_ipi/iClk(undef)
Wrote  : <C:\Users\dell\Desktop\DDC\Lab5\Final_Project\HexadecimalTest\HexadecimalTest.srcs\sources_1\bd\demo\demo.bd> 
Wrote  : <C:/Users/dell/Desktop/DDC/Lab5/Final_Project/HexadecimalTest/HexadecimalTest.srcs/sources_1/bd/demo/ui/bd_7bd61e03.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1201.289 ; gain = 0.000
file mkdir C:/Users/dell/Desktop/DDC/Lab5/Final_Project/HexadecimalTest/HexadecimalTest.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/dell/Desktop/DDC/Lab5/Final_Project/HexadecimalTest/HexadecimalTest.srcs/sim_1/new/Project_TB.v w ]
add_files -fileset sim_1 C:/Users/dell/Desktop/DDC/Lab5/Final_Project/HexadecimalTest/HexadecimalTest.srcs/sim_1/new/Project_TB.v
update_compile_order -fileset sim_1
set_property top Project_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Users/dell/Desktop/DDC/Lab5/Final_Project/HexadecimalTest/HexadecimalTest.srcs/sim_1/new/Project_TB.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/dell/Desktop/DDC/Lab5/Final_Project/HexadecimalTest/HexadecimalTest.srcs/sim_1/new/Project_TB.v
file delete -force C:/Users/dell/Desktop/DDC/Lab5/Final_Project/HexadecimalTest/HexadecimalTest.srcs/sim_1/new/Project_TB.v
set_property top VGA_timings_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
