INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramdas/Vidyaleap/Assignment22/Assignment22.srcs/sources_1/new/RAM16x8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM16x8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramdas/Vidyaleap/Assignment22/Assignment22.srcs/sim_1/new/tb_RAM16x8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RAM16x8
