<stg><name>areWedgeSuperPointsEqual</name>


<trans_list>

<trans id="228" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0 %wsp22_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %wsp22

]]></Node>
<StgValue><ssdm name="wsp22_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1 %wsp2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %wsp2

]]></Node>
<StgValue><ssdm name="wsp2_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %wsp11_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %wsp11

]]></Node>
<StgValue><ssdm name="wsp11_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %wsp1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %wsp1

]]></Node>
<StgValue><ssdm name="wsp1_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="3">
<![CDATA[
:4 %wsp22_cast = zext i3 %wsp22_read

]]></Node>
<StgValue><ssdm name="wsp22_cast"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5 %shl_ln28 = shl i8 %wsp2_read, i8 2

]]></Node>
<StgValue><ssdm name="shl_ln28"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6 %add_ln28_6 = add i8 %shl_ln28, i8 %wsp2_read

]]></Node>
<StgValue><ssdm name="add_ln28_6"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7 %add_ln28_7 = add i8 %add_ln28_6, i8 %wsp22_cast

]]></Node>
<StgValue><ssdm name="add_ln28_7"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="8">
<![CDATA[
:8 %zext_ln28_4 = zext i8 %add_ln28_7

]]></Node>
<StgValue><ssdm name="zext_ln28_4"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %patches_superpoints_0_addr_26 = getelementptr i64 %patches_superpoints_0, i64 0, i64 %zext_ln28_4

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_addr_26"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="3">
<![CDATA[
:10 %wsp11_cast = zext i3 %wsp11_read

]]></Node>
<StgValue><ssdm name="wsp11_cast"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11 %shl_ln28_6 = shl i8 %wsp1_read, i8 2

]]></Node>
<StgValue><ssdm name="shl_ln28_6"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12 %add_ln28_8 = add i8 %shl_ln28_6, i8 %wsp1_read

]]></Node>
<StgValue><ssdm name="add_ln28_8"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13 %add_ln28_9 = add i8 %add_ln28_8, i8 %wsp11_cast

]]></Node>
<StgValue><ssdm name="add_ln28_9"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="8">
<![CDATA[
:14 %zext_ln28_5 = zext i8 %add_ln28_9

]]></Node>
<StgValue><ssdm name="zext_ln28_5"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15 %patches_superpoints_0_addr = getelementptr i64 %patches_superpoints_0, i64 0, i64 %zext_ln28_5

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="8">
<![CDATA[
:17 %packedCoordinates_V = load i8 %patches_superpoints_0_addr

]]></Node>
<StgValue><ssdm name="packedCoordinates_V"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="8">
<![CDATA[
:19 %packedCoordinates_V_7 = load i8 %patches_superpoints_0_addr_26

]]></Node>
<StgValue><ssdm name="packedCoordinates_V_7"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="47" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="8">
<![CDATA[
:17 %packedCoordinates_V = load i8 %patches_superpoints_0_addr

]]></Node>
<StgValue><ssdm name="packedCoordinates_V"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
:18 %lhs = trunc i64 %packedCoordinates_V

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="8">
<![CDATA[
:19 %packedCoordinates_V_7 = load i8 %patches_superpoints_0_addr_26

]]></Node>
<StgValue><ssdm name="packedCoordinates_V_7"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="64">
<![CDATA[
:20 %rhs = trunc i64 %packedCoordinates_V_7

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="33" op_0_bw="32">
<![CDATA[
:21 %sext_ln215 = sext i32 %lhs

]]></Node>
<StgValue><ssdm name="sext_ln215"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="33" op_0_bw="32">
<![CDATA[
:22 %sext_ln215_27 = sext i32 %rhs

]]></Node>
<StgValue><ssdm name="sext_ln215_27"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:23 %ret = sub i33 %sext_ln215, i33 %sext_ln215_27

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="33">
<![CDATA[
:24 %sext_ln277 = sext i33 %ret

]]></Node>
<StgValue><ssdm name="sext_ln277"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="4" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64">
<![CDATA[
:25 %dc = sitodp i64 %sext_ln277

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="56" st_id="4" stage="3" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64">
<![CDATA[
:25 %dc = sitodp i64 %sext_ln277

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="57" st_id="5" stage="2" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64">
<![CDATA[
:25 %dc = sitodp i64 %sext_ln277

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="58" st_id="6" stage="1" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64">
<![CDATA[
:25 %dc = sitodp i64 %sext_ln277

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64">
<![CDATA[
:26 %data_V = bitcast i64 %dc

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:27 %tmp_155 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="52" op_0_bw="64">
<![CDATA[
:28 %tmp_156 = trunc i64 %data_V

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="62" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_0, void @empty_18, i32 0, i32 0, void @empty_17, i32 4294967295, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
:29 %mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_156, i1 0

]]></Node>
<StgValue><ssdm name="mantissa"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="169" op_0_bw="54">
<![CDATA[
:30 %zext_ln15 = zext i54 %mantissa

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="11">
<![CDATA[
:31 %zext_ln510 = zext i11 %tmp_155

]]></Node>
<StgValue><ssdm name="zext_ln510"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:32 %add_ln510 = add i12 %zext_ln510, i12 3073

]]></Node>
<StgValue><ssdm name="add_ln510"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
:33 %isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:34 %sub_ln1311 = sub i11 1023, i11 %tmp_155

]]></Node>
<StgValue><ssdm name="sub_ln1311"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="12" op_0_bw="11">
<![CDATA[
:35 %sext_ln1311 = sext i11 %sub_ln1311

]]></Node>
<StgValue><ssdm name="sext_ln1311"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:36 %ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln510

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="12">
<![CDATA[
:37 %sh_prom_i_i_i_i_i_cast_cast_cast = sext i12 %ush

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i_cast_cast_cast"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="169" op_0_bw="32">
<![CDATA[
:38 %sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="169" op_0_bw="169" op_1_bw="169">
<![CDATA[
:39 %r_V = lshr i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="169" op_0_bw="169" op_1_bw="169">
<![CDATA[
:40 %r_V_12 = shl i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="169" op_2_bw="32">
<![CDATA[
:41 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V, i32 53

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="1">
<![CDATA[
:42 %zext_ln662 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln662"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="169" op_2_bw="32" op_3_bw="32">
<![CDATA[
:43 %tmp_s = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_12, i32 53, i32 116

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44 %val = select i1 %isNeg, i64 %zext_ln662, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:45 %icmp_ln28 = icmp_slt  i64 %val, i64 100

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:46 %br_ln28 = br i1 %icmp_ln28, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
:0 %shl_ln28_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %wsp1_read, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln28_2"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="14" op_0_bw="13">
<![CDATA[
:1 %zext_ln28 = zext i13 %shl_ln28_2

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
:2 %shl_ln28_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %wsp1_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_3"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="14" op_0_bw="11">
<![CDATA[
:3 %zext_ln28_1 = zext i11 %shl_ln28_3

]]></Node>
<StgValue><ssdm name="zext_ln28_1"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:4 %shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %wsp11_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="6">
<![CDATA[
:5 %zext_ln28_2 = zext i6 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln28_2"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6 %add_ln28 = add i14 %zext_ln28_1, i14 %zext_ln28

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7 %add_ln28_2 = add i8 %zext_ln28_2, i8 120

]]></Node>
<StgValue><ssdm name="add_ln28_2"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="14" op_0_bw="8">
<![CDATA[
:8 %zext_ln28_3 = zext i8 %add_ln28_2

]]></Node>
<StgValue><ssdm name="zext_ln28_3"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:9 %add_ln28_1 = add i14 %zext_ln28_3, i14 %add_ln28

]]></Node>
<StgValue><ssdm name="add_ln28_1"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="11" op_0_bw="11" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16 %trunc_ln = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln28_1, i32 3, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="15" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:17 %urem_ln28 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="93" st_id="8" stage="14" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:17 %urem_ln28 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
:25 %shl_ln28_4 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %wsp2_read, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln28_4"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="14" op_0_bw="13">
<![CDATA[
:26 %zext_ln28_6 = zext i13 %shl_ln28_4

]]></Node>
<StgValue><ssdm name="zext_ln28_6"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
:27 %shl_ln28_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %wsp2_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_5"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="14" op_0_bw="11">
<![CDATA[
:28 %zext_ln28_7 = zext i11 %shl_ln28_5

]]></Node>
<StgValue><ssdm name="zext_ln28_7"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:29 %shl_ln28_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %wsp22_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_1"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="6">
<![CDATA[
:30 %zext_ln28_8 = zext i6 %shl_ln28_1

]]></Node>
<StgValue><ssdm name="zext_ln28_8"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:31 %add_ln28_4 = add i14 %zext_ln28_7, i14 %zext_ln28_6

]]></Node>
<StgValue><ssdm name="add_ln28_4"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:32 %add_ln28_5 = add i8 %zext_ln28_8, i8 120

]]></Node>
<StgValue><ssdm name="add_ln28_5"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="14" op_0_bw="8">
<![CDATA[
:33 %zext_ln28_9 = zext i8 %add_ln28_5

]]></Node>
<StgValue><ssdm name="zext_ln28_9"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:34 %add_ln28_3 = add i14 %zext_ln28_9, i14 %add_ln28_4

]]></Node>
<StgValue><ssdm name="add_ln28_3"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="11" op_0_bw="11" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:41 %trunc_ln28_1 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln28_3, i32 3, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln28_1"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="15" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:42 %urem_ln28_1 = urem i11 %trunc_ln28_1, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln28_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="106" st_id="9" stage="13" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:17 %urem_ln28 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="14" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:42 %urem_ln28_1 = urem i11 %trunc_ln28_1, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln28_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="108" st_id="10" stage="12" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:17 %urem_ln28 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="13" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:42 %urem_ln28_1 = urem i11 %trunc_ln28_1, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln28_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="110" st_id="11" stage="11" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:17 %urem_ln28 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="12" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:42 %urem_ln28_1 = urem i11 %trunc_ln28_1, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln28_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="112" st_id="12" stage="10" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:17 %urem_ln28 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="11" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:42 %urem_ln28_1 = urem i11 %trunc_ln28_1, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln28_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="114" st_id="13" stage="9" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:17 %urem_ln28 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="10" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:42 %urem_ln28_1 = urem i11 %trunc_ln28_1, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln28_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="116" st_id="14" stage="8" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:17 %urem_ln28 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="117" st_id="14" stage="9" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:42 %urem_ln28_1 = urem i11 %trunc_ln28_1, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln28_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="118" st_id="15" stage="7" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:17 %urem_ln28 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="119" st_id="15" stage="8" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:42 %urem_ln28_1 = urem i11 %trunc_ln28_1, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln28_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="120" st_id="16" stage="6" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:17 %urem_ln28 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="121" st_id="16" stage="7" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:42 %urem_ln28_1 = urem i11 %trunc_ln28_1, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln28_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="122" st_id="17" stage="5" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:17 %urem_ln28 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="123" st_id="17" stage="6" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:42 %urem_ln28_1 = urem i11 %trunc_ln28_1, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln28_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="124" st_id="18" stage="4" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:17 %urem_ln28 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="125" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="29" op_0_bw="14">
<![CDATA[
:35 %zext_ln28_13 = zext i14 %add_ln28_3

]]></Node>
<StgValue><ssdm name="zext_ln28_13"/></StgValue>
</operation>

<operation id="126" st_id="18" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:36 %mul_ln28_1 = mul i29 %zext_ln28_13, i29 26215

]]></Node>
<StgValue><ssdm name="mul_ln28_1"/></StgValue>
</operation>

<operation id="127" st_id="18" stage="5" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:42 %urem_ln28_1 = urem i11 %trunc_ln28_1, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln28_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="128" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="29" op_0_bw="14">
<![CDATA[
:10 %zext_ln28_10 = zext i14 %add_ln28_1

]]></Node>
<StgValue><ssdm name="zext_ln28_10"/></StgValue>
</operation>

<operation id="129" st_id="19" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:11 %mul_ln28 = mul i29 %zext_ln28_10, i29 26215

]]></Node>
<StgValue><ssdm name="mul_ln28"/></StgValue>
</operation>

<operation id="130" st_id="19" stage="3" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:17 %urem_ln28 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="131" st_id="19" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:36 %mul_ln28_1 = mul i29 %zext_ln28_13, i29 26215

]]></Node>
<StgValue><ssdm name="mul_ln28_1"/></StgValue>
</operation>

<operation id="132" st_id="19" stage="4" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:42 %urem_ln28_1 = urem i11 %trunc_ln28_1, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln28_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="133" st_id="20" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:11 %mul_ln28 = mul i29 %zext_ln28_10, i29 26215

]]></Node>
<StgValue><ssdm name="mul_ln28"/></StgValue>
</operation>

<operation id="134" st_id="20" stage="2" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:17 %urem_ln28 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="135" st_id="20" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:36 %mul_ln28_1 = mul i29 %zext_ln28_13, i29 26215

]]></Node>
<StgValue><ssdm name="mul_ln28_1"/></StgValue>
</operation>

<operation id="136" st_id="20" stage="3" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:42 %urem_ln28_1 = urem i11 %trunc_ln28_1, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln28_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="137" st_id="21" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:11 %mul_ln28 = mul i29 %zext_ln28_10, i29 26215

]]></Node>
<StgValue><ssdm name="mul_ln28"/></StgValue>
</operation>

<operation id="138" st_id="21" stage="1" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:17 %urem_ln28 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="139" st_id="21" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:36 %mul_ln28_1 = mul i29 %zext_ln28_13, i29 26215

]]></Node>
<StgValue><ssdm name="mul_ln28_1"/></StgValue>
</operation>

<operation id="140" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
:37 %udiv_ln28_1_cast = partselect i8 @_ssdm_op_PartSelect.i8.i29.i32.i32, i29 %mul_ln28_1, i32 20, i32 27

]]></Node>
<StgValue><ssdm name="udiv_ln28_1_cast"/></StgValue>
</operation>

<operation id="141" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="6" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
:38 %tmp_150 = partselect i6 @_ssdm_op_PartSelect.i6.i29.i32.i32, i29 %mul_ln28_1, i32 20, i32 25

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="142" st_id="21" stage="2" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:42 %urem_ln28_1 = urem i11 %trunc_ln28_1, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln28_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="143" st_id="22" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:11 %mul_ln28 = mul i29 %zext_ln28_10, i29 26215

]]></Node>
<StgValue><ssdm name="mul_ln28"/></StgValue>
</operation>

<operation id="144" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12 %udiv_ln_cast = partselect i8 @_ssdm_op_PartSelect.i8.i29.i32.i32, i29 %mul_ln28, i32 20, i32 27

]]></Node>
<StgValue><ssdm name="udiv_ln_cast"/></StgValue>
</operation>

<operation id="145" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="6" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13 %tmp_149 = partselect i6 @_ssdm_op_PartSelect.i6.i29.i32.i32, i29 %mul_ln28, i32 20, i32 25

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="146" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
:14 %tmp_160_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %tmp_149, i2 0

]]></Node>
<StgValue><ssdm name="tmp_160_cast"/></StgValue>
</operation>

<operation id="147" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:15 %add_ln28_10 = add i8 %tmp_160_cast, i8 %udiv_ln_cast

]]></Node>
<StgValue><ssdm name="add_ln28_10"/></StgValue>
</operation>

<operation id="148" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="3" op_0_bw="3">
<![CDATA[
:18 %trunc_ln28 = trunc i3 %urem_ln28

]]></Node>
<StgValue><ssdm name="trunc_ln28"/></StgValue>
</operation>

<operation id="149" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="3">
<![CDATA[
:19 %zext_ln28_11 = zext i3 %trunc_ln28

]]></Node>
<StgValue><ssdm name="zext_ln28_11"/></StgValue>
</operation>

<operation id="150" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:20 %add_ln28_11 = add i8 %add_ln28_10, i8 %zext_ln28_11

]]></Node>
<StgValue><ssdm name="add_ln28_11"/></StgValue>
</operation>

<operation id="151" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="8">
<![CDATA[
:21 %zext_ln28_12 = zext i8 %add_ln28_11

]]></Node>
<StgValue><ssdm name="zext_ln28_12"/></StgValue>
</operation>

<operation id="152" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22 %patches_superpoints_0_addr_27 = getelementptr i64 %patches_superpoints_0, i64 0, i64 %zext_ln28_12

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_addr_27"/></StgValue>
</operation>

<operation id="153" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="8">
<![CDATA[
:23 %packedCoordinates_V_8 = load i8 %patches_superpoints_0_addr_27

]]></Node>
<StgValue><ssdm name="packedCoordinates_V_8"/></StgValue>
</operation>

<operation id="154" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
:39 %tmp_162_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %tmp_150, i2 0

]]></Node>
<StgValue><ssdm name="tmp_162_cast"/></StgValue>
</operation>

<operation id="155" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:40 %add_ln28_12 = add i8 %tmp_162_cast, i8 %udiv_ln28_1_cast

]]></Node>
<StgValue><ssdm name="add_ln28_12"/></StgValue>
</operation>

<operation id="156" st_id="22" stage="1" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:42 %urem_ln28_1 = urem i11 %trunc_ln28_1, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln28_1"/></StgValue>
</operation>

<operation id="157" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="3" op_0_bw="3">
<![CDATA[
:43 %trunc_ln28_2 = trunc i3 %urem_ln28_1

]]></Node>
<StgValue><ssdm name="trunc_ln28_2"/></StgValue>
</operation>

<operation id="158" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="3">
<![CDATA[
:44 %zext_ln28_14 = zext i3 %trunc_ln28_2

]]></Node>
<StgValue><ssdm name="zext_ln28_14"/></StgValue>
</operation>

<operation id="159" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:45 %add_ln28_13 = add i8 %add_ln28_12, i8 %zext_ln28_14

]]></Node>
<StgValue><ssdm name="add_ln28_13"/></StgValue>
</operation>

<operation id="160" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="8">
<![CDATA[
:46 %zext_ln28_15 = zext i8 %add_ln28_13

]]></Node>
<StgValue><ssdm name="zext_ln28_15"/></StgValue>
</operation>

<operation id="161" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47 %patches_superpoints_0_addr_28 = getelementptr i64 %patches_superpoints_0, i64 0, i64 %zext_ln28_15

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_addr_28"/></StgValue>
</operation>

<operation id="162" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="8">
<![CDATA[
:48 %packedCoordinates_V_9 = load i8 %patches_superpoints_0_addr_28

]]></Node>
<StgValue><ssdm name="packedCoordinates_V_9"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="163" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="8">
<![CDATA[
:23 %packedCoordinates_V_8 = load i8 %patches_superpoints_0_addr_27

]]></Node>
<StgValue><ssdm name="packedCoordinates_V_8"/></StgValue>
</operation>

<operation id="164" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="64">
<![CDATA[
:24 %lhs_7 = trunc i64 %packedCoordinates_V_8

]]></Node>
<StgValue><ssdm name="lhs_7"/></StgValue>
</operation>

<operation id="165" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="8">
<![CDATA[
:48 %packedCoordinates_V_9 = load i8 %patches_superpoints_0_addr_28

]]></Node>
<StgValue><ssdm name="packedCoordinates_V_9"/></StgValue>
</operation>

<operation id="166" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="64">
<![CDATA[
:49 %rhs_11 = trunc i64 %packedCoordinates_V_9

]]></Node>
<StgValue><ssdm name="rhs_11"/></StgValue>
</operation>

<operation id="167" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="33" op_0_bw="32">
<![CDATA[
:50 %sext_ln215_28 = sext i32 %lhs_7

]]></Node>
<StgValue><ssdm name="sext_ln215_28"/></StgValue>
</operation>

<operation id="168" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="33" op_0_bw="32">
<![CDATA[
:51 %sext_ln215_29 = sext i32 %rhs_11

]]></Node>
<StgValue><ssdm name="sext_ln215_29"/></StgValue>
</operation>

<operation id="169" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:52 %ret_35 = sub i33 %sext_ln215_28, i33 %sext_ln215_29

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="170" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="33">
<![CDATA[
:53 %sext_ln277_4 = sext i33 %ret_35

]]></Node>
<StgValue><ssdm name="sext_ln277_4"/></StgValue>
</operation>

<operation id="171" st_id="24" stage="4" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64">
<![CDATA[
:54 %dc_9 = sitodp i64 %sext_ln277_4

]]></Node>
<StgValue><ssdm name="dc_9"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="172" st_id="25" stage="3" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64">
<![CDATA[
:54 %dc_9 = sitodp i64 %sext_ln277_4

]]></Node>
<StgValue><ssdm name="dc_9"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="173" st_id="26" stage="2" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64">
<![CDATA[
:54 %dc_9 = sitodp i64 %sext_ln277_4

]]></Node>
<StgValue><ssdm name="dc_9"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="174" st_id="27" stage="1" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64">
<![CDATA[
:54 %dc_9 = sitodp i64 %sext_ln277_4

]]></Node>
<StgValue><ssdm name="dc_9"/></StgValue>
</operation>

<operation id="175" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64">
<![CDATA[
:55 %data_V_11 = bitcast i64 %dc_9

]]></Node>
<StgValue><ssdm name="data_V_11"/></StgValue>
</operation>

<operation id="176" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:56 %tmp_157 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_11, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="177" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="52" op_0_bw="64">
<![CDATA[
:57 %tmp_158 = trunc i64 %data_V_11

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="178" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
:58 %mantissa_4 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_158, i1 0

]]></Node>
<StgValue><ssdm name="mantissa_4"/></StgValue>
</operation>

<operation id="179" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="169" op_0_bw="54">
<![CDATA[
:59 %zext_ln15_2 = zext i54 %mantissa_4

]]></Node>
<StgValue><ssdm name="zext_ln15_2"/></StgValue>
</operation>

<operation id="180" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="12" op_0_bw="11">
<![CDATA[
:60 %zext_ln510_1 = zext i11 %tmp_157

]]></Node>
<StgValue><ssdm name="zext_ln510_1"/></StgValue>
</operation>

<operation id="181" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:61 %add_ln510_1 = add i12 %zext_ln510_1, i12 3073

]]></Node>
<StgValue><ssdm name="add_ln510_1"/></StgValue>
</operation>

<operation id="182" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
:62 %isNeg_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510_1, i32 11

]]></Node>
<StgValue><ssdm name="isNeg_4"/></StgValue>
</operation>

<operation id="183" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:63 %sub_ln1311_4 = sub i11 1023, i11 %tmp_157

]]></Node>
<StgValue><ssdm name="sub_ln1311_4"/></StgValue>
</operation>

<operation id="184" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="12" op_0_bw="11">
<![CDATA[
:64 %sext_ln1311_4 = sext i11 %sub_ln1311_4

]]></Node>
<StgValue><ssdm name="sext_ln1311_4"/></StgValue>
</operation>

<operation id="185" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:65 %ush_4 = select i1 %isNeg_4, i12 %sext_ln1311_4, i12 %add_ln510_1

]]></Node>
<StgValue><ssdm name="ush_4"/></StgValue>
</operation>

<operation id="186" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="12">
<![CDATA[
:66 %sh_prom_i_i_i_i_i196_cast_cast_cast = sext i12 %ush_4

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i196_cast_cast_cast"/></StgValue>
</operation>

<operation id="187" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="169" op_0_bw="32">
<![CDATA[
:67 %sh_prom_i_i_i_i_i196_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i196_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i196_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="188" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="169" op_0_bw="169" op_1_bw="169">
<![CDATA[
:68 %r_V_13 = lshr i169 %zext_ln15_2, i169 %sh_prom_i_i_i_i_i196_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="189" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="169" op_0_bw="169" op_1_bw="169">
<![CDATA[
:69 %r_V_14 = shl i169 %zext_ln15_2, i169 %sh_prom_i_i_i_i_i196_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="190" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="169" op_2_bw="32">
<![CDATA[
:70 %tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V_13, i32 53

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="191" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="1">
<![CDATA[
:71 %zext_ln662_3 = zext i1 %tmp_154

]]></Node>
<StgValue><ssdm name="zext_ln662_3"/></StgValue>
</operation>

<operation id="192" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="169" op_2_bw="32" op_3_bw="32">
<![CDATA[
:72 %tmp_138 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_14, i32 53, i32 116

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="193" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73 %val_5 = select i1 %isNeg_4, i64 %zext_ln662_3, i64 %tmp_138

]]></Node>
<StgValue><ssdm name="val_5"/></StgValue>
</operation>

<operation id="194" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:74 %icmp_ln28_1 = icmp_slt  i64 %val_5, i64 100

]]></Node>
<StgValue><ssdm name="icmp_ln28_1"/></StgValue>
</operation>

<operation id="195" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
:75 %br_ln0 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="196" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge:0 %empty = phi i1 %icmp_ln28_1, void, i1 0, void

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="197" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="1">
<![CDATA[
._crit_edge:1 %ret_ln28 = ret i1 %empty

]]></Node>
<StgValue><ssdm name="ret_ln28"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
