{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1594801980551 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594801980552 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 15 02:33:00 2020 " "Processing started: Wed Jul 15 02:33:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594801980552 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1594801980552 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off asip -c asip --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off asip -c asip --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1594801980552 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1594801981159 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1594801981159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/vga-controller/vga_controller_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/vga-controller/vga_controller_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller_tb " "Found entity 1: vga_controller_tb" {  } { { "asip/vga-controller/vga_controller_tb.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/vga-controller/vga_controller_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594801990275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594801990275 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux_2.sv(27) " "Verilog HDL warning at mux_2.sv(27): extended using \"x\" or \"z\"" {  } { { "asip/vga-controller/mux_2.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/vga-controller/mux_2.sv" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1594801990278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/vga-controller/mux_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/vga-controller/mux_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "asip/vga-controller/mux_2.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/vga-controller/mux_2.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594801990280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594801990280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/vga-controller/frecuencydivider.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/vga-controller/frecuencydivider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frequencyDivider " "Found entity 1: frequencyDivider" {  } { { "asip/vga-controller/frecuencyDivider.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/vga-controller/frecuencyDivider.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594801990284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594801990284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/vga-controller/demux_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/vga-controller/demux_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demux_2 " "Found entity 1: demux_2" {  } { { "asip/vga-controller/demux_2.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/vga-controller/demux_2.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594801990287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594801990287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/vga-controller/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/vga-controller/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "asip/vga-controller/counter.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/vga-controller/counter.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594801990291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594801990291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/vga-controller/comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/vga-controller/comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "asip/vga-controller/comparator.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/vga-controller/comparator.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594801990295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594801990295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/if-stage/instr_fetch_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/if-stage/instr_fetch_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_fetch_test " "Found entity 1: instr_fetch_test" {  } { { "asip/processor/path/if-stage/instr_fetch_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/instr_fetch_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594801990301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594801990301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/if-stage/pc_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/if-stage/pc_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_ff " "Found entity 1: pc_ff" {  } { { "asip/processor/path/if-stage/pc_ff.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/pc_ff.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594801990305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594801990305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/if-stage/if_stage_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/if-stage/if_stage_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_stage_test " "Found entity 1: if_stage_test" {  } { { "asip/processor/path/if-stage/if_stage_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/if_stage_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594801990310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594801990310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/memories/instruction_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/memories/instruction_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_mem " "Found entity 1: instruction_mem" {  } { { "asip/memories/instruction_mem.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories/instruction_mem.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594801990315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594801990315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/if-stage/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/if-stage/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "asip/processor/path/if-stage/adder.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/adder.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594801990319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594801990319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/if-stage/pc_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/if-stage/pc_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_mux " "Found entity 1: pc_mux" {  } { { "asip/processor/path/if-stage/pc_mux.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/pc_mux.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594801990324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594801990324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/ex-stage/alu/alu_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/ex-stage/alu/alu_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_test " "Found entity 1: alu_test" {  } { { "asip/processor/path/ex-stage/alu/alu_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/ex-stage/alu/alu_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594801990330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594801990330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/ex-stage/alu/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/ex-stage/alu/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "asip/processor/path/ex-stage/alu/alu.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/ex-stage/alu/alu.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594801990334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594801990334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/processor.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/processor/processor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594801990338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/data-to-color-converter/data_to_color_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/data-to-color-converter/data_to_color_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594801990341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/clock-divider/clock_divider.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/clock-divider/clock_divider.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594801990344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/asip.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/asip.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594801990348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/wb-stage/wb_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/processor/path/wb-stage/wb_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594801990351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/mem-stage/mem_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/processor/path/mem-stage/mem_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594801990353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/if-stage/if_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/if-stage/if_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_stage " "Found entity 1: if_stage" {  } { { "asip/processor/path/if-stage/if_stage.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/if_stage.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594801990358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594801990358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/id-stage/id_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/processor/path/id-stage/id_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594801990361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/ex-stage/ex_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/processor/path/ex-stage/ex_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594801990364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/path.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/processor/path/path.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594801990367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/hazard_unit/hazard_unit.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/processor/hazard_unit/hazard_unit.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594801990370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/control_unit/control_unit.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/processor/control_unit/control_unit.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594801990372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/vga-controller/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/vga-controller/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "asip/vga-controller/vga_controller.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/vga-controller/vga_controller.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594801990377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594801990377 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_controller_tb " "Elaborating entity \"vga_controller_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1594801990415 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk vga_controller_tb.sv(15) " "Verilog HDL warning at vga_controller_tb.sv(15): assignments to clk create a combinational loop" {  } { { "asip/vga-controller/vga_controller_tb.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/vga-controller/vga_controller_tb.sv" 15 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1594801990643 "|vga_controller_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:DUT " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:DUT\"" {  } { { "asip/vga-controller/vga_controller_tb.sv" "DUT" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/vga-controller/vga_controller_tb.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594801990669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter vga_controller:DUT\|counter:h_counter " "Elaborating entity \"counter\" for hierarchy \"vga_controller:DUT\|counter:h_counter\"" {  } { { "asip/vga-controller/vga_controller.sv" "h_counter" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/vga-controller/vga_controller.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594801990672 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 counter.sv(25) " "Verilog HDL assignment warning at counter.sv(25): truncated value with size 32 to match size of target (10)" {  } { { "asip/vga-controller/counter.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/vga-controller/counter.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594801990672 "|vga_controller|counter:HorizontalCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter vga_controller:DUT\|counter:v_counter " "Elaborating entity \"counter\" for hierarchy \"vga_controller:DUT\|counter:v_counter\"" {  } { { "asip/vga-controller/vga_controller.sv" "v_counter" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/vga-controller/vga_controller.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594801990674 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 counter.sv(25) " "Verilog HDL assignment warning at counter.sv(25): truncated value with size 32 to match size of target (9)" {  } { { "asip/vga-controller/counter.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/vga-controller/counter.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594801990675 "|vga_controller|counter:v_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator vga_controller:DUT\|comparator:h_comparator " "Elaborating entity \"comparator\" for hierarchy \"vga_controller:DUT\|comparator:h_comparator\"" {  } { { "asip/vga-controller/vga_controller.sv" "h_comparator" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/vga-controller/vga_controller.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594801990676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator vga_controller:DUT\|comparator:v_comparator " "Elaborating entity \"comparator\" for hierarchy \"vga_controller:DUT\|comparator:v_comparator\"" {  } { { "asip/vga-controller/vga_controller.sv" "v_comparator" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/vga-controller/vga_controller.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594801990693 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "asip/vga-controller/vga_controller_tb.sv" "clk" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/vga-controller/vga_controller_tb.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1594801991049 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1594801991049 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1594801991220 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/output_files/asip.map.smsg " "Generated suppressed messages file C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/output_files/asip.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1594801991255 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1594801991489 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 15 02:33:11 2020 " "Processing ended: Wed Jul 15 02:33:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1594801991489 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1594801991489 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1594801991489 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1594801991489 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 7 s " "Quartus Prime Flow was successful. 0 errors, 7 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1594801992255 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1594801994475 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594801994483 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 15 02:33:14 2020 " "Processing started: Wed Jul 15 02:33:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594801994483 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1594801994483 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/18.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim asip asip " "Command: quartus_sh -t c:/intelfpga_lite/18.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim asip asip" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1594801994483 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim asip asip " "Quartus(args): --rtl_sim asip asip" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1594801994483 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1594801998194 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1594801998493 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1594801998494 ""}
{ "Warning" "0" "" "Warning: File asip_run_msim_rtl_verilog.do already exists - backing up current file as asip_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File asip_run_msim_rtl_verilog.do already exists - backing up current file as asip_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1594802003069 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/simulation/modelsim/asip_run_msim_rtl_verilog.do" {  } { { "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/simulation/modelsim/asip_run_msim_rtl_verilog.do" "0" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/simulation/modelsim/asip_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/simulation/modelsim/asip_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1594802003127 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1594802003127 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1594802003130 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1594802003130 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip_nativelink_simulation.rpt" {  } { { "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip_nativelink_simulation.rpt" "0" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1594802003130 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1594802003130 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4746 " "Peak virtual memory: 4746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1594802003131 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 15 02:33:23 2020 " "Processing ended: Wed Jul 15 02:33:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1594802003131 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1594802003131 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1594802003131 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1594802003131 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 8 s " "Quartus Prime Flow was successful. 0 errors, 8 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1594802394720 ""}
