Core: ddr3_s4_uniphy_p0 - Instance: ftop|dram0|memc_memc|ddr3_s4_uniphy_inst|p0
Path, Setup Margin, Hold Margin
"Address Command (Slow 900mV 85C Model)",0.37,0.353
"Bus Turnaround Time (Slow 900mV 85C Model)",3.742,--
"Core (Slow 900mV 85C Model)",0.264,0.047
"Core Recovery/Removal (Slow 900mV 85C Model)",-2.42,-0.443
"Read Capture (Slow 900mV 85C Model)",0.206,0.166
"Read Resync (Slow 900mV 85C Model)",1.589,2.597
"Write (Slow 900mV 85C Model)",0.081,0.081
"Write Leveling tDQSS (Slow 900mV 85C Model)",0.464,0.464
"Write Leveling tDSS/tDSH (Slow 900mV 85C Model)",0.471,0.471
"Address Command (Slow 900mV 0C Model)",0.384,0.373
"Bus Turnaround Time (Slow 900mV 0C Model)",3.765,--
"Core (Slow 900mV 0C Model)",0.381,0.088
"Core Recovery/Removal (Slow 900mV 0C Model)",-2.309,-0.362
"Read Capture (Slow 900mV 0C Model)",0.209,0.169
"Read Resync (Slow 900mV 0C Model)",1.647,2.64
"Write (Slow 900mV 0C Model)",0.119,0.119
"Write Leveling tDQSS (Slow 900mV 0C Model)",0.464,0.464
"Write Leveling tDSS/tDSH (Slow 900mV 0C Model)",0.471,0.471
"Address Command (Fast 900mV 0C Model)",0.422,0.438
"Bus Turnaround Time (Fast 900mV 0C Model)",3.805,--
"Core (Fast 900mV 0C Model)",0.342,0.09
"Core Recovery/Removal (Fast 900mV 0C Model)",-1.503,-0.323
"Read Capture (Fast 900mV 0C Model)",0.241,0.201
"Read Resync (Fast 900mV 0C Model)",2.232,3.017
"Write (Fast 900mV 0C Model)",0.112,0.112
"Write Leveling tDQSS (Fast 900mV 0C Model)",0.464,0.464
"Write Leveling tDSS/tDSH (Fast 900mV 0C Model)",0.471,0.471
