TRACE::2021-03-05.17:52:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:24::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-05.17:52:27::SCWPlatform::Opened new HwDB with name top_0
TRACE::2021-03-05.17:52:27::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-03-05.17:52:27::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led"
		}]
}
TRACE::2021-03-05.17:52:27::SCWPlatform::Boot application domains not present, creating them
TRACE::2021-03-05.17:52:27::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-05.17:52:27::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-05.17:52:27::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-05.17:52:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:27::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-05.17:52:27::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-05.17:52:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:28::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-05.17:52:28::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-05.17:52:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:28::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:28::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:28::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:28::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:28::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:28::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-05.17:52:28::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-05.17:52:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:28::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2021-03-05.17:52:28::SCWPlatform::Generating the sources  .
TRACE::2021-03-05.17:52:28::SCWBDomain::Generating boot domain sources.
TRACE::2021-03-05.17:52:28::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2021-03-05.17:52:28::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:28::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:28::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:28::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:28::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:28::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-05.17:52:28::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-05.17:52:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:28::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:28::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-05.17:52:28::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:28::SCWMssOS::mss does not exists at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:28::SCWMssOS::Creating sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:28::SCWMssOS::Adding the swdes entry, created swdb C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:28::SCWMssOS::updating the scw layer changes to swdes at   C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:28::SCWMssOS::Writing mss at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:28::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-05.17:52:28::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-03-05.17:52:28::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-03-05.17:52:28::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-05.17:52:38::SCWPlatform::Generating sources Done.
TRACE::2021-03-05.17:52:38::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:38::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:38::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:38::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:38::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:38::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-05.17:52:38::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-05.17:52:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:38::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:38::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2021-03-05.17:52:38::SCWMssOS::Could not open the swdb for C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2021-03-05.17:52:38::SCWMssOS::Could not open the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2021-03-05.17:52:38::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-05.17:52:38::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:38::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:38::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:38::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-05.17:52:38::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-05.17:52:38::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:38::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-05.17:52:38::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-05.17:52:38::SCWMssOS::Commit changes completed.
TRACE::2021-03-05.17:52:38::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:38::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:38::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:38::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:38::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:38::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-05.17:52:38::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-05.17:52:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:38::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:38::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:52:38::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:38::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:38::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:38::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:38::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:38::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:38::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-05.17:52:38::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-05.17:52:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:38::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:38::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:52:38::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:38::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:38::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:38::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:38::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:38::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:38::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-05.17:52:38::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-05.17:52:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:38::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:38::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:52:38::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:38::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"994a99907bed3da26a1e0d4e64655e8d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-05.17:52:38::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-05.17:52:38::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-05.17:52:38::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-05.17:52:38::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:38::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:38::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:38::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:38::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:38::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-05.17:52:38::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-05.17:52:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:38::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:38::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:38::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:38::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:38::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:38::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-05.17:52:38::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-05.17:52:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:38::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:38::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:38::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:38::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:38::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:38::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-05.17:52:38::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-05.17:52:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:38::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:38::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:52:38::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:38::SCWMssOS::mss does not exists at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:38::SCWMssOS::Creating sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:38::SCWMssOS::Adding the swdes entry, created swdb C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:38::SCWMssOS::updating the scw layer changes to swdes at   C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:38::SCWMssOS::Writing mss at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:38::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-05.17:52:38::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-03-05.17:52:38::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-03-05.17:52:38::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-05.17:52:38::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2021-03-05.17:52:40::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-05.17:52:40::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-05.17:52:40::SCWMssOS::Commit changes completed.
TRACE::2021-03-05.17:52:40::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-05.17:52:40::SCWMssOS::Running validate of swdbs.
KEYINFO::2021-03-05.17:52:40::SCWMssOS::Could not open the swdb for C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2021-03-05.17:52:40::SCWMssOS::Could not open the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2021-03-05.17:52:40::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-05.17:52:40::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-05.17:52:40::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:40::SCWMssOS::Commit changes completed.
TRACE::2021-03-05.17:52:40::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:40::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:40::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:40::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:40::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:40::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-05.17:52:40::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-05.17:52:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:40::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:40::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:52:40::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:40::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:40::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:40::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:40::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:40::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:40::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-05.17:52:40::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-05.17:52:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:40::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:40::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:52:40::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:40::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:40::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:40::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:40::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:40::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:41::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-05.17:52:41::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-05.17:52:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:41::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:41::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:52:41::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:41::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:41::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:41::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:41::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:41::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:41::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-05.17:52:41::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-05.17:52:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:41::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:41::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:52:41::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:41::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:41::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:41::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:41::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:41::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:41::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-05.17:52:41::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-05.17:52:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:41::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:41::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:52:41::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:41::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:41::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:41::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:41::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:41::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:41::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-05.17:52:41::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-05.17:52:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:41::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:41::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:52:41::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:41::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"994a99907bed3da26a1e0d4e64655e8d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"71f693a980b84a2d703f8b3f0873ceca",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-03-05.17:52:41::SCWPlatform::Started generating the artifacts platform pr_led
TRACE::2021-03-05.17:52:41::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-05.17:52:41::SCWPlatform::Started generating the artifacts for system configuration pr_led
LOG::2021-03-05.17:52:41::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-05.17:52:41::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-05.17:52:41::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-05.17:52:41::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-05.17:52:41::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-05.17:52:41::SCWSystem::Not a boot domain 
LOG::2021-03-05.17:52:41::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-05.17:52:41::SCWDomain::Generating domain artifcats
TRACE::2021-03-05.17:52:41::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-05.17:52:41::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/qemu/
TRACE::2021-03-05.17:52:41::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/qemu/
TRACE::2021-03-05.17:52:41::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-05.17:52:41::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:41::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:41::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:41::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:41::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:41::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-05.17:52:41::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-05.17:52:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:41::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:41::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:52:41::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:41::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-05.17:52:41::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:41::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-05.17:52:41::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-05.17:52:41::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-03-05.17:52:41::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-05.17:52:41::SCWMssOS::Copying to export directory.
TRACE::2021-03-05.17:52:41::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-05.17:52:41::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-03-05.17:52:41::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-03-05.17:52:41::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-05.17:52:41::SCWSystem::Completed Processing the sysconfig pr_led
LOG::2021-03-05.17:52:41::SCWPlatform::Completed generating the artifacts for system configuration pr_led
TRACE::2021-03-05.17:52:41::SCWPlatform::Started preparing the platform 
TRACE::2021-03-05.17:52:41::SCWSystem::Writing the bif file for system config pr_led
TRACE::2021-03-05.17:52:41::SCWSystem::dir created 
TRACE::2021-03-05.17:52:41::SCWSystem::Writing the bif 
TRACE::2021-03-05.17:52:41::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-05.17:52:41::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-05.17:52:41::SCWPlatform::Completed generating the platform
TRACE::2021-03-05.17:52:41::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-05.17:52:41::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-05.17:52:41::SCWMssOS::Commit changes completed.
TRACE::2021-03-05.17:52:41::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-05.17:52:41::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-05.17:52:41::SCWMssOS::Commit changes completed.
TRACE::2021-03-05.17:52:41::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:42::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:42::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-05.17:52:42::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-05.17:52:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:42::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:42::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:52:42::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:42::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:42::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:42::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-05.17:52:42::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-05.17:52:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:42::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:42::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:52:42::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:42::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:42::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:42::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-05.17:52:42::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-05.17:52:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:42::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:42::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:52:42::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:42::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:42::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:42::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-05.17:52:42::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-05.17:52:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:42::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:42::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:52:42::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:42::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:42::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:42::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-05.17:52:42::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-05.17:52:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:42::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:42::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:52:42::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:42::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:42::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:42::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-05.17:52:42::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-05.17:52:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:42::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:42::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:52:42::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:42::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"994a99907bed3da26a1e0d4e64655e8d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"71f693a980b84a2d703f8b3f0873ceca",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-05.17:52:42::SCWPlatform::updated the xpfm file.
TRACE::2021-03-05.17:52:42::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:42::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:42::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-05.17:52:42::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-05.17:52:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:42::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:42::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:52:42::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:42::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-05.17:52:42::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-05.17:52:42::SCWMssOS::Commit changes completed.
TRACE::2021-03-05.17:52:42::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-05.17:52:42::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-05.17:52:42::SCWMssOS::Commit changes completed.
TRACE::2021-03-05.17:52:42::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:42::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:42::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-05.17:52:42::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-05.17:52:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:42::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:42::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:52:42::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:42::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:42::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:42::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-05.17:52:42::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-05.17:52:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:42::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:42::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:52:42::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:42::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:42::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:42::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-05.17:52:42::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-05.17:52:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:42::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:42::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:52:42::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:42::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:42::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:42::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-05.17:52:42::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-05.17:52:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:42::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:42::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:52:42::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:42::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:42::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:42::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-05.17:52:42::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-05.17:52:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:42::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:42::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:52:42::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:42::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:42::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:42::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-05.17:52:42::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-05.17:52:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:42::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:42::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:52:42::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:42::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"994a99907bed3da26a1e0d4e64655e8d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"71f693a980b84a2d703f8b3f0873ceca",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-05.17:52:42::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:42::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:42::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-05.17:52:42::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-05.17:52:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:42::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:42::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:52:42::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:42::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:42::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:42::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-05.17:52:42::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-05.17:52:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:42::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:42::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:52:42::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:42::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:42::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:42::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-05.17:52:42::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-05.17:52:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:42::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:52:43::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:43::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-05.17:52:43::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-05.17:52:43::SCWMssOS::Commit changes completed.
TRACE::2021-03-05.17:52:43::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-05.17:52:43::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-05.17:52:43::SCWMssOS::Commit changes completed.
TRACE::2021-03-05.17:52:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:43::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-05.17:52:43::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-05.17:52:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:52:43::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:43::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-05.17:52:43::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-05.17:52:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:52:43::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:43::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-05.17:52:43::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-05.17:52:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:52:43::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:43::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-05.17:52:43::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-05.17:52:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:52:43::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:43::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-05.17:52:43::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-05.17:52:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:52:43::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:43::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-05.17:52:43::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-05.17:52:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:52:43::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:43::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"994a99907bed3da26a1e0d4e64655e8d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"71f693a980b84a2d703f8b3f0873ceca",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-05.17:52:43::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-05.17:52:43::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-05.17:52:43::SCWMssOS::Commit changes completed.
TRACE::2021-03-05.17:52:43::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-05.17:52:43::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-05.17:52:43::SCWMssOS::Commit changes completed.
TRACE::2021-03-05.17:52:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:43::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-05.17:52:43::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-05.17:52:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:52:43::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:43::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-05.17:52:43::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-05.17:52:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:52:43::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:43::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-05.17:52:43::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-05.17:52:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:52:43::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:43::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-05.17:52:43::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-05.17:52:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:52:43::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:43::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-05.17:52:43::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-05.17:52:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:52:43::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:43::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-05.17:52:43::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-05.17:52:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:52:43::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:43::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"994a99907bed3da26a1e0d4e64655e8d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"71f693a980b84a2d703f8b3f0873ceca",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-05.17:52:44::SCWPlatform::Clearing the existing platform
TRACE::2021-03-05.17:52:44::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-05.17:52:44::SCWBDomain::clearing the fsbl build
TRACE::2021-03-05.17:52:44::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:44::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:44::SCWSystem::Clearing the domains completed.
TRACE::2021-03-05.17:52:44::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-05.17:52:44::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:44::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:44::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:44::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:44::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:44::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:44::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:44::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:44::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:44::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:44::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-05.17:52:47::SCWPlatform::Opened new HwDB with name top_1
TRACE::2021-03-05.17:52:47::SCWReader::Active system found as  pr_led
TRACE::2021-03-05.17:52:47::SCWReader::Handling sysconfig pr_led
TRACE::2021-03-05.17:52:47::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-05.17:52:47::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-05.17:52:47::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-05.17:52:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:47::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.17:52:47::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.17:52:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:47::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.17:52:47::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.17:52:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:47::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.17:52:47::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.17:52:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:47::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-05.17:52:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:47::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.17:52:47::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.17:52:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:47::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:47::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-05.17:52:47::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:47::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:47::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:47::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-05.17:52:47::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-05.17:52:47::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:47::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.17:52:47::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.17:52:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:47::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:47::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:52:47::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:47::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-05.17:52:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:47::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.17:52:47::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.17:52:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:47::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:47::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:52:47::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:47::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-05.17:52:47::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-05.17:52:47::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-05.17:52:47::SCWMssOS::Commit changes completed.
TRACE::2021-03-05.17:52:47::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-05.17:52:47::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-05.17:52:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:47::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.17:52:47::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.17:52:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:47::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:47::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:52:47::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:47::SCWReader::No isolation master present  
TRACE::2021-03-05.17:52:47::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-05.17:52:47::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-05.17:52:47::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-05.17:52:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:47::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.17:52:47::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.17:52:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:47::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.17:52:47::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.17:52:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:47::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.17:52:47::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.17:52:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:47::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:47::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:52:47::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:47::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:47::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:47::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-05.17:52:47::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-05.17:52:47::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:47::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-05.17:52:48::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-05.17:52:48::SCWMssOS::Commit changes completed.
TRACE::2021-03-05.17:52:48::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-05.17:52:48::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-05.17:52:48::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:48::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:48::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:48::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:48::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:48::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:48::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.17:52:48::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.17:52:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:48::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:48::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:52:48::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:52:48::SCWReader::No isolation master present  
LOG::2021-03-05.17:52:52::SCWPlatform::Started generating the artifacts platform pr_led
TRACE::2021-03-05.17:52:52::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-05.17:52:52::SCWPlatform::Started generating the artifacts for system configuration pr_led
LOG::2021-03-05.17:52:52::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-05.17:52:52::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-05.17:52:52::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-05.17:52:52::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-03-05.17:52:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:52:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:52:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:52:52::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.17:52:52::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.17:52:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:52:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:52:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:52:52::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-05.17:52:52::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-05.17:52:52::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-05.17:52:52::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl & make 
TRACE::2021-03-05.17:52:52::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2021-03-05.17:52:52::SCWBDomain::make[1]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-05.17:52:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-05.17:52:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-05.17:52:52::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-05.17:52:52::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-05.17:52:52::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-03-05.17:52:52::SCWBDomain::oresightps_dcc_v1_7/src'

TRACE::2021-03-05.17:52:52::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/co
TRACE::2021-03-05.17:52:52::SCWBDomain::resightps_dcc_v1_7/src'

TRACE::2021-03-05.17:52:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-05.17:52:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-05.17:52:52::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-05.17:52:52::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-05.17:52:52::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-03-05.17:52:52::SCWBDomain::pu_cortexa9_v2_9/src'

TRACE::2021-03-05.17:52:52::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cp
TRACE::2021-03-05.17:52:52::SCWBDomain::u_cortexa9_v2_9/src'

TRACE::2021-03-05.17:52:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-05.17:52:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-05.17:52:52::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-05.17:52:52::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-05.17:52:52::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-05.17:52:52::SCWBDomain::drps_v1_1/src'

TRACE::2021-03-05.17:52:52::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dd
TRACE::2021-03-05.17:52:52::SCWBDomain::rps_v1_1/src'

TRACE::2021-03-05.17:52:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-05.17:52:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-05.17:52:53::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-05.17:52:53::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-05.17:52:53::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-05.17:52:53::SCWBDomain::evcfg_v3_6/src'

TRACE::2021-03-05.17:52:53::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/de
TRACE::2021-03-05.17:52:53::SCWBDomain::vcfg_v3_6/src'

TRACE::2021-03-05.17:52:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-05.17:52:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-05.17:52:53::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-05.17:52:53::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-05.17:52:53::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-05.17:52:53::SCWBDomain::maps_v2_6/src'

TRACE::2021-03-05.17:52:53::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dm
TRACE::2021-03-05.17:52:53::SCWBDomain::aps_v2_6/src'

TRACE::2021-03-05.17:52:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-05.17:52:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-05.17:52:53::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-05.17:52:53::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-05.17:52:53::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/e
TRACE::2021-03-05.17:52:53::SCWBDomain::macps_v3_11/src'

TRACE::2021-03-05.17:52:53::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/em
TRACE::2021-03-05.17:52:53::SCWBDomain::acps_v3_11/src'

TRACE::2021-03-05.17:52:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-05.17:52:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-05.17:52:53::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-05.17:52:53::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-05.17:52:53::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-03-05.17:52:53::SCWBDomain::piops_v3_7/src'

TRACE::2021-03-05.17:52:53::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-03-05.17:52:53::SCWBDomain::iops_v3_7/src'

TRACE::2021-03-05.17:52:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-05.17:52:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-05.17:52:53::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-05.17:52:53::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-05.17:52:53::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-03-05.17:52:53::SCWBDomain::pio_v4_6/src'

TRACE::2021-03-05.17:52:53::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-03-05.17:52:53::SCWBDomain::io_v4_6/src'

TRACE::2021-03-05.17:52:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-05.17:52:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-05.17:52:53::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-05.17:52:53::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-05.17:52:53::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/p
TRACE::2021-03-05.17:52:53::SCWBDomain::rc_v2_0/src'

TRACE::2021-03-05.17:52:53::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/pr
TRACE::2021-03-05.17:52:53::SCWBDomain::c_v2_0/src'

TRACE::2021-03-05.17:52:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-05.17:52:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-05.17:52:53::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-05.17:52:53::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-05.17:52:53::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/q
TRACE::2021-03-05.17:52:53::SCWBDomain::spips_v3_7/src'

TRACE::2021-03-05.17:52:53::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qs
TRACE::2021-03-05.17:52:53::SCWBDomain::pips_v3_7/src'

TRACE::2021-03-05.17:52:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-05.17:52:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-05.17:52:53::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-05.17:52:53::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-05.17:52:53::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-05.17:52:53::SCWBDomain::cugic_v4_2/src'

TRACE::2021-03-05.17:52:53::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-05.17:52:53::SCWBDomain::ugic_v4_2/src'

TRACE::2021-03-05.17:52:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-05.17:52:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-05.17:52:53::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-05.17:52:53::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-03-05.17:52:53::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-05.17:52:53::SCWBDomain::cutimer_v2_2/src'

TRACE::2021-03-05.17:52:53::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-05.17:52:53::SCWBDomain::utimer_v2_2/src'

TRACE::2021-03-05.17:52:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-05.17:52:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-05.17:52:53::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-05.17:52:53::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-05.17:52:53::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-05.17:52:53::SCWBDomain::cuwdt_v2_2/src'

TRACE::2021-03-05.17:52:53::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-05.17:52:53::SCWBDomain::uwdt_v2_2/src'

TRACE::2021-03-05.17:52:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-05.17:52:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-05.17:52:53::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-05.17:52:53::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-05.17:52:53::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-05.17:52:53::SCWBDomain::dps_v3_9/src'

TRACE::2021-03-05.17:52:53::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sd
TRACE::2021-03-05.17:52:53::SCWBDomain::ps_v3_9/src'

TRACE::2021-03-05.17:52:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-05.17:52:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-05.17:52:53::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-05.17:52:53::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-05.17:52:53::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-05.17:52:53::SCWBDomain::tandalone_v7_2/src'

TRACE::2021-03-05.17:52:53::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-05.17:52:53::SCWBDomain::tandalone_v7_2/src/profile'

TRACE::2021-03-05.17:52:53::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-03-05.17:52:53::SCWBDomain::andalone_v7_2/src/profile'

TRACE::2021-03-05.17:52:53::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-03-05.17:52:53::SCWBDomain::andalone_v7_2/src'

TRACE::2021-03-05.17:52:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-05.17:52:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-05.17:52:53::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-05.17:52:53::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-05.17:52:53::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-03-05.17:52:53::SCWBDomain::artps_v3_9/src'

TRACE::2021-03-05.17:52:53::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ua
TRACE::2021-03-05.17:52:53::SCWBDomain::rtps_v3_9/src'

TRACE::2021-03-05.17:52:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-05.17:52:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-05.17:52:53::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-05.17:52:53::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-05.17:52:53::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-03-05.17:52:53::SCWBDomain::sbps_v2_5/src'

TRACE::2021-03-05.17:52:53::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/us
TRACE::2021-03-05.17:52:53::SCWBDomain::bps_v2_5/src'

TRACE::2021-03-05.17:52:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-05.17:52:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-05.17:52:53::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-05.17:52:53::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-05.17:52:53::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-05.17:52:53::SCWBDomain::adcps_v2_4/src'

TRACE::2021-03-05.17:52:53::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xa
TRACE::2021-03-05.17:52:53::SCWBDomain::dcps_v2_4/src'

TRACE::2021-03-05.17:52:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-05.17:52:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-05.17:52:53::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-05.17:52:53::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-05.17:52:53::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-05.17:52:53::SCWBDomain::ilffs_v4_3/src'

TRACE::2021-03-05.17:52:53::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-03-05.17:52:54::SCWBDomain::lffs_v4_3/src'

TRACE::2021-03-05.17:52:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-05.17:52:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-05.17:52:54::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-05.17:52:54::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-05.17:52:54::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-05.17:52:54::SCWBDomain::ilrsa_v1_6/src'

TRACE::2021-03-05.17:52:54::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-03-05.17:52:54::SCWBDomain::lrsa_v1_6/src'

TRACE::2021-03-05.17:52:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-05.17:52:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-05.17:52:54::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-05.17:52:54::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-05.17:52:54::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-03-05.17:52:54::SCWBDomain::oresightps_dcc_v1_7/src'

TRACE::2021-03-05.17:52:54::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2021-03-05.17:52:54::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/co
TRACE::2021-03-05.17:52:54::SCWBDomain::resightps_dcc_v1_7/src'

TRACE::2021-03-05.17:52:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-05.17:52:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-05.17:52:54::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-05.17:52:54::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-05.17:52:54::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-03-05.17:52:54::SCWBDomain::pu_cortexa9_v2_9/src'

TRACE::2021-03-05.17:52:54::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2021-03-05.17:52:54::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cp
TRACE::2021-03-05.17:52:54::SCWBDomain::u_cortexa9_v2_9/src'

TRACE::2021-03-05.17:52:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-05.17:52:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-05.17:52:54::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-05.17:52:54::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-05.17:52:54::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-05.17:52:54::SCWBDomain::drps_v1_1/src'

TRACE::2021-03-05.17:52:54::SCWBDomain::"Compiling ddrps"

TRACE::2021-03-05.17:52:54::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dd
TRACE::2021-03-05.17:52:54::SCWBDomain::rps_v1_1/src'

TRACE::2021-03-05.17:52:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-05.17:52:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-05.17:52:54::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-05.17:52:54::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-05.17:52:54::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-05.17:52:54::SCWBDomain::evcfg_v3_6/src'

TRACE::2021-03-05.17:52:54::SCWBDomain::"Compiling devcfg"

TRACE::2021-03-05.17:52:55::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/de
TRACE::2021-03-05.17:52:55::SCWBDomain::vcfg_v3_6/src'

TRACE::2021-03-05.17:52:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-05.17:52:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-05.17:52:55::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-05.17:52:55::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-05.17:52:55::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-05.17:52:55::SCWBDomain::maps_v2_6/src'

TRACE::2021-03-05.17:52:55::SCWBDomain::"Compiling dmaps"

TRACE::2021-03-05.17:52:55::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dm
TRACE::2021-03-05.17:52:55::SCWBDomain::aps_v2_6/src'

TRACE::2021-03-05.17:52:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-05.17:52:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-05.17:52:55::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-05.17:52:55::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-05.17:52:55::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/e
TRACE::2021-03-05.17:52:55::SCWBDomain::macps_v3_11/src'

TRACE::2021-03-05.17:52:55::SCWBDomain::"Compiling emacps"

TRACE::2021-03-05.17:52:56::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/em
TRACE::2021-03-05.17:52:56::SCWBDomain::acps_v3_11/src'

TRACE::2021-03-05.17:52:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-05.17:52:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-05.17:52:56::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-05.17:52:56::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-05.17:52:56::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-03-05.17:52:56::SCWBDomain::piops_v3_7/src'

TRACE::2021-03-05.17:52:56::SCWBDomain::"Compiling gpiops"

TRACE::2021-03-05.17:52:57::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-03-05.17:52:57::SCWBDomain::iops_v3_7/src'

TRACE::2021-03-05.17:52:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-05.17:52:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-05.17:52:57::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-05.17:52:57::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-03-05.17:52:57::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-03-05.17:52:57::SCWBDomain::pio_v4_6/src'

TRACE::2021-03-05.17:52:57::SCWBDomain::"Compiling gpio"

TRACE::2021-03-05.17:52:57::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-03-05.17:52:57::SCWBDomain::io_v4_6/src'

TRACE::2021-03-05.17:52:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-05.17:52:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-03-05.17:52:57::SCWBDomain::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-03-05.17:52:57::SCWBDomain::es -g -Wall -Wextra"

TRACE::2021-03-05.17:52:57::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/p
TRACE::2021-03-05.17:52:57::SCWBDomain::rc_v2_0/src'

TRACE::2021-03-05.17:52:57::SCWBDomain::"Compiling prc"

TRACE::2021-03-05.17:52:58::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/pr
TRACE::2021-03-05.17:52:58::SCWBDomain::c_v2_0/src'

TRACE::2021-03-05.17:52:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-05.17:52:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-05.17:52:58::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-05.17:52:58::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-05.17:52:58::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/q
TRACE::2021-03-05.17:52:58::SCWBDomain::spips_v3_7/src'

TRACE::2021-03-05.17:52:58::SCWBDomain::"Compiling qspips"

TRACE::2021-03-05.17:52:59::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qs
TRACE::2021-03-05.17:52:59::SCWBDomain::pips_v3_7/src'

TRACE::2021-03-05.17:52:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-05.17:52:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-05.17:52:59::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-05.17:52:59::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-05.17:52:59::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-05.17:52:59::SCWBDomain::cugic_v4_2/src'

TRACE::2021-03-05.17:52:59::SCWBDomain::"Compiling scugic"

TRACE::2021-03-05.17:52:59::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-05.17:52:59::SCWBDomain::ugic_v4_2/src'

TRACE::2021-03-05.17:52:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-05.17:52:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-05.17:52:59::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-05.17:52:59::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-05.17:52:59::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-05.17:52:59::SCWBDomain::cutimer_v2_2/src'

TRACE::2021-03-05.17:52:59::SCWBDomain::"Compiling scutimer"

TRACE::2021-03-05.17:53:00::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-05.17:53:00::SCWBDomain::utimer_v2_2/src'

TRACE::2021-03-05.17:53:00::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-05.17:53:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-05.17:53:00::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-05.17:53:00::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-05.17:53:00::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-05.17:53:00::SCWBDomain::cuwdt_v2_2/src'

TRACE::2021-03-05.17:53:00::SCWBDomain::"Compiling scuwdt"

TRACE::2021-03-05.17:53:00::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-05.17:53:00::SCWBDomain::uwdt_v2_2/src'

TRACE::2021-03-05.17:53:00::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-05.17:53:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-05.17:53:00::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-05.17:53:00::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-03-05.17:53:00::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-05.17:53:00::SCWBDomain::dps_v3_9/src'

TRACE::2021-03-05.17:53:00::SCWBDomain::"Compiling sdps"

TRACE::2021-03-05.17:53:01::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sd
TRACE::2021-03-05.17:53:01::SCWBDomain::ps_v3_9/src'

TRACE::2021-03-05.17:53:01::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-05.17:53:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-05.17:53:01::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-05.17:53:01::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-05.17:53:01::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-05.17:53:01::SCWBDomain::tandalone_v7_2/src'

TRACE::2021-03-05.17:53:01::SCWBDomain::"Compiling standalone"

TRACE::2021-03-05.17:53:04::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-05.17:53:04::SCWBDomain::tandalone_v7_2/src/profile'

TRACE::2021-03-05.17:53:04::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-03-05.17:53:04::SCWBDomain::andalone_v7_2/src/profile'

TRACE::2021-03-05.17:53:04::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-03-05.17:53:04::SCWBDomain::andalone_v7_2/src'

TRACE::2021-03-05.17:53:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-05.17:53:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-05.17:53:04::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-05.17:53:04::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-05.17:53:04::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-03-05.17:53:04::SCWBDomain::artps_v3_9/src'

TRACE::2021-03-05.17:53:04::SCWBDomain::"Compiling uartps"

TRACE::2021-03-05.17:53:05::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ua
TRACE::2021-03-05.17:53:05::SCWBDomain::rtps_v3_9/src'

TRACE::2021-03-05.17:53:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-05.17:53:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-05.17:53:05::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-05.17:53:05::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-05.17:53:05::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-03-05.17:53:05::SCWBDomain::sbps_v2_5/src'

TRACE::2021-03-05.17:53:05::SCWBDomain::"Compiling usbps"

TRACE::2021-03-05.17:53:05::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/us
TRACE::2021-03-05.17:53:05::SCWBDomain::bps_v2_5/src'

TRACE::2021-03-05.17:53:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-05.17:53:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-05.17:53:05::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-05.17:53:05::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-05.17:53:05::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-05.17:53:05::SCWBDomain::adcps_v2_4/src'

TRACE::2021-03-05.17:53:05::SCWBDomain::"Compiling xadcps"

TRACE::2021-03-05.17:53:06::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xa
TRACE::2021-03-05.17:53:06::SCWBDomain::dcps_v2_4/src'

TRACE::2021-03-05.17:53:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-05.17:53:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-05.17:53:06::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-05.17:53:06::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-05.17:53:06::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-05.17:53:06::SCWBDomain::ilffs_v4_3/src'

TRACE::2021-03-05.17:53:06::SCWBDomain::"Compiling XilFFs Library"

TRACE::2021-03-05.17:53:07::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-03-05.17:53:07::SCWBDomain::lffs_v4_3/src'

TRACE::2021-03-05.17:53:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-05.17:53:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-05.17:53:07::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-05.17:53:07::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-05.17:53:07::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-05.17:53:07::SCWBDomain::ilrsa_v1_6/src'

TRACE::2021-03-05.17:53:07::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-03-05.17:53:07::SCWBDomain::lrsa_v1_6/src'

TRACE::2021-03-05.17:53:07::SCWBDomain::'Finished building libraries'

TRACE::2021-03-05.17:53:07::SCWBDomain::make[1]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-05.17:53:07::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-03-05.17:53:07::SCWBDomain::exa9_0/include -I.

TRACE::2021-03-05.17:53:07::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-05.17:53:07::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-05.17:53:07::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-05.17:53:07::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-05.17:53:07::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-03-05.17:53:07::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-05.17:53:07::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-05.17:53:07::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-05.17:53:08::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-03-05.17:53:08::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-05.17:53:08::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-05.17:53:08::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-05.17:53:08::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-05.17:53:08::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-05.17:53:08::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-05.17:53:08::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-05.17:53:08::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-03-05.17:53:08::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-05.17:53:08::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-05.17:53:08::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-05.17:53:08::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2021-03-05.17:53:08::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-05.17:53:08::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2021-03-05.17:53:08::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-05.17:53:08::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2021-03-05.17:53:08::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                     -Wl,--gc-sectio
TRACE::2021-03-05.17:53:08::SCWBDomain::ns -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-03-05.17:53:08::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-05.17:53:08::SCWSystem::Not a boot domain 
LOG::2021-03-05.17:53:08::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-05.17:53:08::SCWDomain::Generating domain artifcats
TRACE::2021-03-05.17:53:08::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-05.17:53:08::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/qemu/
TRACE::2021-03-05.17:53:08::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/qemu/
TRACE::2021-03-05.17:53:08::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-05.17:53:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:53:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:53:08::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.17:53:08::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.17:53:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:53:08::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:53:08::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:53:08::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:53:08::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-05.17:53:08::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:53:09::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-05.17:53:09::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-05.17:53:09::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-03-05.17:53:09::SCWMssOS::doing bsp build ... 
TRACE::2021-03-05.17:53:09::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-03-05.17:53:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-05.17:53:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-05.17:53:09::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-05.17:53:09::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-05.17:53:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-05.17:53:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-05.17:53:09::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-05.17:53:09::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-05.17:53:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-05.17:53:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-05.17:53:09::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-05.17:53:09::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-05.17:53:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-05.17:53:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-05.17:53:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-05.17:53:09::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-05.17:53:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-05.17:53:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-05.17:53:09::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-05.17:53:09::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-05.17:53:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-05.17:53:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-05.17:53:09::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-05.17:53:09::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-05.17:53:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-05.17:53:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-05.17:53:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-05.17:53:09::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-05.17:53:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-05.17:53:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-05.17:53:09::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-05.17:53:09::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-05.17:53:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-05.17:53:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-05.17:53:09::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-05.17:53:09::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-05.17:53:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-05.17:53:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-05.17:53:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-05.17:53:09::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-05.17:53:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-05.17:53:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-05.17:53:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-05.17:53:09::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-05.17:53:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-05.17:53:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-05.17:53:09::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-05.17:53:09::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-05.17:53:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-05.17:53:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-05.17:53:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-05.17:53:09::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-05.17:53:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-05.17:53:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-05.17:53:09::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-05.17:53:09::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-05.17:53:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-05.17:53:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-05.17:53:09::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-05.17:53:09::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-05.17:53:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-05.17:53:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-05.17:53:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-05.17:53:09::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-05.17:53:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-05.17:53:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-05.17:53:09::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-05.17:53:09::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-05.17:53:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-05.17:53:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-05.17:53:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-05.17:53:09::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-05.17:53:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-05.17:53:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-05.17:53:10::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-05.17:53:10::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-05.17:53:10::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-03-05.17:53:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-05.17:53:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-05.17:53:10::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-05.17:53:10::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-05.17:53:10::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-03-05.17:53:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-05.17:53:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-05.17:53:10::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-05.17:53:10::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-05.17:53:10::SCWMssOS::"Compiling ddrps"

TRACE::2021-03-05.17:53:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-05.17:53:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-05.17:53:10::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-05.17:53:10::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-05.17:53:10::SCWMssOS::"Compiling devcfg"

TRACE::2021-03-05.17:53:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-05.17:53:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-05.17:53:10::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-05.17:53:10::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-05.17:53:10::SCWMssOS::"Compiling dmaps"

TRACE::2021-03-05.17:53:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-05.17:53:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-05.17:53:11::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-05.17:53:11::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-05.17:53:11::SCWMssOS::"Compiling emacps"

TRACE::2021-03-05.17:53:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-05.17:53:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-05.17:53:12::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-05.17:53:12::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-05.17:53:12::SCWMssOS::"Compiling gpiops"

TRACE::2021-03-05.17:53:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-05.17:53:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-05.17:53:12::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-05.17:53:12::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-05.17:53:12::SCWMssOS::"Compiling gpio"

TRACE::2021-03-05.17:53:13::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-05.17:53:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-03-05.17:53:13::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-03-05.17:53:13::SCWMssOS::es -g -Wall -Wextra"

TRACE::2021-03-05.17:53:13::SCWMssOS::"Compiling prc"

TRACE::2021-03-05.17:53:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-05.17:53:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-05.17:53:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-05.17:53:14::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-05.17:53:14::SCWMssOS::"Compiling qspips"

TRACE::2021-03-05.17:53:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-05.17:53:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-05.17:53:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-05.17:53:14::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-05.17:53:14::SCWMssOS::"Compiling scugic"

TRACE::2021-03-05.17:53:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-05.17:53:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-05.17:53:15::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-05.17:53:15::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-05.17:53:15::SCWMssOS::"Compiling scutimer"

TRACE::2021-03-05.17:53:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-05.17:53:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-05.17:53:15::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-05.17:53:15::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-05.17:53:15::SCWMssOS::"Compiling scuwdt"

TRACE::2021-03-05.17:53:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-05.17:53:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-05.17:53:16::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-05.17:53:16::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-05.17:53:16::SCWMssOS::"Compiling sdps"

TRACE::2021-03-05.17:53:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-05.17:53:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-05.17:53:17::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-05.17:53:17::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-05.17:53:17::SCWMssOS::"Compiling standalone"

TRACE::2021-03-05.17:53:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-05.17:53:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-05.17:53:19::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-05.17:53:19::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-05.17:53:19::SCWMssOS::"Compiling uartps"

TRACE::2021-03-05.17:53:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-05.17:53:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-05.17:53:20::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-05.17:53:20::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-05.17:53:20::SCWMssOS::"Compiling usbps"

TRACE::2021-03-05.17:53:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-05.17:53:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-05.17:53:21::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-05.17:53:21::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-05.17:53:21::SCWMssOS::"Compiling xadcps"

TRACE::2021-03-05.17:53:22::SCWMssOS::'Finished building libraries'

TRACE::2021-03-05.17:53:22::SCWMssOS::Copying to export directory.
TRACE::2021-03-05.17:53:22::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-05.17:53:22::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-05.17:53:22::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-05.17:53:22::SCWSystem::Completed Processing the sysconfig pr_led
LOG::2021-03-05.17:53:22::SCWPlatform::Completed generating the artifacts for system configuration pr_led
TRACE::2021-03-05.17:53:22::SCWPlatform::Started preparing the platform 
TRACE::2021-03-05.17:53:22::SCWSystem::Writing the bif file for system config pr_led
TRACE::2021-03-05.17:53:22::SCWSystem::dir created 
TRACE::2021-03-05.17:53:22::SCWSystem::Writing the bif 
TRACE::2021-03-05.17:53:22::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-05.17:53:22::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-05.17:53:22::SCWPlatform::Completed generating the platform
TRACE::2021-03-05.17:53:22::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:53:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-05.17:53:22::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-05.17:53:22::SCWMssOS::Commit changes completed.
TRACE::2021-03-05.17:53:22::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:53:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-05.17:53:22::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-05.17:53:22::SCWMssOS::Commit changes completed.
TRACE::2021-03-05.17:53:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:53:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:53:22::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.17:53:22::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.17:53:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:53:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:53:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:53:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:53:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:53:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:53:22::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.17:53:22::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.17:53:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:53:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:53:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:53:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:53:22::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"994a99907bed3da26a1e0d4e64655e8d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"71f693a980b84a2d703f8b3f0873ceca",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-05.17:53:22::SCWPlatform::updated the xpfm file.
TRACE::2021-03-05.17:53:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:53:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:53:22::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.17:53:22::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.17:53:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:53:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:53:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:53:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:53:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:53:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:53:22::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.17:53:22::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.17:53:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:53:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:53:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:53:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:53:23::SCWMssOS::In reload Mss file.
TRACE::2021-03-05.17:53:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:53:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:53:23::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.17:53:23::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.17:53:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:53:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:53:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-05.17:53:23::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-03-05.17:53:23::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-03-05.17:53:23::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-05.17:53:23::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:53:23::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:53:23::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:53:23::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-05.17:53:23::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-05.17:53:23::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:53:23::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:53:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-05.17:53:23::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-05.17:53:23::SCWMssOS::Commit changes completed.
TRACE::2021-03-05.17:53:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:53:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:53:23::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.17:53:23::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.17:53:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:53:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:53:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:53:23::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:53:23::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:53:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:53:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:53:27::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.17:53:27::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.17:53:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:53:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:53:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:53:27::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:53:27::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:53:27::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:53:27::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-05.17:53:27::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-05.17:53:27::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:53:34::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:34::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:34::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:34::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:53:34::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:34::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:53:34::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.17:53:34::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.17:53:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:53:34::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:53:34::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:53:34::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:53:34::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:34::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:34::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:34::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:53:34::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:34::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:53:34::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.17:53:34::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.17:53:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:53:34::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:53:34::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:53:34::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:53:38::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:38::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:38::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:38::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:53:38::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:53:38::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.17:53:38::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.17:53:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:53:38::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:53:38::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:53:38::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:53:38::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:38::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:38::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:38::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:53:38::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:53:38::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.17:53:38::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.17:53:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:53:38::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:53:38::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:53:38::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:53:40::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:40::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:40::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:40::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:53:40::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:53:40::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.17:53:40::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.17:53:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:53:40::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:53:40::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:53:40::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:53:40::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:40::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:40::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:40::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:53:40::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:53:40::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.17:53:40::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.17:53:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:53:40::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:53:40::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:53:40::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:53:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:53:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:53:43::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.17:53:43::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.17:53:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:53:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:53:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:53:43::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:53:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:53:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:53:43::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.17:53:43::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.17:53:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:53:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:53:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:53:43::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:53:43::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:53:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-05.17:53:43::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-05.17:53:43::SCWMssOS::Commit changes completed.
TRACE::2021-03-05.17:53:43::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:53:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-05.17:53:43::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-05.17:53:43::SCWMssOS::Commit changes completed.
TRACE::2021-03-05.17:53:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:53:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:53:43::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.17:53:43::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.17:53:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:53:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:53:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:53:43::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:53:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:53:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:53:43::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.17:53:43::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.17:53:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:53:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:53:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:53:43::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:53:43::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"994a99907bed3da26a1e0d4e64655e8d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"71f693a980b84a2d703f8b3f0873ceca",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_uart_0",
							"stdout":	"ps7_uart_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-05.17:53:43::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:53:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-05.17:53:43::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-05.17:53:43::SCWMssOS::Commit changes completed.
TRACE::2021-03-05.17:53:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:53:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:53:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:53:43::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.17:53:43::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.17:53:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:53:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:53:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:53:43::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:53:43::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2021-03-05.17:55:51::SCWPlatform::Started generating the artifacts platform pr_led
TRACE::2021-03-05.17:55:51::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-05.17:55:51::SCWPlatform::Started generating the artifacts for system configuration pr_led
LOG::2021-03-05.17:55:51::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-05.17:55:51::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-05.17:55:51::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-05.17:55:51::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-05.17:55:51::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-05.17:55:51::SCWSystem::Not a boot domain 
LOG::2021-03-05.17:55:51::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-05.17:55:51::SCWDomain::Generating domain artifcats
TRACE::2021-03-05.17:55:51::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-05.17:55:51::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/qemu/
TRACE::2021-03-05.17:55:51::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/qemu/
TRACE::2021-03-05.17:55:52::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-05.17:55:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:55:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:55:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:55:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:55:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:55:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:55:52::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.17:55:52::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.17:55:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:55:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:55:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:55:52::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:55:52::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:55:52::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:55:52::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-05.17:55:52::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-05.17:55:52::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:55:52::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-05.17:55:52::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:55:52::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-05.17:55:52::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-05.17:55:52::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-03-05.17:55:52::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-05.17:55:52::SCWMssOS::Copying to export directory.
TRACE::2021-03-05.17:55:52::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-05.17:55:52::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-05.17:55:52::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-05.17:55:52::SCWSystem::Completed Processing the sysconfig pr_led
LOG::2021-03-05.17:55:52::SCWPlatform::Completed generating the artifacts for system configuration pr_led
TRACE::2021-03-05.17:55:52::SCWPlatform::Started preparing the platform 
TRACE::2021-03-05.17:55:52::SCWSystem::Writing the bif file for system config pr_led
TRACE::2021-03-05.17:55:52::SCWSystem::dir created 
TRACE::2021-03-05.17:55:52::SCWSystem::Writing the bif 
TRACE::2021-03-05.17:55:52::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-05.17:55:52::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-05.17:55:52::SCWPlatform::Completed generating the platform
TRACE::2021-03-05.17:55:52::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:55:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-05.17:55:52::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-05.17:55:52::SCWMssOS::Commit changes completed.
TRACE::2021-03-05.17:55:52::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:55:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-05.17:55:52::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-05.17:55:52::SCWMssOS::Commit changes completed.
TRACE::2021-03-05.17:55:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:55:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:55:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:55:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:55:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:55:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:55:52::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.17:55:52::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.17:55:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:55:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:55:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:55:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.17:55:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:55:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:55:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:55:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:55:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:55:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:55:52::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.17:55:52::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.17:55:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:55:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:55:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:55:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:55:52::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"994a99907bed3da26a1e0d4e64655e8d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"71f693a980b84a2d703f8b3f0873ceca",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-05.17:55:52::SCWPlatform::updated the xpfm file.
TRACE::2021-03-05.17:55:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:55:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:55:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:55:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.17:55:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.17:55:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.17:55:52::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.17:55:52::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.17:55:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.17:55:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.17:55:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.17:55:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.18:01:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:01:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:01:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:01:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.18:01:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:01:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.18:01:22::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.18:01:22::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.18:01:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.18:01:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.18:01:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.18:01:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.18:01:23::SCWMssOS::In reload Mss file.
TRACE::2021-03-05.18:01:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:01:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:01:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:01:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.18:01:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:01:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.18:01:23::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.18:01:23::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.18:01:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.18:01:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.18:01:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-05.18:01:23::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-03-05.18:01:23::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-03-05.18:01:23::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-05.18:01:23::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.18:01:23::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.18:01:23::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.18:01:23::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-05.18:01:23::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-05.18:01:23::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.18:01:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:01:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:01:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:01:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.18:01:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:01:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.18:01:23::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.18:01:23::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.18:01:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.18:01:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.18:01:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.18:01:23::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.18:01:23::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-05.18:01:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:01:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:01:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:01:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.18:01:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:01:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.18:01:23::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.18:01:23::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.18:01:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.18:01:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.18:01:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.18:01:23::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.18:01:23::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-05.18:01:23::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.18:01:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-05.18:01:23::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-05.18:01:23::SCWMssOS::Commit changes completed.
TRACE::2021-03-05.18:01:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:01:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:01:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:01:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.18:01:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:01:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.18:01:23::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.18:01:23::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.18:01:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.18:01:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.18:01:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.18:01:23::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.18:01:23::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.18:01:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:01:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:01:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:01:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.18:01:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:01:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.18:01:57::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.18:01:57::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.18:01:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.18:01:57::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.18:01:57::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2021-03-05.18:01:57::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.18:02:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:02:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:02:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:02:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.18:02:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:02:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.18:02:07::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.18:02:07::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.18:02:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.18:02:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.18:02:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2021-03-05.18:02:07::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.18:02:07::SCWMssOS::Adding Library:  xilffs:4.3
TRACE::2021-03-05.18:02:07::SCWMssOS::Added Library:  xilffs
TRACE::2021-03-05.18:02:49::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.18:02:49::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-05.18:02:49::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.18:02:49::SCWMssOS::Commit changes completed.
TRACE::2021-03-05.18:02:50::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.18:02:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-05.18:02:50::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-05.18:02:50::SCWMssOS::Commit changes completed.
TRACE::2021-03-05.18:02:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:02:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:02:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:02:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.18:02:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:02:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.18:02:50::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.18:02:50::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.18:02:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.18:02:50::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.18:02:50::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.18:02:50::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.18:02:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:02:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:02:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:02:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.18:02:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:02:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.18:02:50::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.18:02:50::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.18:02:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.18:02:50::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.18:02:50::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.18:02:50::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.18:02:50::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"994a99907bed3da26a1e0d4e64655e8d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"71f693a980b84a2d703f8b3f0873ceca",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-05.18:02:50::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.18:02:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-05.18:02:50::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-05.18:02:50::SCWMssOS::Commit changes completed.
TRACE::2021-03-05.18:02:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:02:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:02:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:02:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.18:02:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:02:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.18:02:50::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.18:02:50::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.18:02:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.18:02:50::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.18:02:50::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.18:02:50::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.18:02:50::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.18:02:50::SCWMssOS::In reload Mss file.
TRACE::2021-03-05.18:02:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:02:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:02:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:02:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.18:02:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:02:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.18:02:50::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.18:02:50::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.18:02:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.18:02:50::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.18:02:50::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.18:02:50::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.18:02:50::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.18:02:50::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.18:02:50::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-05.18:02:50::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-05.18:02:50::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.18:02:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:02:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:02:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:02:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.18:02:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:02:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.18:02:50::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.18:02:50::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.18:02:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.18:02:50::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.18:02:50::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.18:02:50::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.18:02:50::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-05.18:02:50::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.18:02:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-05.18:02:50::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-05.18:02:50::SCWMssOS::Commit changes completed.
TRACE::2021-03-05.18:02:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:02:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:02:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:02:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.18:02:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:02:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.18:02:50::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.18:02:50::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.18:02:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.18:02:50::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.18:02:50::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.18:02:50::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.18:02:50::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.18:02:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:02:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:02:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:02:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.18:02:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:02:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.18:02:50::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.18:02:50::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.18:02:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.18:02:50::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.18:02:50::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.18:02:50::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.18:02:50::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.18:02:50::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.18:02:50::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-05.18:02:50::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-05.18:02:50::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.18:02:50::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-05.18:02:51::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2021-03-05.18:02:52::SCWMssOS::Removing file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp\system_0.mss
LOG::2021-03-05.18:06:24::SCWPlatform::Started generating the artifacts platform pr_led
TRACE::2021-03-05.18:06:24::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-05.18:06:24::SCWPlatform::Started generating the artifacts for system configuration pr_led
LOG::2021-03-05.18:06:24::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-05.18:06:24::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-05.18:06:24::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-05.18:06:24::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-05.18:06:24::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-05.18:06:24::SCWSystem::Not a boot domain 
LOG::2021-03-05.18:06:24::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-05.18:06:24::SCWDomain::Generating domain artifcats
TRACE::2021-03-05.18:06:24::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-05.18:06:24::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/qemu/
TRACE::2021-03-05.18:06:24::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/qemu/
TRACE::2021-03-05.18:06:24::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-05.18:06:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:06:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:06:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:06:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.18:06:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:06:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.18:06:24::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.18:06:24::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.18:06:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.18:06:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.18:06:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-05.18:06:24::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-03-05.18:06:24::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-03-05.18:06:24::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-05.18:06:24::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.18:06:24::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.18:06:24::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.18:06:24::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-05.18:06:24::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-05.18:06:24::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.18:06:24::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-05.18:06:24::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.18:06:24::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-05.18:06:24::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-05.18:06:24::SCWDomain::Building the domain :  standalone_domain
TRACE::2021-03-05.18:06:24::SCWMssOS::doing bsp build ... 
TRACE::2021-03-05.18:06:24::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-03-05.18:06:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-05.18:06:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-05.18:06:24::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-05.18:06:24::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-05.18:06:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-05.18:06:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-05.18:06:24::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-05.18:06:24::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-05.18:06:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-05.18:06:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-05.18:06:24::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-05.18:06:24::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-05.18:06:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-05.18:06:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-05.18:06:24::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-05.18:06:24::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-05.18:06:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-05.18:06:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-05.18:06:24::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-05.18:06:24::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-05.18:06:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-05.18:06:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-05.18:06:24::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-05.18:06:24::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-05.18:06:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-05.18:06:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-05.18:06:24::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-05.18:06:24::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-05.18:06:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-05.18:06:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-05.18:06:24::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-05.18:06:24::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-05.18:06:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-05.18:06:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-05.18:06:24::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-05.18:06:24::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-05.18:06:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-05.18:06:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-05.18:06:24::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-05.18:06:24::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-05.18:06:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-05.18:06:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-05.18:06:24::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-05.18:06:24::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-05.18:06:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-05.18:06:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-05.18:06:25::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-05.18:06:25::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-05.18:06:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-05.18:06:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-05.18:06:25::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-05.18:06:25::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-05.18:06:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-05.18:06:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-05.18:06:25::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-05.18:06:25::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-05.18:06:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-05.18:06:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-05.18:06:25::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-05.18:06:25::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-05.18:06:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-05.18:06:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-05.18:06:25::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-05.18:06:25::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-05.18:06:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-05.18:06:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-05.18:06:25::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-05.18:06:25::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-05.18:06:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-05.18:06:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-05.18:06:25::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-05.18:06:25::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-05.18:06:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-05.18:06:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-05.18:06:25::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-05.18:06:25::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-05.18:06:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-05.18:06:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-05.18:06:25::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-05.18:06:25::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-05.18:06:25::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-03-05.18:06:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-05.18:06:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-05.18:06:25::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-05.18:06:25::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-05.18:06:25::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-03-05.18:06:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-05.18:06:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-05.18:06:25::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-05.18:06:25::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-05.18:06:25::SCWMssOS::"Compiling ddrps"

TRACE::2021-03-05.18:06:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-05.18:06:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-05.18:06:25::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-05.18:06:25::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-05.18:06:25::SCWMssOS::"Compiling devcfg"

TRACE::2021-03-05.18:06:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-05.18:06:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-05.18:06:26::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-05.18:06:26::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-05.18:06:26::SCWMssOS::"Compiling dmaps"

TRACE::2021-03-05.18:06:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-05.18:06:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-05.18:06:27::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-05.18:06:27::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-05.18:06:27::SCWMssOS::"Compiling emacps"

TRACE::2021-03-05.18:06:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-05.18:06:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-05.18:06:27::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-05.18:06:27::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-05.18:06:27::SCWMssOS::"Compiling gpiops"

TRACE::2021-03-05.18:06:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-05.18:06:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-05.18:06:28::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-05.18:06:28::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-05.18:06:28::SCWMssOS::"Compiling gpio"

TRACE::2021-03-05.18:06:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-05.18:06:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-03-05.18:06:29::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-03-05.18:06:29::SCWMssOS::es -g -Wall -Wextra"

TRACE::2021-03-05.18:06:29::SCWMssOS::"Compiling prc"

TRACE::2021-03-05.18:06:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-05.18:06:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-05.18:06:29::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-05.18:06:29::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-05.18:06:29::SCWMssOS::"Compiling qspips"

TRACE::2021-03-05.18:06:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-05.18:06:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-05.18:06:30::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-05.18:06:30::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-05.18:06:30::SCWMssOS::"Compiling scugic"

TRACE::2021-03-05.18:06:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-05.18:06:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-05.18:06:31::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-05.18:06:31::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-05.18:06:31::SCWMssOS::"Compiling scutimer"

TRACE::2021-03-05.18:06:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-05.18:06:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-05.18:06:31::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-05.18:06:31::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-05.18:06:31::SCWMssOS::"Compiling scuwdt"

TRACE::2021-03-05.18:06:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-05.18:06:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-05.18:06:31::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-05.18:06:31::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-05.18:06:31::SCWMssOS::"Compiling sdps"

TRACE::2021-03-05.18:06:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-05.18:06:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-05.18:06:32::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-05.18:06:32::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-05.18:06:32::SCWMssOS::"Compiling standalone"

TRACE::2021-03-05.18:06:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-05.18:06:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-05.18:06:35::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-05.18:06:35::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-05.18:06:35::SCWMssOS::"Compiling uartps"

TRACE::2021-03-05.18:06:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-05.18:06:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-05.18:06:36::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-05.18:06:36::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-05.18:06:36::SCWMssOS::"Compiling usbps"

TRACE::2021-03-05.18:06:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-05.18:06:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-05.18:06:36::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-05.18:06:36::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-05.18:06:36::SCWMssOS::"Compiling xadcps"

TRACE::2021-03-05.18:06:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-05.18:06:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-05.18:06:37::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-05.18:06:37::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-05.18:06:37::SCWMssOS::"Compiling XilFFs Library"

TRACE::2021-03-05.18:06:38::SCWMssOS::'Finished building libraries'

TRACE::2021-03-05.18:06:38::SCWMssOS::Copying to export directory.
TRACE::2021-03-05.18:06:38::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-05.18:06:38::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-05.18:06:38::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-05.18:06:38::SCWSystem::Completed Processing the sysconfig pr_led
LOG::2021-03-05.18:06:38::SCWPlatform::Completed generating the artifacts for system configuration pr_led
TRACE::2021-03-05.18:06:38::SCWPlatform::Started preparing the platform 
TRACE::2021-03-05.18:06:38::SCWSystem::Writing the bif file for system config pr_led
TRACE::2021-03-05.18:06:38::SCWSystem::dir created 
TRACE::2021-03-05.18:06:38::SCWSystem::Writing the bif 
TRACE::2021-03-05.18:06:38::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-05.18:06:38::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-05.18:06:38::SCWPlatform::Completed generating the platform
TRACE::2021-03-05.18:06:38::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.18:06:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-05.18:06:38::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-05.18:06:38::SCWMssOS::Commit changes completed.
TRACE::2021-03-05.18:06:38::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.18:06:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-05.18:06:38::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-05.18:06:38::SCWMssOS::Commit changes completed.
TRACE::2021-03-05.18:06:38::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:06:38::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:06:38::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:06:38::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.18:06:38::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:06:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.18:06:38::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.18:06:38::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.18:06:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.18:06:38::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.18:06:38::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.18:06:38::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-05.18:06:38::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:06:38::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:06:38::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:06:38::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.18:06:38::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:06:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.18:06:38::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.18:06:38::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.18:06:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.18:06:38::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.18:06:38::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.18:06:38::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.18:06:38::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"994a99907bed3da26a1e0d4e64655e8d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"cfafdcc3e4863c6eb286036395378d86",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-05.18:06:38::SCWPlatform::updated the xpfm file.
TRACE::2021-03-05.18:06:38::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:06:38::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:06:38::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:06:38::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-05.18:06:38::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-05.18:06:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-05.18:06:38::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-05.18:06:38::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-05.18:06:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-05.18:06:38::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-05.18:06:38::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-05.18:06:38::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.13:07:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:07:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:07:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:07:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.13:07:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:07:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.13:07:56::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-06.13:08:00::SCWPlatform::Opened new HwDB with name top_2
TRACE::2021-03-06.13:08:00::SCWReader::Active system found as  pr_led
TRACE::2021-03-06.13:08:00::SCWReader::Handling sysconfig pr_led
TRACE::2021-03-06.13:08:00::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-06.13:08:00::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-06.13:08:00::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-06.13:08:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.13:08:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.13:08:00::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-06.13:08:00::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-06.13:08:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.13:08:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.13:08:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.13:08:00::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-06.13:08:00::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-06.13:08:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.13:08:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.13:08:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.13:08:00::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-06.13:08:00::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-06.13:08:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.13:08:00::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-06.13:08:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.13:08:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.13:08:00::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-06.13:08:00::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-06.13:08:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.13:08:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.13:08:00::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-06.13:08:00::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.13:08:00::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.13:08:00::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.13:08:00::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-06.13:08:00::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-06.13:08:00::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.13:08:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.13:08:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.13:08:00::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-06.13:08:00::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-06.13:08:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.13:08:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.13:08:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.13:08:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.13:08:00::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-06.13:08:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.13:08:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.13:08:00::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-06.13:08:00::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-06.13:08:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.13:08:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.13:08:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.13:08:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.13:08:00::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-06.13:08:00::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.13:08:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-06.13:08:00::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-06.13:08:00::SCWMssOS::Commit changes completed.
TRACE::2021-03-06.13:08:00::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-06.13:08:00::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-06.13:08:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.13:08:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.13:08:00::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-06.13:08:00::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-06.13:08:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.13:08:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.13:08:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.13:08:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.13:08:00::SCWReader::No isolation master present  
TRACE::2021-03-06.13:08:00::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-06.13:08:00::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-06.13:08:00::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-06.13:08:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.13:08:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.13:08:00::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-06.13:08:00::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-06.13:08:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.13:08:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.13:08:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.13:08:00::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-06.13:08:00::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-06.13:08:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.13:08:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.13:08:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.13:08:00::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-06.13:08:00::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-06.13:08:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.13:08:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.13:08:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.13:08:00::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.13:08:00::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.13:08:00::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.13:08:00::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-06.13:08:00::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-06.13:08:00::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.13:08:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.13:08:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.13:08:00::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-06.13:08:00::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-06.13:08:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.13:08:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.13:08:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.13:08:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.13:08:00::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-06.13:08:00::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.13:08:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-06.13:08:00::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-06.13:08:00::SCWMssOS::Commit changes completed.
TRACE::2021-03-06.13:08:00::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-06.13:08:00::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-06.13:08:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.13:08:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.13:08:00::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-06.13:08:00::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-06.13:08:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.13:08:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.13:08:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.13:08:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.13:08:00::SCWReader::No isolation master present  
TRACE::2021-03-06.13:08:00::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl & make clean
TRACE::2021-03-06.13:08:00::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2021-03-06.13:08:00::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2021-03-06.13:08:00::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2021-03-06.13:08:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2021-03-06.13:08:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2021-03-06.13:08:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2021-03-06.13:08:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2021-03-06.13:08:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2021-03-06.13:08:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s clean 

TRACE::2021-03-06.13:08:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2021-03-06.13:08:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2021-03-06.13:08:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s clean 

TRACE::2021-03-06.13:08:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s clean 

TRACE::2021-03-06.13:08:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2021-03-06.13:08:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2021-03-06.13:08:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2021-03-06.13:08:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s clean 

TRACE::2021-03-06.13:08:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2021-03-06.13:08:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s clean 

TRACE::2021-03-06.13:08:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s clean 

TRACE::2021-03-06.13:08:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2021-03-06.13:08:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s clean 

TRACE::2021-03-06.13:08:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s clean 

TRACE::2021-03-06.13:08:01::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2021-03-06.13:08:01::SCWMssOS::cleaning the bsp 
TRACE::2021-03-06.13:08:01::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp & make clean 
TRACE::2021-03-06.13:08:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2021-03-06.13:08:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2021-03-06.13:08:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2021-03-06.13:08:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2021-03-06.13:08:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2021-03-06.13:08:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s clean 

TRACE::2021-03-06.13:08:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2021-03-06.13:08:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2021-03-06.13:08:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s clean 

TRACE::2021-03-06.13:08:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s clean 

TRACE::2021-03-06.13:08:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2021-03-06.13:08:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2021-03-06.13:08:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2021-03-06.13:08:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s clean 

TRACE::2021-03-06.13:08:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2021-03-06.13:08:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s clean 

TRACE::2021-03-06.13:08:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s clean 

TRACE::2021-03-06.13:08:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2021-03-06.13:08:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s clean 

TRACE::2021-03-06.13:08:02::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2021-03-06.13:08:07::SCWPlatform::Started generating the artifacts platform pr_led
TRACE::2021-03-06.13:08:07::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-06.13:08:07::SCWPlatform::Started generating the artifacts for system configuration pr_led
LOG::2021-03-06.13:08:07::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-06.13:08:07::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-06.13:08:07::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-06.13:08:07::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-03-06.13:08:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.13:08:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.13:08:07::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-06.13:08:07::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-06.13:08:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.13:08:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.13:08:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.13:08:07::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.13:08:07::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-06.13:08:07::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-06.13:08:07::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-06.13:08:07::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl & make 
TRACE::2021-03-06.13:08:07::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2021-03-06.13:08:07::SCWBDomain::make[1]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-06.13:08:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-06.13:08:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-06.13:08:07::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-06.13:08:07::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:07::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-03-06.13:08:07::SCWBDomain::oresightps_dcc_v1_7/src'

TRACE::2021-03-06.13:08:07::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/co
TRACE::2021-03-06.13:08:07::SCWBDomain::resightps_dcc_v1_7/src'

TRACE::2021-03-06.13:08:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-06.13:08:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-06.13:08:07::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-06.13:08:07::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:07::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-03-06.13:08:07::SCWBDomain::pu_cortexa9_v2_9/src'

TRACE::2021-03-06.13:08:07::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cp
TRACE::2021-03-06.13:08:07::SCWBDomain::u_cortexa9_v2_9/src'

TRACE::2021-03-06.13:08:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-06.13:08:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-06.13:08:07::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-06.13:08:07::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:07::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-06.13:08:07::SCWBDomain::drps_v1_1/src'

TRACE::2021-03-06.13:08:07::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dd
TRACE::2021-03-06.13:08:07::SCWBDomain::rps_v1_1/src'

TRACE::2021-03-06.13:08:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-06.13:08:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-06.13:08:07::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-06.13:08:07::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:07::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-06.13:08:07::SCWBDomain::evcfg_v3_6/src'

TRACE::2021-03-06.13:08:07::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/de
TRACE::2021-03-06.13:08:07::SCWBDomain::vcfg_v3_6/src'

TRACE::2021-03-06.13:08:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-06.13:08:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-06.13:08:07::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-06.13:08:07::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:07::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-06.13:08:07::SCWBDomain::maps_v2_6/src'

TRACE::2021-03-06.13:08:07::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dm
TRACE::2021-03-06.13:08:07::SCWBDomain::aps_v2_6/src'

TRACE::2021-03-06.13:08:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-06.13:08:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-06.13:08:07::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-06.13:08:07::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:07::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/e
TRACE::2021-03-06.13:08:07::SCWBDomain::macps_v3_11/src'

TRACE::2021-03-06.13:08:07::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/em
TRACE::2021-03-06.13:08:07::SCWBDomain::acps_v3_11/src'

TRACE::2021-03-06.13:08:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-06.13:08:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-06.13:08:07::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-06.13:08:07::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:07::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-03-06.13:08:07::SCWBDomain::piops_v3_7/src'

TRACE::2021-03-06.13:08:08::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-03-06.13:08:08::SCWBDomain::iops_v3_7/src'

TRACE::2021-03-06.13:08:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-06.13:08:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-06.13:08:08::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-06.13:08:08::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:08::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-03-06.13:08:08::SCWBDomain::pio_v4_6/src'

TRACE::2021-03-06.13:08:08::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-03-06.13:08:08::SCWBDomain::io_v4_6/src'

TRACE::2021-03-06.13:08:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-06.13:08:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-06.13:08:08::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-06.13:08:08::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-06.13:08:08::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/p
TRACE::2021-03-06.13:08:08::SCWBDomain::rc_v2_0/src'

TRACE::2021-03-06.13:08:08::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/pr
TRACE::2021-03-06.13:08:08::SCWBDomain::c_v2_0/src'

TRACE::2021-03-06.13:08:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-06.13:08:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-06.13:08:08::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-06.13:08:08::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:08::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/q
TRACE::2021-03-06.13:08:08::SCWBDomain::spips_v3_7/src'

TRACE::2021-03-06.13:08:08::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qs
TRACE::2021-03-06.13:08:08::SCWBDomain::pips_v3_7/src'

TRACE::2021-03-06.13:08:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-06.13:08:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-06.13:08:08::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-06.13:08:08::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:08::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-06.13:08:08::SCWBDomain::cugic_v4_2/src'

TRACE::2021-03-06.13:08:08::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-06.13:08:08::SCWBDomain::ugic_v4_2/src'

TRACE::2021-03-06.13:08:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-06.13:08:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-06.13:08:08::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-06.13:08:08::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:08::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-06.13:08:08::SCWBDomain::cutimer_v2_2/src'

TRACE::2021-03-06.13:08:08::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-06.13:08:08::SCWBDomain::utimer_v2_2/src'

TRACE::2021-03-06.13:08:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-06.13:08:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-06.13:08:08::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-06.13:08:08::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:08::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-06.13:08:08::SCWBDomain::cuwdt_v2_2/src'

TRACE::2021-03-06.13:08:08::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-06.13:08:08::SCWBDomain::uwdt_v2_2/src'

TRACE::2021-03-06.13:08:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-06.13:08:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-06.13:08:08::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-06.13:08:08::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:08::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-06.13:08:08::SCWBDomain::dps_v3_9/src'

TRACE::2021-03-06.13:08:08::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sd
TRACE::2021-03-06.13:08:08::SCWBDomain::ps_v3_9/src'

TRACE::2021-03-06.13:08:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-06.13:08:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-06.13:08:08::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-06.13:08:08::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:08::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-06.13:08:08::SCWBDomain::tandalone_v7_2/src'

TRACE::2021-03-06.13:08:08::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-06.13:08:08::SCWBDomain::tandalone_v7_2/src/profile'

TRACE::2021-03-06.13:08:08::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-03-06.13:08:08::SCWBDomain::andalone_v7_2/src/profile'

TRACE::2021-03-06.13:08:08::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-03-06.13:08:08::SCWBDomain::andalone_v7_2/src'

TRACE::2021-03-06.13:08:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-06.13:08:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-06.13:08:08::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-06.13:08:08::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:08::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-03-06.13:08:08::SCWBDomain::artps_v3_9/src'

TRACE::2021-03-06.13:08:08::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ua
TRACE::2021-03-06.13:08:08::SCWBDomain::rtps_v3_9/src'

TRACE::2021-03-06.13:08:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-06.13:08:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-06.13:08:08::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-06.13:08:08::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:08::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-03-06.13:08:08::SCWBDomain::sbps_v2_5/src'

TRACE::2021-03-06.13:08:08::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/us
TRACE::2021-03-06.13:08:08::SCWBDomain::bps_v2_5/src'

TRACE::2021-03-06.13:08:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-06.13:08:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-06.13:08:08::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-06.13:08:08::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:08::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-06.13:08:08::SCWBDomain::adcps_v2_4/src'

TRACE::2021-03-06.13:08:08::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xa
TRACE::2021-03-06.13:08:08::SCWBDomain::dcps_v2_4/src'

TRACE::2021-03-06.13:08:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-06.13:08:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-06.13:08:09::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-06.13:08:09::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:09::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-06.13:08:09::SCWBDomain::ilffs_v4_3/src'

TRACE::2021-03-06.13:08:09::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-03-06.13:08:09::SCWBDomain::lffs_v4_3/src'

TRACE::2021-03-06.13:08:09::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-06.13:08:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-06.13:08:09::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-06.13:08:09::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:09::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-06.13:08:09::SCWBDomain::ilrsa_v1_6/src'

TRACE::2021-03-06.13:08:09::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-03-06.13:08:09::SCWBDomain::lrsa_v1_6/src'

TRACE::2021-03-06.13:08:09::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-06.13:08:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-06.13:08:09::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-06.13:08:09::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:09::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-03-06.13:08:09::SCWBDomain::oresightps_dcc_v1_7/src'

TRACE::2021-03-06.13:08:09::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2021-03-06.13:08:09::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/co
TRACE::2021-03-06.13:08:09::SCWBDomain::resightps_dcc_v1_7/src'

TRACE::2021-03-06.13:08:09::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-06.13:08:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-06.13:08:09::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-06.13:08:09::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:09::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-03-06.13:08:09::SCWBDomain::pu_cortexa9_v2_9/src'

TRACE::2021-03-06.13:08:09::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2021-03-06.13:08:09::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cp
TRACE::2021-03-06.13:08:09::SCWBDomain::u_cortexa9_v2_9/src'

TRACE::2021-03-06.13:08:09::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-06.13:08:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-06.13:08:09::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-06.13:08:09::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:09::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-06.13:08:09::SCWBDomain::drps_v1_1/src'

TRACE::2021-03-06.13:08:09::SCWBDomain::"Compiling ddrps"

TRACE::2021-03-06.13:08:09::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dd
TRACE::2021-03-06.13:08:09::SCWBDomain::rps_v1_1/src'

TRACE::2021-03-06.13:08:09::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-06.13:08:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-06.13:08:09::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-06.13:08:09::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-06.13:08:09::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-06.13:08:09::SCWBDomain::evcfg_v3_6/src'

TRACE::2021-03-06.13:08:09::SCWBDomain::"Compiling devcfg"

TRACE::2021-03-06.13:08:10::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/de
TRACE::2021-03-06.13:08:10::SCWBDomain::vcfg_v3_6/src'

TRACE::2021-03-06.13:08:10::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-06.13:08:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-06.13:08:10::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-06.13:08:10::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:10::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-06.13:08:10::SCWBDomain::maps_v2_6/src'

TRACE::2021-03-06.13:08:10::SCWBDomain::"Compiling dmaps"

TRACE::2021-03-06.13:08:10::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dm
TRACE::2021-03-06.13:08:10::SCWBDomain::aps_v2_6/src'

TRACE::2021-03-06.13:08:10::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-06.13:08:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-06.13:08:10::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-06.13:08:10::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:10::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/e
TRACE::2021-03-06.13:08:10::SCWBDomain::macps_v3_11/src'

TRACE::2021-03-06.13:08:10::SCWBDomain::"Compiling emacps"

TRACE::2021-03-06.13:08:11::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/em
TRACE::2021-03-06.13:08:11::SCWBDomain::acps_v3_11/src'

TRACE::2021-03-06.13:08:11::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-06.13:08:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-06.13:08:11::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-06.13:08:11::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-06.13:08:11::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-03-06.13:08:11::SCWBDomain::piops_v3_7/src'

TRACE::2021-03-06.13:08:11::SCWBDomain::"Compiling gpiops"

TRACE::2021-03-06.13:08:12::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-03-06.13:08:12::SCWBDomain::iops_v3_7/src'

TRACE::2021-03-06.13:08:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-06.13:08:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-06.13:08:12::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-06.13:08:12::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-03-06.13:08:12::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-03-06.13:08:12::SCWBDomain::pio_v4_6/src'

TRACE::2021-03-06.13:08:12::SCWBDomain::"Compiling gpio"

TRACE::2021-03-06.13:08:12::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-03-06.13:08:12::SCWBDomain::io_v4_6/src'

TRACE::2021-03-06.13:08:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-06.13:08:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-03-06.13:08:12::SCWBDomain::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-03-06.13:08:12::SCWBDomain::es -g -Wall -Wextra"

TRACE::2021-03-06.13:08:12::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/p
TRACE::2021-03-06.13:08:12::SCWBDomain::rc_v2_0/src'

TRACE::2021-03-06.13:08:12::SCWBDomain::"Compiling prc"

TRACE::2021-03-06.13:08:13::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/pr
TRACE::2021-03-06.13:08:13::SCWBDomain::c_v2_0/src'

TRACE::2021-03-06.13:08:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-06.13:08:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-06.13:08:13::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-06.13:08:13::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-06.13:08:13::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/q
TRACE::2021-03-06.13:08:13::SCWBDomain::spips_v3_7/src'

TRACE::2021-03-06.13:08:13::SCWBDomain::"Compiling qspips"

TRACE::2021-03-06.13:08:14::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qs
TRACE::2021-03-06.13:08:14::SCWBDomain::pips_v3_7/src'

TRACE::2021-03-06.13:08:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-06.13:08:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-06.13:08:14::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-06.13:08:14::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-06.13:08:14::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-06.13:08:14::SCWBDomain::cugic_v4_2/src'

TRACE::2021-03-06.13:08:14::SCWBDomain::"Compiling scugic"

TRACE::2021-03-06.13:08:14::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-06.13:08:14::SCWBDomain::ugic_v4_2/src'

TRACE::2021-03-06.13:08:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-06.13:08:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-06.13:08:14::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-06.13:08:14::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:14::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-06.13:08:14::SCWBDomain::cutimer_v2_2/src'

TRACE::2021-03-06.13:08:14::SCWBDomain::"Compiling scutimer"

TRACE::2021-03-06.13:08:15::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-06.13:08:15::SCWBDomain::utimer_v2_2/src'

TRACE::2021-03-06.13:08:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-06.13:08:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-06.13:08:15::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-06.13:08:15::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-06.13:08:15::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-06.13:08:15::SCWBDomain::cuwdt_v2_2/src'

TRACE::2021-03-06.13:08:15::SCWBDomain::"Compiling scuwdt"

TRACE::2021-03-06.13:08:15::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-06.13:08:15::SCWBDomain::uwdt_v2_2/src'

TRACE::2021-03-06.13:08:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-06.13:08:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-06.13:08:15::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-06.13:08:15::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-03-06.13:08:15::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-06.13:08:15::SCWBDomain::dps_v3_9/src'

TRACE::2021-03-06.13:08:15::SCWBDomain::"Compiling sdps"

TRACE::2021-03-06.13:08:16::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sd
TRACE::2021-03-06.13:08:16::SCWBDomain::ps_v3_9/src'

TRACE::2021-03-06.13:08:16::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-06.13:08:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-06.13:08:16::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-06.13:08:16::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:16::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-06.13:08:16::SCWBDomain::tandalone_v7_2/src'

TRACE::2021-03-06.13:08:16::SCWBDomain::"Compiling standalone"

TRACE::2021-03-06.13:08:19::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-06.13:08:19::SCWBDomain::tandalone_v7_2/src/profile'

TRACE::2021-03-06.13:08:19::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-03-06.13:08:19::SCWBDomain::andalone_v7_2/src/profile'

TRACE::2021-03-06.13:08:19::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-03-06.13:08:19::SCWBDomain::andalone_v7_2/src'

TRACE::2021-03-06.13:08:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-06.13:08:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-06.13:08:19::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-06.13:08:19::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-06.13:08:19::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-03-06.13:08:19::SCWBDomain::artps_v3_9/src'

TRACE::2021-03-06.13:08:19::SCWBDomain::"Compiling uartps"

TRACE::2021-03-06.13:08:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ua
TRACE::2021-03-06.13:08:20::SCWBDomain::rtps_v3_9/src'

TRACE::2021-03-06.13:08:20::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-06.13:08:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-06.13:08:20::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-06.13:08:20::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-03-06.13:08:20::SCWBDomain::sbps_v2_5/src'

TRACE::2021-03-06.13:08:20::SCWBDomain::"Compiling usbps"

TRACE::2021-03-06.13:08:21::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/us
TRACE::2021-03-06.13:08:21::SCWBDomain::bps_v2_5/src'

TRACE::2021-03-06.13:08:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-06.13:08:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-06.13:08:21::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-06.13:08:21::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-06.13:08:21::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-06.13:08:21::SCWBDomain::adcps_v2_4/src'

TRACE::2021-03-06.13:08:21::SCWBDomain::"Compiling xadcps"

TRACE::2021-03-06.13:08:21::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xa
TRACE::2021-03-06.13:08:21::SCWBDomain::dcps_v2_4/src'

TRACE::2021-03-06.13:08:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-06.13:08:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-06.13:08:21::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-06.13:08:21::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-06.13:08:21::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-06.13:08:21::SCWBDomain::ilffs_v4_3/src'

TRACE::2021-03-06.13:08:21::SCWBDomain::"Compiling XilFFs Library"

TRACE::2021-03-06.13:08:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-03-06.13:08:22::SCWBDomain::lffs_v4_3/src'

TRACE::2021-03-06.13:08:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-06.13:08:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-06.13:08:22::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-06.13:08:22::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-06.13:08:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-06.13:08:22::SCWBDomain::ilrsa_v1_6/src'

TRACE::2021-03-06.13:08:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-03-06.13:08:22::SCWBDomain::lrsa_v1_6/src'

TRACE::2021-03-06.13:08:22::SCWBDomain::'Finished building libraries'

TRACE::2021-03-06.13:08:22::SCWBDomain::make[1]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-06.13:08:22::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-03-06.13:08:22::SCWBDomain::exa9_0/include -I.

TRACE::2021-03-06.13:08:22::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-06.13:08:22::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-06.13:08:22::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-03-06.13:08:22::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-06.13:08:23::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-06.13:08:23::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-06.13:08:23::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-03-06.13:08:23::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-06.13:08:23::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-06.13:08:23::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-06.13:08:23::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-06.13:08:23::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-06.13:08:23::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-06.13:08:23::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-06.13:08:23::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-06.13:08:23::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-06.13:08:23::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-03-06.13:08:23::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-06.13:08:23::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-06.13:08:23::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-06.13:08:23::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2021-03-06.13:08:23::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-06.13:08:24::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2021-03-06.13:08:24::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-06.13:08:24::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2021-03-06.13:08:24::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                     -Wl,--gc-sectio
TRACE::2021-03-06.13:08:24::SCWBDomain::ns -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-03-06.13:08:24::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-06.13:08:24::SCWSystem::Not a boot domain 
LOG::2021-03-06.13:08:24::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-06.13:08:24::SCWDomain::Generating domain artifcats
TRACE::2021-03-06.13:08:24::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-06.13:08:24::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/qemu/
TRACE::2021-03-06.13:08:24::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/qemu/
TRACE::2021-03-06.13:08:24::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-06.13:08:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.13:08:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.13:08:24::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-06.13:08:24::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-06.13:08:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.13:08:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.13:08:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.13:08:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.13:08:24::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-06.13:08:24::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.13:08:24::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-06.13:08:24::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-06.13:08:24::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-03-06.13:08:24::SCWMssOS::doing bsp build ... 
TRACE::2021-03-06.13:08:24::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-03-06.13:08:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-06.13:08:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-06.13:08:24::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-06.13:08:24::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-06.13:08:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-06.13:08:24::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-06.13:08:24::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-06.13:08:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-06.13:08:24::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-06.13:08:24::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-06.13:08:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-06.13:08:24::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-06.13:08:24::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-06.13:08:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-06.13:08:24::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-06.13:08:24::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-06.13:08:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-06.13:08:24::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-06.13:08:24::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-06.13:08:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-06.13:08:24::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-06.13:08:24::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-06.13:08:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-06.13:08:24::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-06.13:08:24::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-06.13:08:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-06.13:08:24::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-06.13:08:24::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-06.13:08:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-06.13:08:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-06.13:08:24::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-06.13:08:24::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-06.13:08:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-06.13:08:24::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-06.13:08:24::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-06.13:08:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-06.13:08:24::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-06.13:08:24::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-06.13:08:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-06.13:08:24::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-06.13:08:24::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-06.13:08:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-06.13:08:24::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-06.13:08:24::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-06.13:08:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-06.13:08:25::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-06.13:08:25::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-06.13:08:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-06.13:08:25::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-06.13:08:25::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-06.13:08:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-06.13:08:25::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-06.13:08:25::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-06.13:08:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-06.13:08:25::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-06.13:08:25::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-06.13:08:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-06.13:08:25::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-06.13:08:25::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-06.13:08:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-06.13:08:25::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-06.13:08:25::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:25::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-03-06.13:08:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-06.13:08:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-06.13:08:25::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-06.13:08:25::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:25::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-03-06.13:08:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-06.13:08:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-06.13:08:25::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-06.13:08:25::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:25::SCWMssOS::"Compiling ddrps"

TRACE::2021-03-06.13:08:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-06.13:08:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-06.13:08:25::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-06.13:08:25::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-06.13:08:25::SCWMssOS::"Compiling devcfg"

TRACE::2021-03-06.13:08:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-06.13:08:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-06.13:08:26::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-06.13:08:26::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:26::SCWMssOS::"Compiling dmaps"

TRACE::2021-03-06.13:08:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-06.13:08:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-06.13:08:27::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-06.13:08:27::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:27::SCWMssOS::"Compiling emacps"

TRACE::2021-03-06.13:08:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-06.13:08:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-06.13:08:27::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-06.13:08:27::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-06.13:08:27::SCWMssOS::"Compiling gpiops"

TRACE::2021-03-06.13:08:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-06.13:08:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-06.13:08:28::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-06.13:08:28::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-06.13:08:28::SCWMssOS::"Compiling gpio"

TRACE::2021-03-06.13:08:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-06.13:08:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-03-06.13:08:29::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-03-06.13:08:29::SCWMssOS::es -g -Wall -Wextra"

TRACE::2021-03-06.13:08:29::SCWMssOS::"Compiling prc"

TRACE::2021-03-06.13:08:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-06.13:08:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-06.13:08:29::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-06.13:08:29::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-06.13:08:29::SCWMssOS::"Compiling qspips"

TRACE::2021-03-06.13:08:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-06.13:08:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-06.13:08:30::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-06.13:08:30::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-06.13:08:30::SCWMssOS::"Compiling scugic"

TRACE::2021-03-06.13:08:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-06.13:08:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-06.13:08:31::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-06.13:08:31::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:31::SCWMssOS::"Compiling scutimer"

TRACE::2021-03-06.13:08:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-06.13:08:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-06.13:08:31::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-06.13:08:31::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-06.13:08:31::SCWMssOS::"Compiling scuwdt"

TRACE::2021-03-06.13:08:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-06.13:08:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-06.13:08:31::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-06.13:08:31::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-06.13:08:31::SCWMssOS::"Compiling sdps"

TRACE::2021-03-06.13:08:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-06.13:08:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-06.13:08:32::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-06.13:08:32::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:32::SCWMssOS::"Compiling standalone"

TRACE::2021-03-06.13:08:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-06.13:08:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-06.13:08:35::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-06.13:08:35::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-06.13:08:35::SCWMssOS::"Compiling uartps"

TRACE::2021-03-06.13:08:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-06.13:08:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-06.13:08:36::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-06.13:08:36::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-06.13:08:36::SCWMssOS::"Compiling usbps"

TRACE::2021-03-06.13:08:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-06.13:08:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-06.13:08:37::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-06.13:08:37::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-06.13:08:37::SCWMssOS::"Compiling xadcps"

TRACE::2021-03-06.13:08:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-06.13:08:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-06.13:08:37::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-06.13:08:37::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-06.13:08:37::SCWMssOS::"Compiling XilFFs Library"

TRACE::2021-03-06.13:08:38::SCWMssOS::'Finished building libraries'

TRACE::2021-03-06.13:08:38::SCWMssOS::Copying to export directory.
TRACE::2021-03-06.13:08:38::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-06.13:08:38::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-06.13:08:38::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-06.13:08:38::SCWSystem::Completed Processing the sysconfig pr_led
LOG::2021-03-06.13:08:38::SCWPlatform::Completed generating the artifacts for system configuration pr_led
TRACE::2021-03-06.13:08:38::SCWPlatform::Started preparing the platform 
TRACE::2021-03-06.13:08:38::SCWSystem::Writing the bif file for system config pr_led
TRACE::2021-03-06.13:08:38::SCWSystem::dir created 
TRACE::2021-03-06.13:08:38::SCWSystem::Writing the bif 
TRACE::2021-03-06.13:08:38::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-06.13:08:38::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-06.13:08:38::SCWPlatform::Completed generating the platform
TRACE::2021-03-06.13:08:38::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.13:08:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-06.13:08:38::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-06.13:08:38::SCWMssOS::Commit changes completed.
TRACE::2021-03-06.13:08:38::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.13:08:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-06.13:08:38::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-06.13:08:38::SCWMssOS::Commit changes completed.
TRACE::2021-03-06.13:08:38::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:38::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:38::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:38::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.13:08:38::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.13:08:38::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-06.13:08:38::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-06.13:08:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.13:08:38::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.13:08:38::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.13:08:38::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.13:08:38::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:38::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:38::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:38::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.13:08:38::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.13:08:38::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-06.13:08:38::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-06.13:08:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.13:08:39::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.13:08:39::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.13:08:39::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.13:08:39::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"994a99907bed3da26a1e0d4e64655e8d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"cfafdcc3e4863c6eb286036395378d86",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-06.13:08:39::SCWPlatform::updated the xpfm file.
TRACE::2021-03-06.13:08:39::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:39::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:39::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:39::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.13:08:39::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:08:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.13:08:39::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-06.13:08:39::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-06.13:08:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.13:08:39::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.13:08:39::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.13:08:39::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.13:18:11::SCWPlatform::Clearing the existing platform
TRACE::2021-03-06.13:18:11::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-06.13:18:11::SCWBDomain::clearing the fsbl build
TRACE::2021-03-06.13:18:11::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.13:18:11::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.13:18:11::SCWSystem::Clearing the domains completed.
TRACE::2021-03-06.13:18:11::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-06.13:18:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:11::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.13:18:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.13:18:11::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.13:18:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.13:18:11::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-06.13:18:14::SCWPlatform::Opened new HwDB with name top_3
TRACE::2021-03-06.13:18:14::SCWReader::Active system found as  pr_led
TRACE::2021-03-06.13:18:14::SCWReader::Handling sysconfig pr_led
TRACE::2021-03-06.13:18:14::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-06.13:18:14::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-06.13:18:14::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-06.13:18:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.13:18:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.13:18:14::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-06.13:18:14::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-06.13:18:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.13:18:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.13:18:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.13:18:14::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-06.13:18:14::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-06.13:18:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.13:18:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.13:18:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.13:18:14::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-06.13:18:14::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-06.13:18:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.13:18:14::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-06.13:18:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.13:18:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.13:18:15::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-06.13:18:15::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-06.13:18:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.13:18:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.13:18:15::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-06.13:18:15::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.13:18:15::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.13:18:15::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.13:18:15::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-06.13:18:15::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-06.13:18:15::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.13:18:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.13:18:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.13:18:15::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-06.13:18:15::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-06.13:18:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.13:18:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.13:18:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.13:18:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.13:18:15::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-06.13:18:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.13:18:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.13:18:15::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-06.13:18:15::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-06.13:18:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.13:18:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.13:18:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.13:18:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.13:18:15::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-06.13:18:15::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.13:18:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-06.13:18:15::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-06.13:18:15::SCWMssOS::Commit changes completed.
TRACE::2021-03-06.13:18:15::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-06.13:18:15::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-06.13:18:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.13:18:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.13:18:15::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-06.13:18:15::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-06.13:18:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.13:18:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.13:18:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.13:18:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.13:18:15::SCWReader::No isolation master present  
TRACE::2021-03-06.13:18:15::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-06.13:18:15::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-06.13:18:15::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-06.13:18:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.13:18:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.13:18:15::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-06.13:18:15::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-06.13:18:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.13:18:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.13:18:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.13:18:15::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-06.13:18:15::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-06.13:18:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.13:18:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.13:18:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.13:18:15::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-06.13:18:15::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-06.13:18:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.13:18:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.13:18:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.13:18:15::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.13:18:15::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.13:18:15::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.13:18:15::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-06.13:18:15::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-06.13:18:15::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.13:18:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.13:18:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.13:18:15::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-06.13:18:15::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-06.13:18:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.13:18:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.13:18:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.13:18:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.13:18:15::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-06.13:18:15::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.13:18:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-06.13:18:15::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-06.13:18:15::SCWMssOS::Commit changes completed.
TRACE::2021-03-06.13:18:15::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-06.13:18:15::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-06.13:18:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.13:18:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.13:18:15::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-06.13:18:15::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-06.13:18:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.13:18:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.13:18:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.13:18:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.13:18:15::SCWReader::No isolation master present  
TRACE::2021-03-06.13:18:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.13:18:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.13:18:16::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-06.13:18:16::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-06.13:18:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.13:18:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.13:18:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.13:18:16::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.13:18:16::SCWMssOS::In reload Mss file.
TRACE::2021-03-06.13:18:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.13:18:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.13:18:16::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-06.13:18:16::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-06.13:18:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.13:18:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.13:18:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-06.13:18:16::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-03-06.13:18:16::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-03-06.13:18:16::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-06.13:18:16::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.13:18:16::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.13:18:16::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.13:18:16::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-06.13:18:16::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-06.13:18:16::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.13:18:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.13:18:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.13:18:16::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-06.13:18:16::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-06.13:18:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.13:18:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.13:18:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.13:18:16::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.13:18:16::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-06.13:18:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.13:18:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.13:18:16::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-06.13:18:16::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-06.13:18:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.13:18:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.13:18:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.13:18:16::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.13:18:16::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-06.13:18:16::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.13:18:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-06.13:18:16::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-06.13:18:16::SCWMssOS::Commit changes completed.
TRACE::2021-03-06.13:18:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.13:18:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:18:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.13:18:16::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-06.13:18:16::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-06.13:18:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.13:18:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.13:18:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.13:18:17::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.13:18:17::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
LOG::2021-03-06.13:22:14::SCWPlatform::Started generating the artifacts platform pr_led
TRACE::2021-03-06.13:22:14::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-06.13:22:14::SCWPlatform::Started generating the artifacts for system configuration pr_led
LOG::2021-03-06.13:22:14::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-06.13:22:14::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-06.13:22:14::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-06.13:22:14::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-06.13:22:14::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-06.13:22:14::SCWSystem::Not a boot domain 
LOG::2021-03-06.13:22:14::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-06.13:22:14::SCWDomain::Generating domain artifcats
TRACE::2021-03-06.13:22:14::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-06.13:22:14::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/qemu/
TRACE::2021-03-06.13:22:14::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/qemu/
TRACE::2021-03-06.13:22:14::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-06.13:22:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:22:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:22:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:22:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.13:22:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:22:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.13:22:14::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-06.13:22:14::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-06.13:22:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.13:22:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.13:22:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2021-03-06.13:22:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.13:22:14::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-06.13:22:14::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.13:22:14::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-06.13:22:14::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-06.13:22:14::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-03-06.13:22:14::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-06.13:22:14::SCWMssOS::Copying to export directory.
TRACE::2021-03-06.13:22:14::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-06.13:22:14::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-06.13:22:14::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-06.13:22:14::SCWSystem::Completed Processing the sysconfig pr_led
LOG::2021-03-06.13:22:14::SCWPlatform::Completed generating the artifacts for system configuration pr_led
TRACE::2021-03-06.13:22:14::SCWPlatform::Started preparing the platform 
TRACE::2021-03-06.13:22:14::SCWSystem::Writing the bif file for system config pr_led
TRACE::2021-03-06.13:22:14::SCWSystem::dir created 
TRACE::2021-03-06.13:22:14::SCWSystem::Writing the bif 
TRACE::2021-03-06.13:22:14::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-06.13:22:14::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-06.13:22:14::SCWPlatform::Completed generating the platform
TRACE::2021-03-06.13:22:14::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.13:22:14::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-06.13:22:14::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.13:22:14::SCWMssOS::Commit changes completed.
TRACE::2021-03-06.13:22:14::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.13:22:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-06.13:22:14::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-06.13:22:14::SCWMssOS::Commit changes completed.
TRACE::2021-03-06.13:22:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:22:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:22:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:22:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.13:22:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:22:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.13:22:14::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-06.13:22:14::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-06.13:22:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.13:22:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.13:22:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.13:22:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.13:22:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:22:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:22:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:22:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.13:22:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:22:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.13:22:14::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-06.13:22:14::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-06.13:22:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.13:22:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.13:22:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.13:22:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.13:22:14::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"994a99907bed3da26a1e0d4e64655e8d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"cfafdcc3e4863c6eb286036395378d86",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-06.13:22:14::SCWPlatform::updated the xpfm file.
TRACE::2021-03-06.13:22:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:22:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:22:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:22:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.13:22:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.13:22:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.13:22:15::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-06.13:22:15::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-06.13:22:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.13:22:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.13:22:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.13:22:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.16:51:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.16:51:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.16:51:53::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-06.16:51:56::SCWPlatform::Opened new HwDB with name top_0
TRACE::2021-03-06.16:51:56::SCWReader::Active system found as  pr_led
TRACE::2021-03-06.16:51:56::SCWReader::Handling sysconfig pr_led
TRACE::2021-03-06.16:51:56::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-06.16:51:56::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-06.16:51:56::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-06.16:51:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.16:51:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.16:51:56::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-06.16:51:56::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-06.16:51:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.16:51:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.16:51:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.16:51:56::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-06.16:51:56::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-06.16:51:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.16:51:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.16:51:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.16:51:56::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-06.16:51:56::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-06.16:51:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.16:51:56::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-06.16:51:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.16:51:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.16:51:56::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-06.16:51:56::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-06.16:51:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.16:51:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.16:51:56::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-06.16:51:56::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.16:51:56::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.16:51:56::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.16:51:56::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-06.16:51:56::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-06.16:51:56::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.16:51:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.16:51:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.16:51:56::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-06.16:51:56::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-06.16:51:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.16:51:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.16:51:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.16:51:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.16:51:56::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-06.16:51:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.16:51:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.16:51:56::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-06.16:51:56::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-06.16:51:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.16:51:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.16:51:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.16:51:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.16:51:56::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-06.16:51:56::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.16:51:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-06.16:51:56::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-06.16:51:56::SCWMssOS::Commit changes completed.
TRACE::2021-03-06.16:51:56::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-06.16:51:56::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-06.16:51:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.16:51:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.16:51:56::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-06.16:51:56::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-06.16:51:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.16:51:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.16:51:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.16:51:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.16:51:56::SCWReader::No isolation master present  
TRACE::2021-03-06.16:51:56::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-06.16:51:56::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-06.16:51:56::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-06.16:51:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.16:51:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.16:51:56::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-06.16:51:56::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-06.16:51:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.16:51:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.16:51:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.16:51:56::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-06.16:51:56::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-06.16:51:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.16:51:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.16:51:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.16:51:56::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-06.16:51:56::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-06.16:51:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.16:51:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.16:51:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.16:51:56::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.16:51:56::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.16:51:56::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.16:51:56::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-06.16:51:56::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-06.16:51:56::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.16:51:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.16:51:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.16:51:56::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-06.16:51:56::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-06.16:51:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.16:51:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.16:51:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.16:51:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.16:51:56::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-06.16:51:56::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.16:51:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-06.16:51:56::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-06.16:51:56::SCWMssOS::Commit changes completed.
TRACE::2021-03-06.16:51:56::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-06.16:51:56::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-06.16:51:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.16:51:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.16:51:56::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-06.16:51:56::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-06.16:51:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.16:51:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.16:51:57::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.16:51:57::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.16:51:57::SCWReader::No isolation master present  
LOG::2021-03-06.16:51:57::SCWPlatform::Started generating the artifacts platform pr_led
TRACE::2021-03-06.16:51:57::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-06.16:51:57::SCWPlatform::Started generating the artifacts for system configuration pr_led
LOG::2021-03-06.16:51:57::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-06.16:51:57::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-06.16:51:57::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-06.16:51:57::SCWDomain::Building the domain :  zynq_fsbl
TRACE::2021-03-06.16:51:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.16:51:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.16:51:57::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-06.16:51:57::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-06.16:51:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.16:51:57::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.16:51:57::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.16:51:57::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.16:51:57::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-06.16:51:57::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-06.16:51:57::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-06.16:51:57::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl & make 
TRACE::2021-03-06.16:51:57::SCWBDomain::make: Nothing to be done for 'all'.

LOG::2021-03-06.16:51:57::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-06.16:51:57::SCWSystem::Not a boot domain 
LOG::2021-03-06.16:51:57::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-06.16:51:57::SCWDomain::Generating domain artifcats
TRACE::2021-03-06.16:51:57::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-06.16:51:57::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/qemu/
TRACE::2021-03-06.16:51:57::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/qemu/
TRACE::2021-03-06.16:51:57::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-06.16:51:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.16:51:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:51:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.16:51:57::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-06.16:51:57::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-06.16:51:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.16:51:57::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.16:51:57::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.16:51:57::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.16:51:57::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-06.16:51:57::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.16:51:57::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-06.16:51:57::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-06.16:51:57::SCWDomain::Building the domain :  standalone_domain
TRACE::2021-03-06.16:51:57::SCWMssOS::doing bsp build ... 
TRACE::2021-03-06.16:51:57::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-03-06.16:51:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-06.16:51:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-06.16:51:57::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-06.16:51:57::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-06.16:51:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-06.16:51:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-06.16:51:57::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-06.16:51:57::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-06.16:51:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-06.16:51:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-06.16:51:57::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-06.16:51:57::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-06.16:51:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-06.16:51:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-06.16:51:57::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-06.16:51:57::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-06.16:51:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-06.16:51:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-06.16:51:57::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-06.16:51:57::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-06.16:51:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-06.16:51:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-06.16:51:57::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-06.16:51:57::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-06.16:51:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-06.16:51:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-06.16:51:57::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-06.16:51:57::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-06.16:51:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-06.16:51:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-06.16:51:57::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-06.16:51:57::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-06.16:51:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-06.16:51:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-06.16:51:57::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-06.16:51:57::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-06.16:51:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-06.16:51:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-06.16:51:57::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-06.16:51:57::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-06.16:51:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-06.16:51:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-06.16:51:57::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-06.16:51:57::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-06.16:51:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-06.16:51:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-06.16:51:57::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-06.16:51:57::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-06.16:51:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-06.16:51:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-06.16:51:57::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-06.16:51:57::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-06.16:51:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-06.16:51:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-06.16:51:57::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-06.16:51:58::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-06.16:51:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-06.16:51:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-06.16:51:58::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-06.16:51:58::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-06.16:51:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-06.16:51:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-06.16:51:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-06.16:51:58::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-06.16:51:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-06.16:51:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-06.16:51:58::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-06.16:51:58::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-06.16:51:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-06.16:51:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-06.16:51:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-06.16:51:58::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-06.16:51:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-06.16:51:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-06.16:51:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-06.16:51:58::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-06.16:51:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-06.16:51:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-06.16:51:58::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-06.16:51:58::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-06.16:51:58::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-03-06.16:51:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-06.16:51:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-06.16:51:58::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-06.16:51:58::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-06.16:51:58::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-03-06.16:51:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-06.16:51:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-06.16:51:58::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-06.16:51:58::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-06.16:51:58::SCWMssOS::"Compiling ddrps"

TRACE::2021-03-06.16:51:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-06.16:51:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-06.16:51:58::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-06.16:51:58::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-06.16:51:58::SCWMssOS::"Compiling devcfg"

TRACE::2021-03-06.16:51:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-06.16:51:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-06.16:51:59::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-06.16:51:59::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-06.16:51:59::SCWMssOS::"Compiling dmaps"

TRACE::2021-03-06.16:52:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-06.16:52:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-06.16:52:00::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-06.16:52:00::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-06.16:52:00::SCWMssOS::"Compiling emacps"

TRACE::2021-03-06.16:52:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-06.16:52:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-06.16:52:01::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-06.16:52:01::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-06.16:52:01::SCWMssOS::"Compiling gpiops"

TRACE::2021-03-06.16:52:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-06.16:52:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-06.16:52:01::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-06.16:52:01::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-06.16:52:01::SCWMssOS::"Compiling gpio"

TRACE::2021-03-06.16:52:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-06.16:52:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-03-06.16:52:02::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-03-06.16:52:02::SCWMssOS::es -g -Wall -Wextra"

TRACE::2021-03-06.16:52:02::SCWMssOS::"Compiling prc"

TRACE::2021-03-06.16:52:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-06.16:52:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-06.16:52:03::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-06.16:52:03::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-06.16:52:03::SCWMssOS::"Compiling qspips"

TRACE::2021-03-06.16:52:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-06.16:52:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-06.16:52:03::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-06.16:52:03::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-06.16:52:03::SCWMssOS::"Compiling scugic"

TRACE::2021-03-06.16:52:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-06.16:52:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-06.16:52:04::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-06.16:52:04::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-06.16:52:04::SCWMssOS::"Compiling scutimer"

TRACE::2021-03-06.16:52:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-06.16:52:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-06.16:52:05::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-06.16:52:05::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-06.16:52:05::SCWMssOS::"Compiling scuwdt"

TRACE::2021-03-06.16:52:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-06.16:52:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-06.16:52:05::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-06.16:52:05::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-06.16:52:05::SCWMssOS::"Compiling sdps"

TRACE::2021-03-06.16:52:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-06.16:52:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-06.16:52:06::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-06.16:52:06::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-06.16:52:06::SCWMssOS::"Compiling standalone"

TRACE::2021-03-06.16:52:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-06.16:52:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-06.16:52:09::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-06.16:52:09::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-06.16:52:09::SCWMssOS::"Compiling uartps"

TRACE::2021-03-06.16:52:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-06.16:52:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-06.16:52:10::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-06.16:52:10::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-06.16:52:10::SCWMssOS::"Compiling usbps"

TRACE::2021-03-06.16:52:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-06.16:52:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-06.16:52:10::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-06.16:52:10::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-06.16:52:10::SCWMssOS::"Compiling xadcps"

TRACE::2021-03-06.16:52:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-06.16:52:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-06.16:52:11::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-06.16:52:11::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-06.16:52:11::SCWMssOS::"Compiling XilFFs Library"

TRACE::2021-03-06.16:52:11::SCWMssOS::'Finished building libraries'

TRACE::2021-03-06.16:52:11::SCWMssOS::Copying to export directory.
TRACE::2021-03-06.16:52:11::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-06.16:52:11::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-06.16:52:11::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-06.16:52:11::SCWSystem::Completed Processing the sysconfig pr_led
LOG::2021-03-06.16:52:11::SCWPlatform::Completed generating the artifacts for system configuration pr_led
TRACE::2021-03-06.16:52:11::SCWPlatform::Started preparing the platform 
TRACE::2021-03-06.16:52:11::SCWSystem::Writing the bif file for system config pr_led
TRACE::2021-03-06.16:52:11::SCWSystem::dir created 
TRACE::2021-03-06.16:52:11::SCWSystem::Writing the bif 
TRACE::2021-03-06.16:52:11::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-06.16:52:11::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-06.16:52:11::SCWPlatform::Completed generating the platform
TRACE::2021-03-06.16:52:11::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.16:52:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-06.16:52:11::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-06.16:52:11::SCWMssOS::Commit changes completed.
TRACE::2021-03-06.16:52:11::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.16:52:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-06.16:52:11::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-06.16:52:11::SCWMssOS::Commit changes completed.
TRACE::2021-03-06.16:52:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:52:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:52:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:52:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.16:52:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:52:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.16:52:11::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-06.16:52:11::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-06.16:52:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.16:52:11::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.16:52:11::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.16:52:11::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.16:52:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:52:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:52:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:52:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.16:52:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:52:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.16:52:11::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-06.16:52:11::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-06.16:52:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.16:52:11::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.16:52:11::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.16:52:11::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.16:52:11::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"994a99907bed3da26a1e0d4e64655e8d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"cfafdcc3e4863c6eb286036395378d86",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-06.16:52:11::SCWPlatform::updated the xpfm file.
TRACE::2021-03-06.16:52:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:52:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:52:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:52:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.16:52:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:52:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.16:52:11::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-06.16:52:11::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-06.16:52:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.16:52:11::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.16:52:11::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.16:52:11::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.16:56:43::SCWPlatform::Clearing the existing platform
TRACE::2021-03-06.16:56:43::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-06.16:56:43::SCWBDomain::clearing the fsbl build
TRACE::2021-03-06.16:56:43::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.16:56:43::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.16:56:43::SCWSystem::Clearing the domains completed.
TRACE::2021-03-06.16:56:43::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-06.16:56:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:43::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.16:56:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.16:56:43::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.16:56:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.16:56:43::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-06.16:56:47::SCWPlatform::Opened new HwDB with name top_2
TRACE::2021-03-06.16:56:47::SCWReader::Active system found as  pr_led
TRACE::2021-03-06.16:56:47::SCWReader::Handling sysconfig pr_led
TRACE::2021-03-06.16:56:47::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-06.16:56:47::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-06.16:56:47::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-06.16:56:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.16:56:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.16:56:47::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-06.16:56:47::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-06.16:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.16:56:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.16:56:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.16:56:47::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-06.16:56:47::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-06.16:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.16:56:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.16:56:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.16:56:47::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-06.16:56:47::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-06.16:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.16:56:47::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-06.16:56:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.16:56:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.16:56:47::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-06.16:56:47::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-06.16:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.16:56:47::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.16:56:47::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-06.16:56:47::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.16:56:47::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.16:56:47::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.16:56:47::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-06.16:56:47::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-06.16:56:47::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.16:56:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.16:56:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.16:56:47::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-06.16:56:47::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-06.16:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.16:56:47::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.16:56:47::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.16:56:47::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.16:56:47::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-06.16:56:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.16:56:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.16:56:47::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-06.16:56:47::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-06.16:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.16:56:47::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.16:56:47::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.16:56:47::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.16:56:47::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-06.16:56:47::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.16:56:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-06.16:56:47::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-06.16:56:47::SCWMssOS::Commit changes completed.
TRACE::2021-03-06.16:56:47::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-06.16:56:47::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-06.16:56:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.16:56:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.16:56:47::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-06.16:56:47::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-06.16:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.16:56:47::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.16:56:47::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.16:56:47::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.16:56:47::SCWReader::No isolation master present  
TRACE::2021-03-06.16:56:47::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-06.16:56:47::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-06.16:56:47::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-06.16:56:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.16:56:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.16:56:47::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-06.16:56:47::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-06.16:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.16:56:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.16:56:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.16:56:47::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-06.16:56:47::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-06.16:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.16:56:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.16:56:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.16:56:47::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-06.16:56:47::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-06.16:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.16:56:47::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.16:56:47::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.16:56:48::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.16:56:48::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.16:56:48::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.16:56:48::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-06.16:56:48::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-06.16:56:48::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.16:56:48::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:48::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:48::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:48::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.16:56:48::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:48::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.16:56:48::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-06.16:56:48::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-06.16:56:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.16:56:48::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.16:56:48::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.16:56:48::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.16:56:48::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-06.16:56:48::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.16:56:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-06.16:56:48::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-06.16:56:48::SCWMssOS::Commit changes completed.
TRACE::2021-03-06.16:56:48::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-06.16:56:48::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-06.16:56:48::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:48::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:48::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:48::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.16:56:48::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:56:48::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.16:56:48::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-06.16:56:48::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-06.16:56:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.16:56:48::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.16:56:48::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.16:56:48::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.16:56:48::SCWReader::No isolation master present  
LOG::2021-03-06.16:57:39::SCWPlatform::Started generating the artifacts platform pr_led
TRACE::2021-03-06.16:57:39::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-06.16:57:39::SCWPlatform::Started generating the artifacts for system configuration pr_led
LOG::2021-03-06.16:57:39::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-06.16:57:39::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-06.16:57:39::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-06.16:57:39::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-06.16:57:39::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-06.16:57:39::SCWSystem::Not a boot domain 
LOG::2021-03-06.16:57:39::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-06.16:57:39::SCWDomain::Generating domain artifcats
TRACE::2021-03-06.16:57:39::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-06.16:57:39::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/qemu/
TRACE::2021-03-06.16:57:39::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/qemu/
TRACE::2021-03-06.16:57:39::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-06.16:57:39::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:57:39::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:57:39::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:57:39::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.16:57:39::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:57:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.16:57:39::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-06.16:57:39::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-06.16:57:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.16:57:39::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.16:57:39::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.16:57:39::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.16:57:39::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-06.16:57:39::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.16:57:39::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-06.16:57:39::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-06.16:57:39::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-03-06.16:57:39::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-06.16:57:39::SCWMssOS::Copying to export directory.
TRACE::2021-03-06.16:57:39::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-06.16:57:39::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-06.16:57:39::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-06.16:57:39::SCWSystem::Completed Processing the sysconfig pr_led
LOG::2021-03-06.16:57:39::SCWPlatform::Completed generating the artifacts for system configuration pr_led
TRACE::2021-03-06.16:57:39::SCWPlatform::Started preparing the platform 
TRACE::2021-03-06.16:57:39::SCWSystem::Writing the bif file for system config pr_led
TRACE::2021-03-06.16:57:39::SCWSystem::dir created 
TRACE::2021-03-06.16:57:39::SCWSystem::Writing the bif 
TRACE::2021-03-06.16:57:39::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-06.16:57:39::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-06.16:57:39::SCWPlatform::Completed generating the platform
TRACE::2021-03-06.16:57:39::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.16:57:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-06.16:57:39::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-06.16:57:39::SCWMssOS::Commit changes completed.
TRACE::2021-03-06.16:57:39::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.16:57:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-06.16:57:39::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-06.16:57:39::SCWMssOS::Commit changes completed.
TRACE::2021-03-06.16:57:39::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:57:39::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:57:39::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:57:39::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.16:57:39::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:57:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.16:57:39::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-06.16:57:39::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-06.16:57:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.16:57:39::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.16:57:39::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.16:57:39::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.16:57:39::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:57:39::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:57:39::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:57:39::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.16:57:39::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:57:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.16:57:39::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-06.16:57:39::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-06.16:57:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.16:57:39::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.16:57:39::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.16:57:39::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.16:57:39::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"994a99907bed3da26a1e0d4e64655e8d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"cfafdcc3e4863c6eb286036395378d86",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-06.16:57:39::SCWPlatform::updated the xpfm file.
TRACE::2021-03-06.16:57:39::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:57:39::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:57:39::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:57:39::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.16:57:39::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.16:57:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.16:57:39::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-06.16:57:39::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-06.16:57:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.16:57:39::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.16:57:39::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.16:57:39::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.19:37:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.19:37:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.19:37:13::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-06.19:37:16::SCWPlatform::Opened new HwDB with name top_0
TRACE::2021-03-06.19:37:16::SCWReader::Active system found as  pr_led
TRACE::2021-03-06.19:37:16::SCWReader::Handling sysconfig pr_led
TRACE::2021-03-06.19:37:16::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-06.19:37:16::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-06.19:37:16::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-06.19:37:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.19:37:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.19:37:16::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-06.19:37:16::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-06.19:37:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.19:37:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.19:37:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.19:37:16::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-06.19:37:16::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-06.19:37:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.19:37:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.19:37:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.19:37:16::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-06.19:37:16::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-06.19:37:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.19:37:16::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-06.19:37:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.19:37:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.19:37:16::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-06.19:37:16::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-06.19:37:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.19:37:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.19:37:16::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-06.19:37:16::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.19:37:16::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.19:37:16::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.19:37:16::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-06.19:37:16::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-06.19:37:16::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.19:37:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.19:37:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.19:37:16::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-06.19:37:16::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-06.19:37:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.19:37:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.19:37:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.19:37:17::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.19:37:17::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-06.19:37:17::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:17::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:17::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:17::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.19:37:17::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.19:37:17::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-06.19:37:17::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-06.19:37:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.19:37:17::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.19:37:17::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.19:37:17::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.19:37:17::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-06.19:37:17::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.19:37:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-06.19:37:17::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-06.19:37:17::SCWMssOS::Commit changes completed.
TRACE::2021-03-06.19:37:17::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-06.19:37:17::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-06.19:37:17::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:17::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:17::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:17::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.19:37:17::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.19:37:17::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-06.19:37:17::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-06.19:37:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.19:37:17::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.19:37:17::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.19:37:17::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.19:37:17::SCWReader::No isolation master present  
TRACE::2021-03-06.19:37:17::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-06.19:37:17::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-06.19:37:17::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-06.19:37:17::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:17::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:17::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:17::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.19:37:17::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.19:37:17::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-06.19:37:17::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-06.19:37:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.19:37:17::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:17::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:17::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:17::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.19:37:17::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.19:37:17::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-06.19:37:17::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-06.19:37:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.19:37:17::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:17::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:17::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:17::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.19:37:17::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.19:37:17::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-06.19:37:17::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-06.19:37:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.19:37:17::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.19:37:17::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.19:37:17::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.19:37:17::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.19:37:17::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.19:37:17::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-06.19:37:17::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-06.19:37:17::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.19:37:17::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:17::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:17::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:17::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.19:37:17::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.19:37:17::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-06.19:37:17::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-06.19:37:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.19:37:17::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.19:37:17::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.19:37:17::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.19:37:17::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-06.19:37:17::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.19:37:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-06.19:37:17::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-06.19:37:17::SCWMssOS::Commit changes completed.
TRACE::2021-03-06.19:37:17::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-06.19:37:17::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-06.19:37:17::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:17::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:17::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:17::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.19:37:17::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:37:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.19:37:17::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-06.19:37:17::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-06.19:37:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.19:37:17::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.19:37:17::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.19:37:17::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.19:37:17::SCWReader::No isolation master present  
TRACE::2021-03-06.19:38:11::SCWPlatform::Clearing the existing platform
TRACE::2021-03-06.19:38:11::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-06.19:38:11::SCWBDomain::clearing the fsbl build
TRACE::2021-03-06.19:38:11::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.19:38:11::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.19:38:11::SCWSystem::Clearing the domains completed.
TRACE::2021-03-06.19:38:11::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-06.19:38:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:11::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.19:38:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.19:38:11::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.19:38:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.19:38:11::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-06.19:38:14::SCWPlatform::Opened new HwDB with name top_1
TRACE::2021-03-06.19:38:14::SCWReader::Active system found as  pr_led
TRACE::2021-03-06.19:38:14::SCWReader::Handling sysconfig pr_led
TRACE::2021-03-06.19:38:14::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-06.19:38:14::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-06.19:38:14::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-06.19:38:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.19:38:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.19:38:14::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-06.19:38:14::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-06.19:38:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.19:38:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.19:38:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.19:38:14::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-06.19:38:14::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-06.19:38:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.19:38:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.19:38:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.19:38:14::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-06.19:38:14::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-06.19:38:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.19:38:14::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-06.19:38:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.19:38:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.19:38:14::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-06.19:38:14::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-06.19:38:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.19:38:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.19:38:14::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-06.19:38:14::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.19:38:14::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.19:38:14::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.19:38:14::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-06.19:38:14::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-06.19:38:14::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.19:38:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.19:38:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.19:38:14::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-06.19:38:14::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-06.19:38:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.19:38:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.19:38:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.19:38:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.19:38:14::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-06.19:38:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.19:38:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.19:38:14::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-06.19:38:14::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-06.19:38:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.19:38:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.19:38:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.19:38:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.19:38:14::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-06.19:38:14::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.19:38:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-06.19:38:14::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-06.19:38:14::SCWMssOS::Commit changes completed.
TRACE::2021-03-06.19:38:14::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-06.19:38:14::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-06.19:38:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.19:38:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.19:38:14::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-06.19:38:14::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-06.19:38:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.19:38:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.19:38:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.19:38:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.19:38:15::SCWReader::No isolation master present  
TRACE::2021-03-06.19:38:15::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-06.19:38:15::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-06.19:38:15::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-06.19:38:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.19:38:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.19:38:15::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-06.19:38:15::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-06.19:38:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.19:38:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.19:38:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.19:38:15::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-06.19:38:15::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-06.19:38:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.19:38:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.19:38:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.19:38:15::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-06.19:38:15::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-06.19:38:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.19:38:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.19:38:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.19:38:15::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.19:38:15::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.19:38:15::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.19:38:15::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-06.19:38:15::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-06.19:38:15::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.19:38:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.19:38:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.19:38:15::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-06.19:38:15::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-06.19:38:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.19:38:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.19:38:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.19:38:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.19:38:15::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-06.19:38:15::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.19:38:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-06.19:38:15::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-06.19:38:15::SCWMssOS::Commit changes completed.
TRACE::2021-03-06.19:38:15::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-06.19:38:15::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-06.19:38:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.19:38:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.19:38:15::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-06.19:38:15::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-06.19:38:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.19:38:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.19:38:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.19:38:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.19:38:15::SCWReader::No isolation master present  
TRACE::2021-03-06.19:38:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.19:38:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.19:38:26::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-06.19:38:26::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-06.19:38:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.19:38:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-06.19:38:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-06.19:38:26::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa
TRACE::2021-03-06.19:38:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-06.19:38:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.19:38:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.19:38:30::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-06.19:38:30::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:30::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:30::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:30::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.19:38:30::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.19:38:30::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-06.19:38:30::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-06.19:38:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.19:38:30::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:30::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:30::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:30::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.19:38:30::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.19:38:30::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-06.19:38:30::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-06.19:38:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.19:38:30::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.19:38:30::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.19:38:30::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.19:38:30::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-06.19:38:30::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-06.19:38:30::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-06.19:38:30::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa
TRACE::2021-03-06.19:38:30::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-06.19:38:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.19:38:30::SCWPlatform::update - Opened existing hwdb top_2
TRACE::2021-03-06.19:38:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.19:38:30::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-03-06.19:38:30::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:30::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:30::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:30::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.19:38:30::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.19:38:30::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-06.19:38:30::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-06.19:38:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.19:38:30::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:30::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:30::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:30::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.19:38:30::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.19:38:30::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-06.19:38:30::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-06.19:38:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.19:38:30::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.19:38:30::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.19:38:30::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.19:38:30::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-06.19:38:30::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-06.19:38:30::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-06.19:38:30::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa
TRACE::2021-03-06.19:38:30::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-06.19:38:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.19:38:30::SCWPlatform::update - Opened existing hwdb top_2
TRACE::2021-03-06.19:38:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.19:38:30::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.19:38:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-06.19:38:30::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-06.19:38:30::SCWMssOS::Commit changes completed.
TRACE::2021-03-06.19:38:30::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-06.19:38:30::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.19:38:30::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.19:38:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-06.19:38:30::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-06.19:38:30::SCWMssOS::Commit changes completed.
TRACE::2021-03-06.19:38:30::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-03-06.19:38:30::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.19:38:30::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:30::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:30::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:30::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.19:38:30::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.19:38:30::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-06.19:38:34::SCWPlatform::Opened new HwDB with name top_3
TRACE::2021-03-06.19:38:34::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:34::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:34::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:34::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.19:38:34::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:34::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.19:38:34::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-06.19:38:34::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-06.19:38:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.19:38:34::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.19:38:34::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-06.19:38:34::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.19:38:34::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.19:38:34::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.19:38:34::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-06.19:38:34::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-06.19:38:34::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.19:38:34::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.19:38:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-06.19:38:34::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-06.19:38:34::SCWMssOS::Commit changes completed.
TRACE::2021-03-06.19:38:34::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.19:38:34::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-06.19:38:34::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.19:38:34::SCWMssOS::Commit changes completed.
TRACE::2021-03-06.19:38:34::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:34::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:34::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:34::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.19:38:34::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:34::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.19:38:34::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-06.19:38:34::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-06.19:38:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.19:38:34::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.19:38:34::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.19:38:34::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.19:38:34::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:34::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:34::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:34::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.19:38:34::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:38:34::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.19:38:34::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-06.19:38:34::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-06.19:38:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.19:38:34::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.19:38:34::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.19:38:34::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.19:38:34::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"994a99907bed3da26a1e0d4e64655e8d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"cfafdcc3e4863c6eb286036395378d86",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-03-06.19:40:30::SCWPlatform::Started generating the artifacts platform pr_led
TRACE::2021-03-06.19:40:30::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-06.19:40:30::SCWPlatform::Started generating the artifacts for system configuration pr_led
LOG::2021-03-06.19:40:30::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-06.19:40:30::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-06.19:40:30::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-06.19:40:30::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-06.19:40:30::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-06.19:40:30::SCWSystem::Not a boot domain 
LOG::2021-03-06.19:40:30::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-06.19:40:30::SCWDomain::Generating domain artifcats
TRACE::2021-03-06.19:40:30::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-06.19:40:30::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/qemu/
TRACE::2021-03-06.19:40:30::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/qemu/
TRACE::2021-03-06.19:40:30::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-06.19:40:30::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:40:30::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:40:30::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:40:30::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.19:40:30::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:40:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.19:40:30::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-06.19:40:30::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-06.19:40:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.19:40:30::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.19:40:30::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.19:40:30::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.19:40:30::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-06.19:40:30::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.19:40:30::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-06.19:40:30::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-06.19:40:30::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-03-06.19:40:30::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-06.19:40:30::SCWMssOS::Copying to export directory.
TRACE::2021-03-06.19:40:30::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-06.19:40:30::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-06.19:40:30::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-06.19:40:30::SCWSystem::Completed Processing the sysconfig pr_led
LOG::2021-03-06.19:40:30::SCWPlatform::Completed generating the artifacts for system configuration pr_led
TRACE::2021-03-06.19:40:30::SCWPlatform::Started preparing the platform 
TRACE::2021-03-06.19:40:30::SCWSystem::Writing the bif file for system config pr_led
TRACE::2021-03-06.19:40:30::SCWSystem::dir created 
TRACE::2021-03-06.19:40:30::SCWSystem::Writing the bif 
TRACE::2021-03-06.19:40:30::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-06.19:40:30::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-06.19:40:30::SCWPlatform::Completed generating the platform
TRACE::2021-03-06.19:40:30::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.19:40:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-06.19:40:30::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-06.19:40:30::SCWMssOS::Commit changes completed.
TRACE::2021-03-06.19:40:30::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.19:40:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-06.19:40:30::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-06.19:40:30::SCWMssOS::Commit changes completed.
TRACE::2021-03-06.19:40:30::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:40:30::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:40:30::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:40:30::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.19:40:30::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:40:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.19:40:30::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-06.19:40:30::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-06.19:40:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.19:40:30::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.19:40:30::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.19:40:30::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-06.19:40:30::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:40:30::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:40:30::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:40:30::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.19:40:30::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:40:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.19:40:30::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-06.19:40:30::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-06.19:40:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.19:40:30::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.19:40:30::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.19:40:30::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.19:40:30::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"994a99907bed3da26a1e0d4e64655e8d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"cfafdcc3e4863c6eb286036395378d86",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-06.19:40:30::SCWPlatform::updated the xpfm file.
TRACE::2021-03-06.19:40:30::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:40:30::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:40:30::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:40:30::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-06.19:40:30::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-06.19:40:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-06.19:40:30::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-06.19:40:30::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-06.19:40:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-06.19:40:30::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-06.19:40:30::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-06.19:40:30::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.10:20:48::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:48::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:48::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:49::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.10:20:49::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.10:20:49::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-07.10:20:53::SCWPlatform::Opened new HwDB with name top
TRACE::2021-03-07.10:20:53::SCWReader::Active system found as  pr_led
TRACE::2021-03-07.10:20:53::SCWReader::Handling sysconfig pr_led
TRACE::2021-03-07.10:20:53::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-07.10:20:53::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-07.10:20:53::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-07.10:20:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.10:20:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.10:20:53::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-07.10:20:53::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-07.10:20:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.10:20:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.10:20:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.10:20:53::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-07.10:20:53::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-07.10:20:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.10:20:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.10:20:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.10:20:53::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-07.10:20:53::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-07.10:20:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.10:20:53::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-07.10:20:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.10:20:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.10:20:53::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-07.10:20:53::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-07.10:20:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.10:20:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.10:20:53::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-07.10:20:53::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.10:20:53::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.10:20:53::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.10:20:53::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-07.10:20:53::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-07.10:20:53::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.10:20:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.10:20:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.10:20:53::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-07.10:20:53::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-07.10:20:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.10:20:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.10:20:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-07.10:20:53::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.10:20:53::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-07.10:20:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.10:20:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.10:20:53::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-07.10:20:53::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-07.10:20:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.10:20:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.10:20:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-07.10:20:53::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.10:20:53::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-07.10:20:53::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.10:20:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-07.10:20:53::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-07.10:20:53::SCWMssOS::Commit changes completed.
TRACE::2021-03-07.10:20:53::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-07.10:20:53::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-07.10:20:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.10:20:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.10:20:53::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-07.10:20:53::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-07.10:20:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.10:20:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.10:20:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-07.10:20:53::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.10:20:53::SCWReader::No isolation master present  
TRACE::2021-03-07.10:20:53::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-07.10:20:53::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-07.10:20:53::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-07.10:20:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.10:20:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.10:20:53::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-07.10:20:53::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-07.10:20:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.10:20:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.10:20:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.10:20:53::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-07.10:20:53::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-07.10:20:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.10:20:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.10:20:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.10:20:54::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-07.10:20:54::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-07.10:20:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.10:20:54::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.10:20:54::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-07.10:20:54::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.10:20:54::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.10:20:54::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.10:20:54::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-07.10:20:54::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-07.10:20:54::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.10:20:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.10:20:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.10:20:54::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-07.10:20:54::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-07.10:20:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.10:20:54::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.10:20:54::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-07.10:20:54::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.10:20:54::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-07.10:20:54::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.10:20:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-07.10:20:54::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-07.10:20:54::SCWMssOS::Commit changes completed.
TRACE::2021-03-07.10:20:54::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-07.10:20:54::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-07.10:20:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.10:20:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.10:20:54::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-07.10:20:54::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-07.10:20:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.10:20:54::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.10:20:54::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-07.10:20:54::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.10:20:54::SCWReader::No isolation master present  
TRACE::2021-03-07.10:20:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.10:20:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.10:20:57::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-07.10:20:57::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-07.10:20:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.10:20:57::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.10:20:57::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-07.10:20:57::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.10:20:58::SCWMssOS::In reload Mss file.
TRACE::2021-03-07.10:20:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.10:20:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.10:20:58::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-07.10:20:58::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-07.10:20:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.10:20:58::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.10:20:58::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-07.10:20:58::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-03-07.10:20:58::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-03-07.10:20:58::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-07.10:20:58::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.10:20:58::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.10:20:58::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.10:20:58::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-07.10:20:58::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-07.10:20:58::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.10:20:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.10:20:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.10:20:58::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-07.10:20:58::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-07.10:20:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.10:20:58::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.10:20:58::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-07.10:20:58::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.10:20:58::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-07.10:20:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.10:20:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.10:20:58::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-07.10:20:58::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-07.10:20:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.10:20:58::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.10:20:58::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-07.10:20:58::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.10:20:58::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-07.10:20:58::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.10:20:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-07.10:20:58::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-07.10:20:58::SCWMssOS::Commit changes completed.
TRACE::2021-03-07.10:20:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.10:20:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.10:20:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.10:20:58::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-07.10:20:58::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-07.10:20:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.10:20:58::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.10:20:58::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-07.10:20:58::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.10:20:58::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:55:55::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:55:55::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:55:55::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:55:55::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:55:55::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:55:55::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:55:55::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-07.12:55:55::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-07.12:55:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:55:55::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/pr_shifter.xsa
TRACE::2021-03-07.12:55:55::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/pr_shifter.xsa
TRACE::2021-03-07.12:55:55::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa
TRACE::2021-03-07.12:55:55::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/pr_shifter.xsa
TRACE::2021-03-07.12:55:55::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:55:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:55:59::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-07.12:55:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:55:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:55:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:55:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:55:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:55:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:55:59::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-07.12:55:59::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-07.12:55:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:55:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:55:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:55:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:55:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:55:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:55:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:55:59::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-07.12:55:59::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-07.12:55:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:55:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:55:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2021-03-07.12:55:59::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:55:59::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:55:59::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:55:59::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-07.12:55:59::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-07.12:55:59::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:55:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/pr_shifter.xsa
TRACE::2021-03-07.12:55:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/pr_shifter.xsa
TRACE::2021-03-07.12:55:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/pr_shifter.xsa
TRACE::2021-03-07.12:55:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa
TRACE::2021-03-07.12:55:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/pr_shifter.xsa
TRACE::2021-03-07.12:55:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:55:59::SCWPlatform::update - Opened existing hwdb top_0
TRACE::2021-03-07.12:55:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:55:59::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-03-07.12:55:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:55:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:55:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:55:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:55:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:55:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:55:59::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-07.12:55:59::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-07.12:55:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:55:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:55:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:55:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:55:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:55:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:55:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:55:59::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-07.12:55:59::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-07.12:55:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:55:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:55:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-07.12:55:59::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:55:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/pr_shifter.xsa
TRACE::2021-03-07.12:55:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/pr_shifter.xsa
TRACE::2021-03-07.12:55:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/pr_shifter.xsa
TRACE::2021-03-07.12:55:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa
TRACE::2021-03-07.12:55:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/pr_shifter.xsa
TRACE::2021-03-07.12:55:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:55:59::SCWPlatform::update - Opened existing hwdb top_0
TRACE::2021-03-07.12:55:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:55:59::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:55:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-07.12:55:59::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-07.12:55:59::SCWMssOS::Commit changes completed.
TRACE::2021-03-07.12:55:59::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-07.12:55:59::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:55:59::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:55:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-07.12:55:59::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-07.12:55:59::SCWMssOS::Commit changes completed.
TRACE::2021-03-07.12:55:59::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-03-07.12:55:59::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:55:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:55:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:55:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:55:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:55:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:55:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:55:59::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-07.12:56:03::SCWPlatform::Opened new HwDB with name top_1
TRACE::2021-03-07.12:56:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:56:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:56:03::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-07.12:56:03::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-07.12:56:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:56:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:56:03::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-07.12:56:03::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:56:03::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:56:03::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:56:03::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-07.12:56:03::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-07.12:56:03::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:56:03::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:56:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-07.12:56:03::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-07.12:56:03::SCWMssOS::Commit changes completed.
TRACE::2021-03-07.12:56:03::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:56:03::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-07.12:56:03::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:56:03::SCWMssOS::Commit changes completed.
TRACE::2021-03-07.12:56:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:56:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:56:03::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-07.12:56:03::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-07.12:56:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:56:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:56:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-07.12:56:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:56:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:56:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:56:03::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-07.12:56:03::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-07.12:56:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:56:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:56:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-07.12:56:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:56:03::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/Bitstreams/pr_shifter.xsa",
	"platIntHandOff":	"<platformDir>/hw/pr_shifter.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"994a99907bed3da26a1e0d4e64655e8d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"cfafdcc3e4863c6eb286036395378d86",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-07.12:56:04::SCWPlatform::Clearing the existing platform
TRACE::2021-03-07.12:56:04::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-07.12:56:04::SCWBDomain::clearing the fsbl build
TRACE::2021-03-07.12:56:04::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:56:04::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:56:04::SCWSystem::Clearing the domains completed.
TRACE::2021-03-07.12:56:04::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-07.12:56:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:04::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:56:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:56:04::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:56:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:56:05::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-07.12:56:08::SCWPlatform::Opened new HwDB with name top_2
TRACE::2021-03-07.12:56:08::SCWReader::Active system found as  pr_led
TRACE::2021-03-07.12:56:08::SCWReader::Handling sysconfig pr_led
TRACE::2021-03-07.12:56:08::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-07.12:56:08::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-07.12:56:08::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-07.12:56:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:56:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:56:08::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-07.12:56:08::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-07.12:56:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:56:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:56:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:56:08::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-07.12:56:08::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-07.12:56:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:56:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:56:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:56:08::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-07.12:56:08::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-07.12:56:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:56:08::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-07.12:56:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:56:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:56:08::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-07.12:56:08::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-07.12:56:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:56:08::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:56:08::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-07.12:56:08::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:56:08::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:56:08::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:56:08::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-07.12:56:08::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-07.12:56:08::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:56:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:56:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:56:08::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-07.12:56:08::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-07.12:56:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:56:08::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:56:08::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-07.12:56:08::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:56:08::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-07.12:56:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:56:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:56:08::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-07.12:56:08::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-07.12:56:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:56:08::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:56:08::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-07.12:56:08::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:56:08::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-07.12:56:08::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:56:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-07.12:56:08::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-07.12:56:08::SCWMssOS::Commit changes completed.
TRACE::2021-03-07.12:56:08::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-07.12:56:08::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-07.12:56:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:56:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:56:08::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-07.12:56:08::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-07.12:56:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:56:08::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:56:08::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-07.12:56:08::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:56:08::SCWReader::No isolation master present  
TRACE::2021-03-07.12:56:08::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-07.12:56:08::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-07.12:56:08::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-07.12:56:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:56:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:56:08::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-07.12:56:08::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-07.12:56:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:56:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:56:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:56:08::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-07.12:56:08::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-07.12:56:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:56:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:56:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:56:08::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-07.12:56:08::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-07.12:56:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:56:08::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:56:08::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-07.12:56:08::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:56:08::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:56:08::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:56:08::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-07.12:56:08::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-07.12:56:09::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:56:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:56:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:56:09::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-07.12:56:09::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-07.12:56:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:56:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:56:09::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-07.12:56:09::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:56:09::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-07.12:56:09::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:56:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-07.12:56:09::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-07.12:56:09::SCWMssOS::Commit changes completed.
TRACE::2021-03-07.12:56:09::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-07.12:56:09::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-07.12:56:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:56:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:56:09::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-07.12:56:09::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-07.12:56:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:56:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:56:09::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-07.12:56:09::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:56:09::SCWReader::No isolation master present  
TRACE::2021-03-07.12:56:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:56:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:56:09::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-07.12:56:09::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-07.12:56:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:56:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:56:09::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-07.12:56:09::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:56:09::SCWMssOS::In reload Mss file.
TRACE::2021-03-07.12:56:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:56:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:56:09::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-07.12:56:09::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-07.12:56:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:56:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:56:09::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-07.12:56:09::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-03-07.12:56:09::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-03-07.12:56:09::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-07.12:56:09::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:56:09::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:56:09::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:56:09::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-07.12:56:09::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-07.12:56:09::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:56:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:56:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:56:09::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-07.12:56:09::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-07.12:56:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:56:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:56:09::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-07.12:56:09::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:56:09::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-07.12:56:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:56:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:56:09::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-07.12:56:09::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-07.12:56:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:56:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:56:09::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-07.12:56:09::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:56:09::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-07.12:56:09::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:56:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-07.12:56:09::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-07.12:56:09::SCWMssOS::Commit changes completed.
TRACE::2021-03-07.12:56:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:56:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:56:10::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-07.12:56:10::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-07.12:56:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:56:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:56:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-07.12:56:10::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:56:10::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
LOG::2021-03-07.12:56:22::SCWPlatform::Started generating the artifacts platform pr_led
TRACE::2021-03-07.12:56:22::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-07.12:56:22::SCWPlatform::Started generating the artifacts for system configuration pr_led
LOG::2021-03-07.12:56:22::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-07.12:56:22::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-07.12:56:22::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-07.12:56:22::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-07.12:56:22::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-07.12:56:22::SCWSystem::Not a boot domain 
LOG::2021-03-07.12:56:22::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-07.12:56:22::SCWDomain::Generating domain artifcats
TRACE::2021-03-07.12:56:22::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-07.12:56:22::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/qemu/
TRACE::2021-03-07.12:56:22::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/qemu/
TRACE::2021-03-07.12:56:22::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-07.12:56:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:56:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:56:22::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-07.12:56:22::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-07.12:56:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:56:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:56:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2021-03-07.12:56:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:56:22::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-07.12:56:22::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:56:22::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-07.12:56:22::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-07.12:56:22::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-03-07.12:56:22::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-07.12:56:22::SCWMssOS::Copying to export directory.
TRACE::2021-03-07.12:56:23::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-07.12:56:23::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-07.12:56:23::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-07.12:56:23::SCWSystem::Completed Processing the sysconfig pr_led
LOG::2021-03-07.12:56:23::SCWPlatform::Completed generating the artifacts for system configuration pr_led
TRACE::2021-03-07.12:56:23::SCWPlatform::Started preparing the platform 
TRACE::2021-03-07.12:56:23::SCWSystem::Writing the bif file for system config pr_led
TRACE::2021-03-07.12:56:23::SCWSystem::dir created 
TRACE::2021-03-07.12:56:23::SCWSystem::Writing the bif 
TRACE::2021-03-07.12:56:23::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-07.12:56:23::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-07.12:56:23::SCWPlatform::Completed generating the platform
TRACE::2021-03-07.12:56:23::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:56:23::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-07.12:56:23::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:56:23::SCWMssOS::Commit changes completed.
TRACE::2021-03-07.12:56:23::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:56:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-07.12:56:23::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-07.12:56:23::SCWMssOS::Commit changes completed.
TRACE::2021-03-07.12:56:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:56:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:56:23::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-07.12:56:23::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-07.12:56:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:56:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:56:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-07.12:56:23::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:56:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:56:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:56:23::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-07.12:56:23::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-07.12:56:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:56:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:56:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-07.12:56:23::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:56:23::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/Bitstreams/pr_shifter.xsa",
	"platIntHandOff":	"<platformDir>/hw/pr_shifter.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"994a99907bed3da26a1e0d4e64655e8d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"cfafdcc3e4863c6eb286036395378d86",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-07.12:56:23::SCWPlatform::updated the xpfm file.
TRACE::2021-03-07.12:56:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:56:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:56:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:56:23::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-07.12:56:23::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-07.12:56:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:56:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:56:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-07.12:56:23::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:58:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:58:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:58:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:58:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:58:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:58:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:58:18::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-07.12:58:18::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-07.12:58:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:58:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-07.12:58:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-07.12:58:18::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa
TRACE::2021-03-07.12:58:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-07.12:58:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:58:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:58:22::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-07.12:58:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:58:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:58:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:58:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:58:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:58:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:58:22::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-07.12:58:22::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-07.12:58:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:58:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:58:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:58:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:58:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:58:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:58:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:58:22::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-07.12:58:22::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-07.12:58:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:58:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:58:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-07.12:58:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:58:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-07.12:58:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-07.12:58:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-07.12:58:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa
TRACE::2021-03-07.12:58:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-07.12:58:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:58:22::SCWPlatform::update - Opened existing hwdb top_4
TRACE::2021-03-07.12:58:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:58:22::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-03-07.12:58:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:58:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:58:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:58:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:58:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:58:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:58:22::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-07.12:58:22::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-07.12:58:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:58:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:58:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:58:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:58:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:58:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/pr_shifter.xsa
TRACE::2021-03-07.12:58:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:58:22::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-07.12:58:22::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-07.12:58:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:58:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:58:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-07.12:58:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:58:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-07.12:58:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-07.12:58:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-07.12:58:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa
TRACE::2021-03-07.12:58:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-07.12:58:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:58:22::SCWPlatform::update - Opened existing hwdb top_4
TRACE::2021-03-07.12:58:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:58:22::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:58:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-07.12:58:22::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-07.12:58:22::SCWMssOS::Commit changes completed.
TRACE::2021-03-07.12:58:22::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-07.12:58:22::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:58:22::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:58:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-07.12:58:22::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-07.12:58:22::SCWMssOS::Commit changes completed.
TRACE::2021-03-07.12:58:22::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-03-07.12:58:22::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:58:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:58:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:58:22::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-07.12:58:26::SCWPlatform::Opened new HwDB with name top_5
TRACE::2021-03-07.12:58:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:58:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:58:26::SCWPlatform::Trying to set the existing hwdb with name top_5
TRACE::2021-03-07.12:58:26::SCWPlatform::Opened existing hwdb top_5
TRACE::2021-03-07.12:58:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:58:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:58:26::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-07.12:58:26::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:58:26::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:58:26::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:58:26::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-07.12:58:26::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-07.12:58:26::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:58:26::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:58:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-07.12:58:26::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-07.12:58:26::SCWMssOS::Commit changes completed.
TRACE::2021-03-07.12:58:26::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:58:26::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-07.12:58:26::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:58:26::SCWMssOS::Commit changes completed.
TRACE::2021-03-07.12:58:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:58:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:58:26::SCWPlatform::Trying to set the existing hwdb with name top_5
TRACE::2021-03-07.12:58:26::SCWPlatform::Opened existing hwdb top_5
TRACE::2021-03-07.12:58:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:58:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:58:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-07.12:58:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:58:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:58:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:58:26::SCWPlatform::Trying to set the existing hwdb with name top_5
TRACE::2021-03-07.12:58:26::SCWPlatform::Opened existing hwdb top_5
TRACE::2021-03-07.12:58:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:58:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:58:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-07.12:58:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:58:26::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/Bitstreams/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"994a99907bed3da26a1e0d4e64655e8d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"cfafdcc3e4863c6eb286036395378d86",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-07.12:58:27::SCWPlatform::Clearing the existing platform
TRACE::2021-03-07.12:58:27::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-07.12:58:27::SCWBDomain::clearing the fsbl build
TRACE::2021-03-07.12:58:27::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:58:27::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:58:27::SCWSystem::Clearing the domains completed.
TRACE::2021-03-07.12:58:27::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-07.12:58:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:27::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:58:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:58:27::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:58:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:58:27::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-07.12:58:31::SCWPlatform::Opened new HwDB with name top_6
TRACE::2021-03-07.12:58:31::SCWReader::Active system found as  pr_led
TRACE::2021-03-07.12:58:31::SCWReader::Handling sysconfig pr_led
TRACE::2021-03-07.12:58:31::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-07.12:58:31::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-07.12:58:31::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-07.12:58:31::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:31::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:31::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:31::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:58:31::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:58:31::SCWPlatform::Trying to set the existing hwdb with name top_6
TRACE::2021-03-07.12:58:31::SCWPlatform::Opened existing hwdb top_6
TRACE::2021-03-07.12:58:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:58:31::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:31::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:31::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:31::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:58:31::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:58:31::SCWPlatform::Trying to set the existing hwdb with name top_6
TRACE::2021-03-07.12:58:31::SCWPlatform::Opened existing hwdb top_6
TRACE::2021-03-07.12:58:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:58:31::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:31::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:31::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:31::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:58:31::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:58:31::SCWPlatform::Trying to set the existing hwdb with name top_6
TRACE::2021-03-07.12:58:31::SCWPlatform::Opened existing hwdb top_6
TRACE::2021-03-07.12:58:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:58:31::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-07.12:58:31::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:31::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:31::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:31::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:58:31::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:58:31::SCWPlatform::Trying to set the existing hwdb with name top_6
TRACE::2021-03-07.12:58:32::SCWPlatform::Opened existing hwdb top_6
TRACE::2021-03-07.12:58:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:58:32::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:58:32::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-07.12:58:32::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:58:32::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:58:32::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:58:32::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-07.12:58:32::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-07.12:58:32::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:58:32::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:32::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:32::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:32::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:58:32::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:58:32::SCWPlatform::Trying to set the existing hwdb with name top_6
TRACE::2021-03-07.12:58:32::SCWPlatform::Opened existing hwdb top_6
TRACE::2021-03-07.12:58:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:58:32::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:58:32::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-07.12:58:32::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:58:32::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-07.12:58:32::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:32::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:32::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:32::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:58:32::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:58:32::SCWPlatform::Trying to set the existing hwdb with name top_6
TRACE::2021-03-07.12:58:32::SCWPlatform::Opened existing hwdb top_6
TRACE::2021-03-07.12:58:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:58:32::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:58:32::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-07.12:58:32::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:58:32::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-07.12:58:32::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:58:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-07.12:58:32::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-07.12:58:32::SCWMssOS::Commit changes completed.
TRACE::2021-03-07.12:58:32::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-07.12:58:32::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-07.12:58:32::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:32::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:32::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:32::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:58:32::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:58:32::SCWPlatform::Trying to set the existing hwdb with name top_6
TRACE::2021-03-07.12:58:32::SCWPlatform::Opened existing hwdb top_6
TRACE::2021-03-07.12:58:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:58:32::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:58:32::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-07.12:58:32::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:58:32::SCWReader::No isolation master present  
TRACE::2021-03-07.12:58:32::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-07.12:58:32::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-07.12:58:32::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-07.12:58:32::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:32::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:32::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:32::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:58:32::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:58:32::SCWPlatform::Trying to set the existing hwdb with name top_6
TRACE::2021-03-07.12:58:32::SCWPlatform::Opened existing hwdb top_6
TRACE::2021-03-07.12:58:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:58:32::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:32::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:32::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:32::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:58:32::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:58:32::SCWPlatform::Trying to set the existing hwdb with name top_6
TRACE::2021-03-07.12:58:32::SCWPlatform::Opened existing hwdb top_6
TRACE::2021-03-07.12:58:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:58:32::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:32::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:32::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:32::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:58:32::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:58:32::SCWPlatform::Trying to set the existing hwdb with name top_6
TRACE::2021-03-07.12:58:32::SCWPlatform::Opened existing hwdb top_6
TRACE::2021-03-07.12:58:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:58:32::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:58:32::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-07.12:58:32::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:58:32::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:58:32::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:58:32::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-07.12:58:32::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-07.12:58:32::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:58:32::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:32::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:32::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:32::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:58:32::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:58:32::SCWPlatform::Trying to set the existing hwdb with name top_6
TRACE::2021-03-07.12:58:32::SCWPlatform::Opened existing hwdb top_6
TRACE::2021-03-07.12:58:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:58:32::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:58:32::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-07.12:58:32::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:58:32::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-07.12:58:32::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:58:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-07.12:58:32::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-07.12:58:32::SCWMssOS::Commit changes completed.
TRACE::2021-03-07.12:58:32::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-07.12:58:32::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-07.12:58:32::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:32::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:32::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:32::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:58:32::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:58:32::SCWPlatform::Trying to set the existing hwdb with name top_6
TRACE::2021-03-07.12:58:32::SCWPlatform::Opened existing hwdb top_6
TRACE::2021-03-07.12:58:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:58:32::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:58:32::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-07.12:58:32::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:58:32::SCWReader::No isolation master present  
LOG::2021-03-07.12:58:36::SCWPlatform::Started generating the artifacts platform pr_led
TRACE::2021-03-07.12:58:36::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-07.12:58:36::SCWPlatform::Started generating the artifacts for system configuration pr_led
LOG::2021-03-07.12:58:36::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-07.12:58:36::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-07.12:58:36::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-07.12:58:36::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-07.12:58:36::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-07.12:58:36::SCWSystem::Not a boot domain 
LOG::2021-03-07.12:58:36::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-07.12:58:36::SCWDomain::Generating domain artifcats
TRACE::2021-03-07.12:58:36::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-07.12:58:36::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/qemu/
TRACE::2021-03-07.12:58:36::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/qemu/
TRACE::2021-03-07.12:58:36::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-07.12:58:36::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:36::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:36::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:36::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:58:36::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:58:36::SCWPlatform::Trying to set the existing hwdb with name top_6
TRACE::2021-03-07.12:58:36::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2021-03-07.12:58:36::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2021-03-07.12:58:36::SCWPlatform::Opened new HwDB with name top_7
TRACE::2021-03-07.12:58:36::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:58:36::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-07.12:58:36::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:58:36::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-07.12:58:36::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:58:36::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-07.12:58:36::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-07.12:58:36::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-03-07.12:58:36::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-07.12:58:36::SCWMssOS::Copying to export directory.
TRACE::2021-03-07.12:58:36::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-07.12:58:36::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-07.12:58:36::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-07.12:58:36::SCWSystem::Completed Processing the sysconfig pr_led
LOG::2021-03-07.12:58:36::SCWPlatform::Completed generating the artifacts for system configuration pr_led
TRACE::2021-03-07.12:58:36::SCWPlatform::Started preparing the platform 
TRACE::2021-03-07.12:58:36::SCWSystem::Writing the bif file for system config pr_led
TRACE::2021-03-07.12:58:36::SCWSystem::dir created 
TRACE::2021-03-07.12:58:36::SCWSystem::Writing the bif 
TRACE::2021-03-07.12:58:36::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-07.12:58:36::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-07.12:58:36::SCWPlatform::Completed generating the platform
TRACE::2021-03-07.12:58:36::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:58:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-07.12:58:36::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-07.12:58:36::SCWMssOS::Commit changes completed.
TRACE::2021-03-07.12:58:36::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:58:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-07.12:58:36::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-07.12:58:36::SCWMssOS::Commit changes completed.
TRACE::2021-03-07.12:58:36::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:36::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:36::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:36::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:58:36::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:58:36::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-03-07.12:58:36::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-03-07.12:58:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:58:36::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:58:36::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-07.12:58:36::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-07.12:58:36::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:36::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:36::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:36::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:58:36::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:58:36::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-03-07.12:58:36::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-03-07.12:58:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:58:36::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:58:36::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-07.12:58:36::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:58:36::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/Bitstreams/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"994a99907bed3da26a1e0d4e64655e8d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"cfafdcc3e4863c6eb286036395378d86",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-07.12:58:36::SCWPlatform::updated the xpfm file.
TRACE::2021-03-07.12:58:36::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:36::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:36::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:36::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-07.12:58:36::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-07.12:58:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-07.12:58:36::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-03-07.12:58:36::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-03-07.12:58:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-07.12:58:36::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-07.12:58:36::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-07.12:58:36::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.10:58:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:49::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.10:58:49::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.10:58:49::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-08.10:58:53::SCWPlatform::Opened new HwDB with name top
TRACE::2021-03-08.10:58:53::SCWReader::Active system found as  pr_led
TRACE::2021-03-08.10:58:53::SCWReader::Handling sysconfig pr_led
TRACE::2021-03-08.10:58:53::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-08.10:58:53::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-08.10:58:53::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-08.10:58:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.10:58:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.10:58:53::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-08.10:58:53::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-08.10:58:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.10:58:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.10:58:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.10:58:53::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-08.10:58:53::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-08.10:58:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.10:58:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.10:58:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.10:58:53::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-08.10:58:53::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-08.10:58:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.10:58:53::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-08.10:58:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.10:58:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.10:58:53::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-08.10:58:53::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-08.10:58:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.10:58:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.10:58:53::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-08.10:58:53::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.10:58:53::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.10:58:53::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.10:58:53::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-08.10:58:53::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-08.10:58:53::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.10:58:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.10:58:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.10:58:53::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-08.10:58:53::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-08.10:58:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.10:58:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.10:58:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-08.10:58:53::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.10:58:53::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-08.10:58:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.10:58:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.10:58:53::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-08.10:58:53::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-08.10:58:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.10:58:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.10:58:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-08.10:58:53::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.10:58:53::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-08.10:58:53::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.10:58:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-08.10:58:53::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-08.10:58:53::SCWMssOS::Commit changes completed.
TRACE::2021-03-08.10:58:53::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-08.10:58:53::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-08.10:58:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.10:58:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.10:58:53::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-08.10:58:53::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-08.10:58:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.10:58:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.10:58:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-08.10:58:53::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.10:58:53::SCWReader::No isolation master present  
TRACE::2021-03-08.10:58:53::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-08.10:58:53::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-08.10:58:53::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-08.10:58:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.10:58:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.10:58:53::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-08.10:58:53::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-08.10:58:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.10:58:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.10:58:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.10:58:53::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-08.10:58:53::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-08.10:58:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.10:58:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.10:58:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.10:58:54::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-08.10:58:54::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-08.10:58:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.10:58:54::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.10:58:54::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-08.10:58:54::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.10:58:54::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.10:58:54::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.10:58:54::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-08.10:58:54::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-08.10:58:54::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.10:58:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.10:58:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.10:58:54::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-08.10:58:54::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-08.10:58:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.10:58:54::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.10:58:54::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-08.10:58:54::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.10:58:54::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-08.10:58:54::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.10:58:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-08.10:58:54::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-08.10:58:54::SCWMssOS::Commit changes completed.
TRACE::2021-03-08.10:58:54::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-08.10:58:54::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-08.10:58:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.10:58:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.10:58:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.10:58:54::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-08.10:58:54::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-08.10:58:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.10:58:54::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.10:58:54::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-08.10:58:54::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.10:58:54::SCWReader::No isolation master present  
TRACE::2021-03-08.11:02:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.11:02:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.11:02:08::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-08.11:02:08::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-08.11:02:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.11:02:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-08.11:02:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-08.11:02:08::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa
TRACE::2021-03-08.11:02:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-08.11:02:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.11:02:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.11:02:12::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-08.11:02:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.11:02:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.11:02:12::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-08.11:02:12::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-08.11:02:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.11:02:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.11:02:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.11:02:12::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-08.11:02:12::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-08.11:02:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.11:02:12::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.11:02:12::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-08.11:02:12::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.11:02:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-08.11:02:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-08.11:02:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-08.11:02:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa
TRACE::2021-03-08.11:02:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-08.11:02:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.11:02:12::SCWPlatform::update - Opened existing hwdb top_0
TRACE::2021-03-08.11:02:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.11:02:12::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-03-08.11:02:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.11:02:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.11:02:12::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-08.11:02:12::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-08.11:02:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.11:02:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.11:02:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.11:02:12::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-08.11:02:12::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-08.11:02:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.11:02:12::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:02:12::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-08.11:02:12::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:02:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-08.11:02:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-08.11:02:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-08.11:02:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa
TRACE::2021-03-08.11:02:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/tempdsa/top.xsa
TRACE::2021-03-08.11:02:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.11:02:12::SCWPlatform::update - Opened existing hwdb top_0
TRACE::2021-03-08.11:02:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.11:02:12::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.11:02:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-08.11:02:12::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-08.11:02:12::SCWMssOS::Commit changes completed.
TRACE::2021-03-08.11:02:12::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-08.11:02:12::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.11:02:12::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:02:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-08.11:02:12::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-08.11:02:12::SCWMssOS::Commit changes completed.
TRACE::2021-03-08.11:02:12::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-03-08.11:02:12::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:02:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.11:02:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.11:02:12::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-08.11:02:16::SCWPlatform::Opened new HwDB with name top_1
TRACE::2021-03-08.11:02:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.11:02:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.11:02:16::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-08.11:02:16::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-08.11:02:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.11:02:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.11:02:16::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-08.11:02:16::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.11:02:16::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.11:02:16::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.11:02:16::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-08.11:02:16::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-08.11:02:16::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.11:02:16::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.11:02:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-08.11:02:16::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-08.11:02:16::SCWMssOS::Commit changes completed.
TRACE::2021-03-08.11:02:16::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:02:16::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-08.11:02:16::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:02:16::SCWMssOS::Commit changes completed.
TRACE::2021-03-08.11:02:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.11:02:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.11:02:16::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-08.11:02:16::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-08.11:02:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.11:02:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.11:02:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-08.11:02:16::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.11:02:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.11:02:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.11:02:16::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-08.11:02:16::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-08.11:02:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.11:02:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:02:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-08.11:02:16::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:02:16::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/Bitstreams/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"994a99907bed3da26a1e0d4e64655e8d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"cfafdcc3e4863c6eb286036395378d86",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-03-08.11:02:32::SCWPlatform::Started generating the artifacts platform pr_led
TRACE::2021-03-08.11:02:32::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-08.11:02:32::SCWPlatform::Started generating the artifacts for system configuration pr_led
LOG::2021-03-08.11:02:32::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-08.11:02:32::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-08.11:02:32::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-08.11:02:32::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-08.11:02:32::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-08.11:02:32::SCWSystem::Not a boot domain 
LOG::2021-03-08.11:02:32::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-08.11:02:32::SCWDomain::Generating domain artifcats
TRACE::2021-03-08.11:02:32::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-08.11:02:32::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/qemu/
TRACE::2021-03-08.11:02:32::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/qemu/
TRACE::2021-03-08.11:02:32::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-08.11:02:32::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:32::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:32::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:32::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.11:02:32::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.11:02:32::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-08.11:02:32::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-08.11:02:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.11:02:32::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:02:32::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-08.11:02:32::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:02:32::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-08.11:02:32::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:02:32::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2021-03-08.11:02:35::SCWMssOS::doing bsp build ... 
TRACE::2021-03-08.11:02:35::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-03-08.11:02:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-08.11:02:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-08.11:02:36::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-08.11:02:36::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-08.11:02:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-08.11:02:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-08.11:02:36::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-08.11:02:36::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-08.11:02:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-08.11:02:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-08.11:02:36::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-08.11:02:36::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-08.11:02:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-08.11:02:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-08.11:02:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-08.11:02:36::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-08.11:02:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-08.11:02:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-08.11:02:36::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-08.11:02:36::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-08.11:02:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-08.11:02:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-08.11:02:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-08.11:02:36::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-08.11:02:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-08.11:02:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-08.11:02:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-08.11:02:36::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-08.11:02:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-08.11:02:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-08.11:02:36::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-08.11:02:36::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-08.11:02:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-08.11:02:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-08.11:02:36::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-08.11:02:36::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-08.11:02:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-08.11:02:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-08.11:02:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-08.11:02:36::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-08.11:02:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-08.11:02:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-08.11:02:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-08.11:02:36::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-08.11:02:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-08.11:02:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-08.11:02:36::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-08.11:02:36::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-08.11:02:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-08.11:02:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-08.11:02:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-08.11:02:36::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-08.11:02:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-08.11:02:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-08.11:02:36::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-08.11:02:36::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-08.11:02:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-08.11:02:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-08.11:02:36::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-08.11:02:36::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-08.11:02:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-08.11:02:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-08.11:02:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-08.11:02:37::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-08.11:02:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-08.11:02:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-08.11:02:37::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-08.11:02:37::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-08.11:02:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-08.11:02:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-08.11:02:37::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-08.11:02:37::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-08.11:02:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-08.11:02:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-08.11:02:37::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-08.11:02:37::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-08.11:02:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-08.11:02:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-08.11:02:37::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-08.11:02:37::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-08.11:02:37::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-03-08.11:02:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-08.11:02:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-08.11:02:37::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-08.11:02:37::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-08.11:02:37::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-03-08.11:02:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-08.11:02:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-08.11:02:37::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-08.11:02:37::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-08.11:02:37::SCWMssOS::"Compiling ddrps"

TRACE::2021-03-08.11:02:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-08.11:02:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-08.11:02:37::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-08.11:02:37::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-08.11:02:37::SCWMssOS::"Compiling devcfg"

TRACE::2021-03-08.11:02:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-08.11:02:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-08.11:02:38::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-08.11:02:38::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-08.11:02:38::SCWMssOS::"Compiling dmaps"

TRACE::2021-03-08.11:02:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-08.11:02:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-08.11:02:39::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-08.11:02:39::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-08.11:02:39::SCWMssOS::"Compiling emacps"

TRACE::2021-03-08.11:02:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-08.11:02:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-08.11:02:39::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-08.11:02:39::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-08.11:02:39::SCWMssOS::"Compiling gpiops"

TRACE::2021-03-08.11:02:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-08.11:02:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-08.11:02:40::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-08.11:02:40::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-08.11:02:40::SCWMssOS::"Compiling gpio"

TRACE::2021-03-08.11:02:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-08.11:02:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-03-08.11:02:41::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-03-08.11:02:41::SCWMssOS::es -g -Wall -Wextra"

TRACE::2021-03-08.11:02:41::SCWMssOS::"Compiling prc"

TRACE::2021-03-08.11:02:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-08.11:02:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-08.11:02:41::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-08.11:02:41::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-08.11:02:41::SCWMssOS::"Compiling qspips"

TRACE::2021-03-08.11:02:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-08.11:02:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-08.11:02:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-08.11:02:42::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-08.11:02:42::SCWMssOS::"Compiling scugic"

TRACE::2021-03-08.11:02:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-08.11:02:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-08.11:02:43::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-08.11:02:43::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-08.11:02:43::SCWMssOS::"Compiling scutimer"

TRACE::2021-03-08.11:02:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-08.11:02:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-08.11:02:43::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-08.11:02:43::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-08.11:02:43::SCWMssOS::"Compiling scuwdt"

TRACE::2021-03-08.11:02:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-08.11:02:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-08.11:02:43::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-08.11:02:43::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-08.11:02:43::SCWMssOS::"Compiling sdps"

TRACE::2021-03-08.11:02:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-08.11:02:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-08.11:02:44::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-08.11:02:44::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-08.11:02:44::SCWMssOS::"Compiling standalone"

TRACE::2021-03-08.11:02:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-08.11:02:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-08.11:02:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-08.11:02:47::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-08.11:02:47::SCWMssOS::"Compiling uartps"

TRACE::2021-03-08.11:02:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-08.11:02:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-08.11:02:48::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-08.11:02:48::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-08.11:02:48::SCWMssOS::"Compiling usbps"

TRACE::2021-03-08.11:02:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-08.11:02:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-08.11:02:49::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-08.11:02:49::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-08.11:02:49::SCWMssOS::"Compiling xadcps"

TRACE::2021-03-08.11:02:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-08.11:02:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-08.11:02:49::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-08.11:02:49::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-08.11:02:49::SCWMssOS::"Compiling XilFFs Library"

TRACE::2021-03-08.11:02:50::SCWMssOS::'Finished building libraries'

TRACE::2021-03-08.11:02:50::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-08.11:02:50::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-08.11:02:50::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-08.11:02:50::SCWSystem::Completed Processing the sysconfig pr_led
LOG::2021-03-08.11:02:50::SCWPlatform::Completed generating the artifacts for system configuration pr_led
TRACE::2021-03-08.11:02:50::SCWPlatform::Started preparing the platform 
TRACE::2021-03-08.11:02:50::SCWSystem::Writing the bif file for system config pr_led
TRACE::2021-03-08.11:02:50::SCWSystem::dir created 
TRACE::2021-03-08.11:02:50::SCWSystem::Writing the bif 
TRACE::2021-03-08.11:02:50::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-08.11:02:50::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-08.11:02:50::SCWPlatform::Completed generating the platform
TRACE::2021-03-08.11:02:50::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.11:02:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-08.11:02:50::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-08.11:02:50::SCWMssOS::Commit changes completed.
TRACE::2021-03-08.11:02:50::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:02:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-08.11:02:50::SCWMssOS::Running validate of swdbs.
KEYINFO::2021-03-08.11:02:50::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-03-08.11:02:50::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-03-08.11:02:50::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-08.11:02:50::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-08.11:02:50::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:02:50::SCWMssOS::Commit changes completed.
TRACE::2021-03-08.11:02:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.11:02:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.11:02:50::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-08.11:02:50::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-08.11:02:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.11:02:50::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.11:02:50::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-08.11:02:50::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.11:02:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.11:02:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.11:02:50::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-08.11:02:50::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-08.11:02:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.11:02:50::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:02:50::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-08.11:02:50::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:02:50::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/Bitstreams/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"994a99907bed3da26a1e0d4e64655e8d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"a6646d3be70fb92e65ee262a46a07cfb",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-08.11:02:50::SCWPlatform::updated the xpfm file.
TRACE::2021-03-08.11:02:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.11:02:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:02:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.11:02:51::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-08.11:02:51::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-08.11:02:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.11:02:51::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:02:51::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-08.11:02:51::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:05:05::SCWPlatform::Clearing the existing platform
TRACE::2021-03-08.11:05:05::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-08.11:05:05::SCWBDomain::clearing the fsbl build
TRACE::2021-03-08.11:05:05::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.11:05:05::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:05:05::SCWSystem::Clearing the domains completed.
TRACE::2021-03-08.11:05:05::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-08.11:05:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:05::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.11:05:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.11:05:05::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.11:05:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.11:05:05::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-08.11:05:09::SCWPlatform::Opened new HwDB with name top_2
TRACE::2021-03-08.11:05:09::SCWReader::Active system found as  pr_led
TRACE::2021-03-08.11:05:09::SCWReader::Handling sysconfig pr_led
TRACE::2021-03-08.11:05:09::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-08.11:05:09::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-08.11:05:09::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-08.11:05:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.11:05:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.11:05:09::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-08.11:05:09::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-08.11:05:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.11:05:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.11:05:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.11:05:09::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-08.11:05:09::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-08.11:05:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.11:05:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.11:05:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.11:05:09::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-08.11:05:09::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-08.11:05:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.11:05:09::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-08.11:05:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.11:05:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.11:05:09::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-08.11:05:09::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-08.11:05:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.11:05:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.11:05:09::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-08.11:05:09::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.11:05:09::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.11:05:09::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.11:05:09::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-08.11:05:09::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-08.11:05:09::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.11:05:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.11:05:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.11:05:09::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-08.11:05:09::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-08.11:05:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.11:05:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.11:05:09::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-08.11:05:09::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.11:05:09::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-08.11:05:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.11:05:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.11:05:09::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-08.11:05:09::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-08.11:05:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.11:05:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.11:05:09::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-08.11:05:09::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.11:05:09::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-08.11:05:09::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.11:05:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-08.11:05:09::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-08.11:05:09::SCWMssOS::Commit changes completed.
TRACE::2021-03-08.11:05:09::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-08.11:05:09::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-08.11:05:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.11:05:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.11:05:09::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-08.11:05:09::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-08.11:05:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.11:05:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.11:05:09::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-08.11:05:09::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.11:05:09::SCWReader::No isolation master present  
TRACE::2021-03-08.11:05:09::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-08.11:05:09::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-08.11:05:09::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-08.11:05:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.11:05:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.11:05:09::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-08.11:05:09::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-08.11:05:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.11:05:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.11:05:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.11:05:09::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-08.11:05:09::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-08.11:05:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.11:05:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.11:05:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.11:05:09::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-08.11:05:09::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-08.11:05:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.11:05:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:05:09::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-08.11:05:09::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:05:09::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:05:09::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:05:09::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-08.11:05:09::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-08.11:05:09::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:05:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.11:05:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.11:05:09::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-08.11:05:09::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-08.11:05:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.11:05:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:05:09::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-08.11:05:10::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:05:10::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-08.11:05:10::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:05:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-08.11:05:10::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-08.11:05:10::SCWMssOS::Commit changes completed.
TRACE::2021-03-08.11:05:10::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-08.11:05:10::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-08.11:05:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.11:05:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.11:05:10::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-08.11:05:10::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-08.11:05:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.11:05:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:05:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-08.11:05:10::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:05:10::SCWReader::No isolation master present  
TRACE::2021-03-08.11:05:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.11:05:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.11:05:10::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-08.11:05:10::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-08.11:05:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.11:05:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.11:05:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-08.11:05:10::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.11:05:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.11:05:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.11:05:10::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-08.11:05:10::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-08.11:05:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.11:05:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:05:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-08.11:05:10::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:05:10::SCWMssOS::In reload Mss file.
TRACE::2021-03-08.11:05:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.11:05:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.11:05:10::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-08.11:05:10::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-08.11:05:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.11:05:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:05:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-08.11:05:10::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-03-08.11:05:10::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-03-08.11:05:10::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-08.11:05:10::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:05:10::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:05:10::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:05:10::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-08.11:05:10::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-08.11:05:10::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:05:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.11:05:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.11:05:10::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-08.11:05:11::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-08.11:05:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.11:05:11::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:05:11::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-08.11:05:11::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:05:11::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-08.11:05:11::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:05:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-08.11:05:11::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-08.11:05:11::SCWMssOS::Commit changes completed.
TRACE::2021-03-08.11:05:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.11:05:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.11:05:11::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-08.11:05:11::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-08.11:05:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.11:05:11::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:05:11::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-08.11:05:11::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:05:11::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:05:11::SCWMssOS::In reload Mss file.
TRACE::2021-03-08.11:05:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.11:05:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.11:05:11::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-08.11:05:11::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-08.11:05:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.11:05:11::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:05:11::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-08.11:05:11::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:05:11::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:05:11::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:05:11::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-08.11:05:11::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-08.11:05:11::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:05:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.11:05:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.11:05:11::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-08.11:05:11::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-08.11:05:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.11:05:11::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:05:11::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-08.11:05:11::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:05:11::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-08.11:05:11::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:05:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-08.11:05:11::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-08.11:05:11::SCWMssOS::Commit changes completed.
TRACE::2021-03-08.11:05:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.11:05:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:05:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.11:05:11::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-08.11:05:11::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-08.11:05:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.11:05:11::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:05:11::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-08.11:05:11::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:05:11::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2021-03-08.11:13:51::SCWPlatform::Started generating the artifacts platform pr_led
TRACE::2021-03-08.11:13:51::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-08.11:13:51::SCWPlatform::Started generating the artifacts for system configuration pr_led
LOG::2021-03-08.11:13:51::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-08.11:13:51::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-08.11:13:51::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-08.11:13:51::SCWDomain::Building the domain :  zynq_fsbl
TRACE::2021-03-08.11:13:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:13:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:13:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:13:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.11:13:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:13:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.11:13:51::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-08.11:13:51::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-08.11:13:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.11:13:51::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.11:13:51::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-08.11:13:51::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.11:13:51::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-08.11:13:51::SCWBDomain::bsp generated is stale removing and regenerating. 
TRACE::2021-03-08.11:13:53::SCWBDomain::Updating the makefile used for building the Application zynq_fsbl
TRACE::2021-03-08.11:13:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:13:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:13:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:13:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.11:13:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:13:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.11:13:53::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-08.11:13:53::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-08.11:13:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.11:13:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.11:13:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-08.11:13:53::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-03-08.11:13:53::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-03-08.11:13:53::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-08.11:13:53::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.11:13:53::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.11:13:53::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.11:13:53::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-08.11:13:53::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-08.11:13:53::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.11:13:57::SCWBDomain::removing the temporary location in _platform.
TRACE::2021-03-08.11:13:57::SCWBDomain::Makefile is Updated.
TRACE::2021-03-08.11:13:57::SCWBDomain::doing clean.
TRACE::2021-03-08.11:13:57::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl & make clean
TRACE::2021-03-08.11:13:58::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2021-03-08.11:13:58::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2021-03-08.11:13:58::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl & make 
TRACE::2021-03-08.11:13:58::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2021-03-08.11:13:58::SCWBDomain::make[1]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-08.11:13:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-08.11:13:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-08.11:13:58::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-08.11:13:58::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-08.11:13:58::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-03-08.11:13:58::SCWBDomain::oresightps_dcc_v1_7/src'

TRACE::2021-03-08.11:13:58::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/co
TRACE::2021-03-08.11:13:58::SCWBDomain::resightps_dcc_v1_7/src'

TRACE::2021-03-08.11:13:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-08.11:13:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-08.11:13:58::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-08.11:13:58::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-08.11:13:58::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-03-08.11:13:58::SCWBDomain::pu_cortexa9_v2_9/src'

TRACE::2021-03-08.11:13:58::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cp
TRACE::2021-03-08.11:13:58::SCWBDomain::u_cortexa9_v2_9/src'

TRACE::2021-03-08.11:13:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-08.11:13:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-08.11:13:58::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-08.11:13:58::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-08.11:13:58::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-08.11:13:58::SCWBDomain::drps_v1_1/src'

TRACE::2021-03-08.11:13:58::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dd
TRACE::2021-03-08.11:13:58::SCWBDomain::rps_v1_1/src'

TRACE::2021-03-08.11:13:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-08.11:13:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-08.11:13:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-08.11:13:58::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-08.11:13:58::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-08.11:13:58::SCWBDomain::evcfg_v3_6/src'

TRACE::2021-03-08.11:13:58::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/de
TRACE::2021-03-08.11:13:58::SCWBDomain::vcfg_v3_6/src'

TRACE::2021-03-08.11:13:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-08.11:13:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-08.11:13:58::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-08.11:13:58::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-08.11:13:58::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-08.11:13:58::SCWBDomain::maps_v2_6/src'

TRACE::2021-03-08.11:13:58::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dm
TRACE::2021-03-08.11:13:58::SCWBDomain::aps_v2_6/src'

TRACE::2021-03-08.11:13:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-08.11:13:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-08.11:13:58::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-08.11:13:58::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-08.11:13:58::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/e
TRACE::2021-03-08.11:13:58::SCWBDomain::macps_v3_11/src'

TRACE::2021-03-08.11:13:58::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/em
TRACE::2021-03-08.11:13:58::SCWBDomain::acps_v3_11/src'

TRACE::2021-03-08.11:13:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-08.11:13:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-08.11:13:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-08.11:13:58::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-08.11:13:58::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-03-08.11:13:58::SCWBDomain::piops_v3_7/src'

TRACE::2021-03-08.11:13:58::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-03-08.11:13:58::SCWBDomain::iops_v3_7/src'

TRACE::2021-03-08.11:13:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-08.11:13:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-08.11:13:58::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-08.11:13:58::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-08.11:13:58::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-03-08.11:13:58::SCWBDomain::pio_v4_6/src'

TRACE::2021-03-08.11:13:58::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-03-08.11:13:58::SCWBDomain::io_v4_6/src'

TRACE::2021-03-08.11:13:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-08.11:13:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-08.11:13:58::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-08.11:13:58::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-08.11:13:58::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/p
TRACE::2021-03-08.11:13:58::SCWBDomain::rc_v2_0/src'

TRACE::2021-03-08.11:13:58::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/pr
TRACE::2021-03-08.11:13:58::SCWBDomain::c_v2_0/src'

TRACE::2021-03-08.11:13:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-08.11:13:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-08.11:13:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-08.11:13:58::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-08.11:13:58::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/q
TRACE::2021-03-08.11:13:58::SCWBDomain::spips_v3_7/src'

TRACE::2021-03-08.11:13:58::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qs
TRACE::2021-03-08.11:13:58::SCWBDomain::pips_v3_7/src'

TRACE::2021-03-08.11:13:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-08.11:13:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-08.11:13:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-08.11:13:58::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-08.11:13:58::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-08.11:13:58::SCWBDomain::cugic_v4_2/src'

TRACE::2021-03-08.11:13:58::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-08.11:13:58::SCWBDomain::ugic_v4_2/src'

TRACE::2021-03-08.11:13:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-08.11:13:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-08.11:13:58::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-08.11:13:58::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-03-08.11:13:58::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-08.11:13:58::SCWBDomain::cutimer_v2_2/src'

TRACE::2021-03-08.11:13:58::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-08.11:13:58::SCWBDomain::utimer_v2_2/src'

TRACE::2021-03-08.11:13:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-08.11:13:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-08.11:13:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-08.11:13:58::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-08.11:13:58::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-08.11:13:58::SCWBDomain::cuwdt_v2_2/src'

TRACE::2021-03-08.11:13:58::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-08.11:13:58::SCWBDomain::uwdt_v2_2/src'

TRACE::2021-03-08.11:13:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-08.11:13:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-08.11:13:58::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-08.11:13:58::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-08.11:13:58::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-08.11:13:58::SCWBDomain::dps_v3_9/src'

TRACE::2021-03-08.11:13:58::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sd
TRACE::2021-03-08.11:13:58::SCWBDomain::ps_v3_9/src'

TRACE::2021-03-08.11:13:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-08.11:13:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-08.11:13:58::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-08.11:13:58::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-08.11:13:58::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-08.11:13:58::SCWBDomain::tandalone_v7_2/src'

TRACE::2021-03-08.11:13:59::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-08.11:13:59::SCWBDomain::tandalone_v7_2/src/profile'

TRACE::2021-03-08.11:13:59::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-03-08.11:13:59::SCWBDomain::andalone_v7_2/src/profile'

TRACE::2021-03-08.11:13:59::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-03-08.11:13:59::SCWBDomain::andalone_v7_2/src'

TRACE::2021-03-08.11:13:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-08.11:13:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-08.11:13:59::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-08.11:13:59::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-08.11:13:59::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-03-08.11:13:59::SCWBDomain::artps_v3_9/src'

TRACE::2021-03-08.11:13:59::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ua
TRACE::2021-03-08.11:13:59::SCWBDomain::rtps_v3_9/src'

TRACE::2021-03-08.11:13:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-08.11:13:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-08.11:13:59::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-08.11:13:59::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-08.11:13:59::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-03-08.11:13:59::SCWBDomain::sbps_v2_5/src'

TRACE::2021-03-08.11:13:59::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/us
TRACE::2021-03-08.11:13:59::SCWBDomain::bps_v2_5/src'

TRACE::2021-03-08.11:13:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-08.11:13:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-08.11:13:59::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-08.11:13:59::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-08.11:13:59::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-08.11:13:59::SCWBDomain::adcps_v2_4/src'

TRACE::2021-03-08.11:13:59::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xa
TRACE::2021-03-08.11:13:59::SCWBDomain::dcps_v2_4/src'

TRACE::2021-03-08.11:13:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-08.11:13:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-08.11:13:59::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-08.11:13:59::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-08.11:13:59::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-08.11:13:59::SCWBDomain::ilffs_v4_3/src'

TRACE::2021-03-08.11:13:59::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-03-08.11:13:59::SCWBDomain::lffs_v4_3/src'

TRACE::2021-03-08.11:13:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-08.11:13:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-08.11:13:59::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-08.11:13:59::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-08.11:13:59::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-08.11:13:59::SCWBDomain::ilrsa_v1_6/src'

TRACE::2021-03-08.11:13:59::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-03-08.11:13:59::SCWBDomain::lrsa_v1_6/src'

TRACE::2021-03-08.11:13:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-08.11:13:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-08.11:13:59::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-08.11:13:59::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-08.11:13:59::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-03-08.11:13:59::SCWBDomain::oresightps_dcc_v1_7/src'

TRACE::2021-03-08.11:13:59::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2021-03-08.11:13:59::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/co
TRACE::2021-03-08.11:13:59::SCWBDomain::resightps_dcc_v1_7/src'

TRACE::2021-03-08.11:13:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-08.11:13:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-08.11:13:59::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-08.11:13:59::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-08.11:13:59::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2021-03-08.11:13:59::SCWBDomain::pu_cortexa9_v2_9/src'

TRACE::2021-03-08.11:13:59::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2021-03-08.11:13:59::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cp
TRACE::2021-03-08.11:13:59::SCWBDomain::u_cortexa9_v2_9/src'

TRACE::2021-03-08.11:13:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-08.11:13:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-08.11:13:59::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-08.11:13:59::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-08.11:13:59::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-08.11:13:59::SCWBDomain::drps_v1_1/src'

TRACE::2021-03-08.11:13:59::SCWBDomain::"Compiling ddrps"

TRACE::2021-03-08.11:13:59::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dd
TRACE::2021-03-08.11:13:59::SCWBDomain::rps_v1_1/src'

TRACE::2021-03-08.11:13:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-08.11:13:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-08.11:13:59::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-08.11:13:59::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-08.11:13:59::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-08.11:13:59::SCWBDomain::evcfg_v3_6/src'

TRACE::2021-03-08.11:13:59::SCWBDomain::"Compiling devcfg"

TRACE::2021-03-08.11:14:00::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/de
TRACE::2021-03-08.11:14:00::SCWBDomain::vcfg_v3_6/src'

TRACE::2021-03-08.11:14:00::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-08.11:14:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-08.11:14:00::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-08.11:14:00::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-08.11:14:00::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2021-03-08.11:14:00::SCWBDomain::maps_v2_6/src'

TRACE::2021-03-08.11:14:00::SCWBDomain::"Compiling dmaps"

TRACE::2021-03-08.11:14:00::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dm
TRACE::2021-03-08.11:14:00::SCWBDomain::aps_v2_6/src'

TRACE::2021-03-08.11:14:00::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-08.11:14:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-08.11:14:00::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-08.11:14:00::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-08.11:14:00::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/e
TRACE::2021-03-08.11:14:00::SCWBDomain::macps_v3_11/src'

TRACE::2021-03-08.11:14:00::SCWBDomain::"Compiling emacps"

TRACE::2021-03-08.11:14:01::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/em
TRACE::2021-03-08.11:14:01::SCWBDomain::acps_v3_11/src'

TRACE::2021-03-08.11:14:01::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-08.11:14:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-08.11:14:01::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-08.11:14:01::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-08.11:14:01::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-03-08.11:14:01::SCWBDomain::piops_v3_7/src'

TRACE::2021-03-08.11:14:01::SCWBDomain::"Compiling gpiops"

TRACE::2021-03-08.11:14:02::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-03-08.11:14:02::SCWBDomain::iops_v3_7/src'

TRACE::2021-03-08.11:14:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-08.11:14:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-08.11:14:02::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-08.11:14:02::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-03-08.11:14:02::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2021-03-08.11:14:02::SCWBDomain::pio_v4_6/src'

TRACE::2021-03-08.11:14:02::SCWBDomain::"Compiling gpio"

TRACE::2021-03-08.11:14:02::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2021-03-08.11:14:02::SCWBDomain::io_v4_6/src'

TRACE::2021-03-08.11:14:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-03-08.11:14:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-03-08.11:14:02::SCWBDomain::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-03-08.11:14:02::SCWBDomain::es -g -Wall -Wextra"

TRACE::2021-03-08.11:14:02::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/p
TRACE::2021-03-08.11:14:02::SCWBDomain::rc_v2_0/src'

TRACE::2021-03-08.11:14:02::SCWBDomain::"Compiling prc"

TRACE::2021-03-08.11:14:03::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/pr
TRACE::2021-03-08.11:14:03::SCWBDomain::c_v2_0/src'

TRACE::2021-03-08.11:14:03::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-08.11:14:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-08.11:14:03::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-08.11:14:03::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-08.11:14:03::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/q
TRACE::2021-03-08.11:14:03::SCWBDomain::spips_v3_7/src'

TRACE::2021-03-08.11:14:03::SCWBDomain::"Compiling qspips"

TRACE::2021-03-08.11:14:04::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qs
TRACE::2021-03-08.11:14:04::SCWBDomain::pips_v3_7/src'

TRACE::2021-03-08.11:14:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-08.11:14:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-08.11:14:04::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-08.11:14:04::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-08.11:14:04::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-08.11:14:04::SCWBDomain::cugic_v4_2/src'

TRACE::2021-03-08.11:14:04::SCWBDomain::"Compiling scugic"

TRACE::2021-03-08.11:14:04::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-08.11:14:04::SCWBDomain::ugic_v4_2/src'

TRACE::2021-03-08.11:14:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-08.11:14:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-08.11:14:04::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-08.11:14:04::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-08.11:14:04::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-08.11:14:04::SCWBDomain::cutimer_v2_2/src'

TRACE::2021-03-08.11:14:04::SCWBDomain::"Compiling scutimer"

TRACE::2021-03-08.11:14:05::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-08.11:14:05::SCWBDomain::utimer_v2_2/src'

TRACE::2021-03-08.11:14:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-08.11:14:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-08.11:14:05::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-08.11:14:05::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-08.11:14:05::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-08.11:14:05::SCWBDomain::cuwdt_v2_2/src'

TRACE::2021-03-08.11:14:05::SCWBDomain::"Compiling scuwdt"

TRACE::2021-03-08.11:14:05::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2021-03-08.11:14:05::SCWBDomain::uwdt_v2_2/src'

TRACE::2021-03-08.11:14:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-08.11:14:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-08.11:14:05::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-08.11:14:05::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-03-08.11:14:05::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-08.11:14:05::SCWBDomain::dps_v3_9/src'

TRACE::2021-03-08.11:14:05::SCWBDomain::"Compiling sdps"

TRACE::2021-03-08.11:14:06::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sd
TRACE::2021-03-08.11:14:06::SCWBDomain::ps_v3_9/src'

TRACE::2021-03-08.11:14:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-08.11:14:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-08.11:14:06::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-08.11:14:06::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-08.11:14:06::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-08.11:14:06::SCWBDomain::tandalone_v7_2/src'

TRACE::2021-03-08.11:14:06::SCWBDomain::"Compiling standalone"

TRACE::2021-03-08.11:14:09::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2021-03-08.11:14:09::SCWBDomain::tandalone_v7_2/src/profile'

TRACE::2021-03-08.11:14:09::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-03-08.11:14:09::SCWBDomain::andalone_v7_2/src/profile'

TRACE::2021-03-08.11:14:09::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2021-03-08.11:14:09::SCWBDomain::andalone_v7_2/src'

TRACE::2021-03-08.11:14:09::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-08.11:14:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-08.11:14:09::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-08.11:14:09::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-08.11:14:09::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-03-08.11:14:09::SCWBDomain::artps_v3_9/src'

TRACE::2021-03-08.11:14:09::SCWBDomain::"Compiling uartps"

TRACE::2021-03-08.11:14:09::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ua
TRACE::2021-03-08.11:14:09::SCWBDomain::rtps_v3_9/src'

TRACE::2021-03-08.11:14:09::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-08.11:14:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-08.11:14:09::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-08.11:14:09::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-08.11:14:09::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2021-03-08.11:14:09::SCWBDomain::sbps_v2_5/src'

TRACE::2021-03-08.11:14:09::SCWBDomain::"Compiling usbps"

TRACE::2021-03-08.11:14:10::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/us
TRACE::2021-03-08.11:14:10::SCWBDomain::bps_v2_5/src'

TRACE::2021-03-08.11:14:10::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-08.11:14:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-08.11:14:10::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-08.11:14:10::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-08.11:14:10::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-08.11:14:10::SCWBDomain::adcps_v2_4/src'

TRACE::2021-03-08.11:14:10::SCWBDomain::"Compiling xadcps"

TRACE::2021-03-08.11:14:11::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xa
TRACE::2021-03-08.11:14:11::SCWBDomain::dcps_v2_4/src'

TRACE::2021-03-08.11:14:11::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-08.11:14:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-08.11:14:11::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-08.11:14:11::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-08.11:14:11::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-08.11:14:11::SCWBDomain::ilffs_v4_3/src'

TRACE::2021-03-08.11:14:11::SCWBDomain::"Compiling XilFFs Library"

TRACE::2021-03-08.11:14:12::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-03-08.11:14:12::SCWBDomain::lffs_v4_3/src'

TRACE::2021-03-08.11:14:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-08.11:14:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-08.11:14:12::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-08.11:14:12::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-08.11:14:12::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2021-03-08.11:14:12::SCWBDomain::ilrsa_v1_6/src'

TRACE::2021-03-08.11:14:12::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2021-03-08.11:14:12::SCWBDomain::lrsa_v1_6/src'

TRACE::2021-03-08.11:14:12::SCWBDomain::'Finished building libraries'

TRACE::2021-03-08.11:14:12::SCWBDomain::make[1]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-08.11:14:12::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-03-08.11:14:12::SCWBDomain::exa9_0/include -I.

TRACE::2021-03-08.11:14:12::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-08.11:14:12::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-08.11:14:12::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-03-08.11:14:12::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-08.11:14:12::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-08.11:14:12::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-08.11:14:12::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-03-08.11:14:12::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-08.11:14:12::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-08.11:14:12::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-08.11:14:12::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-08.11:14:12::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-08.11:14:12::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-08.11:14:12::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-08.11:14:13::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-08.11:14:13::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-08.11:14:13::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-03-08.11:14:13::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-08.11:14:13::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-08.11:14:13::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-08.11:14:13::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2021-03-08.11:14:13::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-08.11:14:13::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2021-03-08.11:14:13::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-08.11:14:13::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2021-03-08.11:14:13::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                      -Wl,--gc-secti
TRACE::2021-03-08.11:14:13::SCWBDomain::ons -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-03-08.11:14:13::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-08.11:14:13::SCWSystem::Not a boot domain 
LOG::2021-03-08.11:14:13::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-08.11:14:13::SCWDomain::Generating domain artifcats
TRACE::2021-03-08.11:14:13::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-08.11:14:13::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/qemu/
TRACE::2021-03-08.11:14:13::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/qemu/
TRACE::2021-03-08.11:14:13::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-08.11:14:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:14:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:14:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:14:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.11:14:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:14:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.11:14:13::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-08.11:14:13::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-08.11:14:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.11:14:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:14:13::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-08.11:14:13::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:14:13::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:14:13::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:14:13::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2021-03-08.11:14:13::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-08.11:14:13::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:14:13::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-08.11:14:13::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:14:13::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-08.11:14:13::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-08.11:14:13::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-03-08.11:14:13::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-08.11:14:13::SCWMssOS::Copying to export directory.
TRACE::2021-03-08.11:14:13::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-08.11:14:13::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-08.11:14:13::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-08.11:14:13::SCWSystem::Completed Processing the sysconfig pr_led
LOG::2021-03-08.11:14:13::SCWPlatform::Completed generating the artifacts for system configuration pr_led
TRACE::2021-03-08.11:14:13::SCWPlatform::Started preparing the platform 
TRACE::2021-03-08.11:14:13::SCWSystem::Writing the bif file for system config pr_led
TRACE::2021-03-08.11:14:13::SCWSystem::dir created 
TRACE::2021-03-08.11:14:13::SCWSystem::Writing the bif 
TRACE::2021-03-08.11:14:13::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-08.11:14:13::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-08.11:14:13::SCWPlatform::Completed generating the platform
TRACE::2021-03-08.11:14:13::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.11:14:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-08.11:14:13::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-08.11:14:13::SCWMssOS::Commit changes completed.
TRACE::2021-03-08.11:14:13::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:14:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-08.11:14:13::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-08.11:14:13::SCWMssOS::Commit changes completed.
TRACE::2021-03-08.11:14:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:14:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:14:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:14:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.11:14:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:14:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.11:14:13::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-08.11:14:13::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-08.11:14:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.11:14:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.11:14:13::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-08.11:14:13::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-08.11:14:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:14:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:14:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:14:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.11:14:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:14:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.11:14:13::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-08.11:14:13::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-08.11:14:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.11:14:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:14:13::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-08.11:14:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:14:14::SCWWriter::formatted JSON is {
	"platformName":	"pr_led",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"pr_led",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/Bitstreams/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"pr_led",
	"systems":	[{
			"systemName":	"pr_led",
			"systemDesc":	"pr_led",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"pr_led",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"a48b732fbf58f272bb926b80b57f75a9",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"a6646d3be70fb92e65ee262a46a07cfb",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-08.11:14:14::SCWPlatform::updated the xpfm file.
TRACE::2021-03-08.11:14:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:14:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:14:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:14:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw
TRACE::2021-03-08.11:14:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa
TRACE::2021-03-08.11:14:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-08.11:14:14::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-08.11:14:14::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-08.11:14:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-08.11:14:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-08.11:14:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-08.11:14:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss
