## What is UVM Testbench top?
* All verification components, interfaces and DUT is instantiated in a top level module called Testbench.
* It is a static container to hold everything required to be simulated and becomes the root node in the hierarchy
* usually called tb or tb_top
  
  ![image](https://github.com/Diya-Veerbhan/UVM/assets/64258231/662be9f3-7056-4e98-a04e-4b0f6a293f63)

  


