8BIT_CPU UISA -- "Underwhelming Instruction Set Architecture":
-----------------------------------------------------------------------------------
Address Range: 0x0000 -- 0xFFFF
Word Length: 8 bits
Memory: [0: 4096 x 8 bit]	   
	0x0000  0x0100
------------------------------------------------------------------------------------
instr | format			| summary							| op code  (4 bits)    |
------------------------------------------------------------------------------------ 


--------------------------Data Transfer (I type)------------------------------------

intr == op rs rt offset
																
lb		lb  $v, off($u)  load byte into $v from $u + offset		0x0     0001
sb		sb  $v, off($u)  store $v into $u + offset				0x1		0010

--------------------------R Type ---------------------------------------------------


and     and $t, $v, $u   bitwise and on $v and $u, into $t		0x2     0000 0011
or		or  $t, $v, $u											0x3        ...
xor		xor $t, $v, $u											0x4
nor     nor $t, $v, $u											0x5

add		add $t, $v, $u											0x7

--------------------------I Type ---------------------------------------------------

addi	addi $t, $v, imm										0x8		1000
beq
bne

--------------------------J Type ---------------------------------------------------

jmp
-------------------------- Misc ----------------------------------------------------

nop

------------------------------------------------------------------------------------
examples:
16 registers 0-F implies we need 4 bits atleast to express a register
some instructions take 3 registers --> atleast 12 bits
5 bit op code --> 0x0 -- 0xf

lb $0, 4($1)  ==  0x1014 == 0001 
