#-----------------------------------------------------------
# Vivado v2022.2.2 (64-bit)
# SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
# IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
# Start of session at: Mon Sep  1 01:03:58 2025
# Process ID: 3907303
# Current directory: /home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: /home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: /home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/vivado.jou
# Running On: hacc-gpu1, OS: Linux, CPU Frequency: 2479.488 MHz, CPU Physical cores: 2, Host memory: 540928 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 43563
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/new/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xc7vx485tffg1761-2 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3941539
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/new/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3007.176 ; gain = 370.801 ; free physical = 315601 ; free virtual = 427025
Synthesis current peak Physical Memory [PSS] (MB): peak = 2179.583; parent = 2058.139; children = 121.444
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3975.531; parent = 3013.117; children = 962.414
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'spmv' [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv.v:10]
INFO: [Synth 8-6157] synthesizing module 'spmv_dadd_64ns_64ns_64_5_full_dsp_1' [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_dadd_64ns_64ns_64_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'spmv_dadd_64ns_64ns_64_5_full_dsp_1_ip' [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/ip/spmv_dadd_64ns_64ns_64_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/new/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78971]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/new/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78971]
INFO: [Synth 8-6155] done synthesizing module 'spmv_dadd_64ns_64ns_64_5_full_dsp_1_ip' (0#1) [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/ip/spmv_dadd_64ns_64ns_64_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'spmv_dadd_64ns_64ns_64_5_full_dsp_1' (0#1) [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_dadd_64ns_64ns_64_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'spmv_dmul_64ns_64ns_64_5_max_dsp_1' [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_dmul_64ns_64ns_64_5_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip' [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/ip/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip' (0#1) [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/ip/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'spmv_dmul_64ns_64ns_64_5_max_dsp_1' (0#1) [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_dmul_64ns_64ns_64_5_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'spmv_mul_64ns_66ns_75_2_1' [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_mul_64ns_66ns_75_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'spmv_mul_64ns_66ns_75_2_1' (0#1) [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_mul_64ns_66ns_75_2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'spmv_urem_64ns_11ns_64_68_1' [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'spmv_urem_64ns_11ns_64_68_1_divider' [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'spmv_urem_64ns_11ns_64_68_1_divider' (0#1) [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'spmv_urem_64ns_11ns_64_68_1' (0#1) [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'spmv_mux_21_32_1_1' [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_mux_21_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'spmv_mux_21_32_1_1' (0#1) [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_mux_21_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'spmv' (0#1) [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element loop[63].divisor_tmp_reg[64] was removed.  [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:122]
WARNING: [Synth 8-7129] Port reset in module spmv_urem_64ns_11ns_64_68_1_divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module spmv_mul_64ns_66ns_75_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[18] in module carry_chain__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module dsp48e1_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized95 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized95 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized95 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized95 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized95 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[47] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[46] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[45] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[44] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[43] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[42] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[41] in module flt_mult_round is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3174.082 ; gain = 537.707 ; free physical = 316970 ; free virtual = 428387
Synthesis current peak Physical Memory [PSS] (MB): peak = 2355.385; parent = 2233.392; children = 121.993
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4136.500; parent = 3174.086; children = 962.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3191.895 ; gain = 555.520 ; free physical = 318083 ; free virtual = 429502
Synthesis current peak Physical Memory [PSS] (MB): peak = 2355.385; parent = 2233.392; children = 121.996
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4154.312; parent = 3191.898; children = 962.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3191.895 ; gain = 555.520 ; free physical = 318333 ; free virtual = 429754
Synthesis current peak Physical Memory [PSS] (MB): peak = 2355.385; parent = 2233.392; children = 121.996
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4154.312; parent = 3191.898; children = 962.414
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3197.832 ; gain = 0.000 ; free physical = 317661 ; free virtual = 429097
INFO: [Netlist 29-17] Analyzing 360 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/spmv_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/spmv_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3347.613 ; gain = 0.000 ; free physical = 316578 ; free virtual = 427967
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  FDE => FDRE: 5 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3347.613 ; gain = 0.000 ; free physical = 316733 ; free virtual = 428101
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/new/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3347.613 ; gain = 711.238 ; free physical = 314684 ; free virtual = 425857
Synthesis current peak Physical Memory [PSS] (MB): peak = 2355.385; parent = 2233.392; children = 121.996
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4278.016; parent = 3315.602; children = 962.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3347.613 ; gain = 711.238 ; free physical = 314805 ; free virtual = 425977
Synthesis current peak Physical Memory [PSS] (MB): peak = 2355.385; parent = 2233.392; children = 121.996
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4278.016; parent = 3315.602; children = 962.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3347.613 ; gain = 711.238 ; free physical = 314779 ; free virtual = 425951
Synthesis current peak Physical Memory [PSS] (MB): peak = 2355.385; parent = 2233.392; children = 121.996
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4278.016; parent = 3315.602; children = 962.414
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[62].remd_tmp_reg[63]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[61].remd_tmp_reg[62]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[60].remd_tmp_reg[61]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[59].remd_tmp_reg[60]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[58].remd_tmp_reg[59]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[57].remd_tmp_reg[58]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[56].remd_tmp_reg[57]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[55].remd_tmp_reg[56]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[54].remd_tmp_reg[55]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[53].remd_tmp_reg[54]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[52].remd_tmp_reg[53]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[51].remd_tmp_reg[52]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[50].remd_tmp_reg[51]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[49].remd_tmp_reg[50]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[48].remd_tmp_reg[49]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[47].remd_tmp_reg[48]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[46].remd_tmp_reg[47]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[45].remd_tmp_reg[46]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[44].remd_tmp_reg[45]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[43].remd_tmp_reg[44]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[42].remd_tmp_reg[43]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[41].remd_tmp_reg[42]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[40].remd_tmp_reg[41]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[39].remd_tmp_reg[40]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[38].remd_tmp_reg[39]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[37].remd_tmp_reg[38]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[36].remd_tmp_reg[37]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[35].remd_tmp_reg[36]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[34].remd_tmp_reg[35]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[33].remd_tmp_reg[34]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[32].remd_tmp_reg[33]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[31].remd_tmp_reg[32]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[30].remd_tmp_reg[31]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[29].remd_tmp_reg[30]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[28].remd_tmp_reg[29]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[27].remd_tmp_reg[28]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[26].remd_tmp_reg[27]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[25].remd_tmp_reg[26]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[24].remd_tmp_reg[25]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].remd_tmp_reg[24]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].remd_tmp_reg[23]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '64' to '63' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv_urem_64ns_11ns_64_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_2_reg_516_reg' and it is trimmed from '32' to '9' bits. [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/dc6f/hdl/verilog/spmv.v:464]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3347.613 ; gain = 711.238 ; free physical = 316023 ; free virtual = 427206
Synthesis current peak Physical Memory [PSS] (MB): peak = 2355.385; parent = 2233.392; children = 122.116
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4278.016; parent = 3315.602; children = 962.414
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/dadd_64ns_64ns_64_5_full_dsp_1_U1/spmv_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SUB_DELAY' (delay__parameterized1) to 'inst/dadd_64ns_64ns_64_5_full_dsp_1_U1/spmv_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'inst/dadd_64ns_64ns_64_5_full_dsp_1_U1/spmv_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'inst/dadd_64ns_64ns_64_5_full_dsp_1_U1/spmv_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/dadd_64ns_64ns_64_5_full_dsp_1_U1/spmv_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'inst/dadd_64ns_64ns_64_5_full_dsp_1_U1/spmv_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/dadd_64ns_64ns_64_5_full_dsp_1_U1/spmv_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/dadd_64ns_64ns_64_5_full_dsp_1_U1/spmv_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/dadd_64ns_64ns_64_5_full_dsp_1_U1/spmv_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/dadd_64ns_64ns_64_5_full_dsp_1_U1/spmv_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (delay__parameterized1) to 'inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized50) to 'inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized50) to 'inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (dout_reg[47]) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[46]) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[45]) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[44]) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[43]) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[42]) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[41]) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[40]) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[39]) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[38]) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[37]) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[36]) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[35]) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[34]) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[33]) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[32]) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[31]) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[30]) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[29]) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[28]) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[27]) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[26]) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[25]) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[24]) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[23]) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[22]) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[21]) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[20]) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[19]) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[18]) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[17]) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[16]) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[15]) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[14]) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[13]) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[12]) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[11]) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[10]) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[9]) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[8]) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[7]) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[47]__0) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[46]__0) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[45]__0) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[44]__0) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[43]__0) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[42]__0) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[41]__0) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[40]__0) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[39]__0) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[38]__0) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[37]__0) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[36]__0) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[35]__0) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[34]__0) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[33]__0) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[32]__0) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[31]__0) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[30]__0) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[29]__0) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[28]__0) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[27]__0) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[26]__0) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[25]__0) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[24]__0) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[23]__0) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[22]__0) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[21]__0) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[20]__0) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[19]__0) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[18]__0) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[17]__0) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[16]__0) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[15]__0) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[14]__0) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[13]__0) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[12]__0) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[11]__0) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[10]__0) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[9]__0) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[8]__0) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[7]__0) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[6]__0) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[5]__0) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[4]__0) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[3]__0) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[2]__0) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[1]__0) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[0]__0) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[47]__1) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[46]__1) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[45]__1) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[44]__1) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[43]__1) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[42]__1) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[41]__1) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[40]__1) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[39]__1) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[38]__1) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
WARNING: [Synth 8-3332] Sequential element (dout_reg[37]__1) is unused and will be removed from module spmv_mul_64ns_66ns_75_2_1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 3347.613 ; gain = 711.238 ; free physical = 314583 ; free virtual = 425847
Synthesis current peak Physical Memory [PSS] (MB): peak = 2355.385; parent = 2233.392; children = 122.116
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4278.016; parent = 3315.602; children = 962.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 3347.613 ; gain = 711.238 ; free physical = 311800 ; free virtual = 423211
Synthesis current peak Physical Memory [PSS] (MB): peak = 2386.704; parent = 2265.357; children = 122.116
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4278.016; parent = 3315.602; children = 962.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 3347.613 ; gain = 711.238 ; free physical = 310789 ; free virtual = 422349
Synthesis current peak Physical Memory [PSS] (MB): peak = 2406.361; parent = 2285.220; children = 122.116
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4278.016; parent = 3315.602; children = 962.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 3347.613 ; gain = 711.238 ; free physical = 312873 ; free virtual = 424462
Synthesis current peak Physical Memory [PSS] (MB): peak = 2406.361; parent = 2285.220; children = 122.116
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4278.016; parent = 3315.602; children = 962.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 3347.613 ; gain = 711.238 ; free physical = 312844 ; free virtual = 424435
Synthesis current peak Physical Memory [PSS] (MB): peak = 2406.361; parent = 2285.220; children = 122.116
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4278.016; parent = 3315.602; children = 962.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 3347.613 ; gain = 711.238 ; free physical = 312790 ; free virtual = 424384
Synthesis current peak Physical Memory [PSS] (MB): peak = 2406.361; parent = 2285.220; children = 122.116
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4278.016; parent = 3315.602; children = 962.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                        | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper                    | A:B              | 29     | 18     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0    | Dynamic          | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized1__1 | C+A:B            | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2__1 | A*B              | 17     | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3    | PCIN>>17+A*B     | 17     | 0      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2    | PCIN+A*B         | 17     | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized4    | (PCIN>>17+A*B)'  | 17     | 0      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized5    | PCIN+(A*B)'      | 19     | 17     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized6    | PCIN+A'*B'       | 19     | 17     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized7    | PCIN>>17+A*B'    | 0      | 17     | -      | -      | 16     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized8    | PCIN+A'*B'       | 19     | 17     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized9    | (PCIN>>17+A*B')' | 0      | 17     | -      | -      | 38     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized10   | PCIN>>17+(A*B')' | 0      | 2      | -      | -      | 21     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized1    | Dynamic          | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|spmv_mul_64ns_66ns_75_2_1          | (A*B)'           | 14     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|spmv_mul_64ns_66ns_75_2_1          | A*B              | 17     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|spmv_mul_64ns_66ns_75_2_1          | C+A*B            | 13     | 13     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|spmv_mul_64ns_66ns_75_2_1          | C+A*B            | 17     | 14     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|spmv_mul_64ns_66ns_75_2_1          | (C+A*B)'         | 17     | 16     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|spmv_mul_64ns_66ns_75_2_1          | A*B              | 17     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|spmv_mul_64ns_66ns_75_2_1          | C+A*B            | 17     | 13     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|spmv_mul_64ns_66ns_75_2_1          | C+A*B            | 17     | 14     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|spmv_mul_64ns_66ns_75_2_1          | (C+A*B)'         | 17     | 16     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|spmv_mul_64ns_66ns_75_2_1          | A*B              | 17     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|spmv_mul_64ns_66ns_75_2_1          | C+A*B            | 17     | 14     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|spmv_mul_64ns_66ns_75_2_1          | C+A*B            | 17     | 13     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|spmv_mul_64ns_66ns_75_2_1          | (C+A*B)'         | 17     | 16     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+-----------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   587|
|2     |DSP48E1 |    27|
|17    |LUT1    |  1828|
|18    |LUT2    |   191|
|19    |LUT3    |  2179|
|20    |LUT4    |   283|
|21    |LUT5    |    87|
|22    |LUT6    |   329|
|23    |MUXCY   |   199|
|24    |MUXF7   |    11|
|25    |MUXF8   |     1|
|26    |SRL16E  |    17|
|27    |SRLC32E |    78|
|28    |XORCY   |    89|
|29    |FDE     |     5|
|30    |FDRE    |  3299|
|31    |FDSE    |    34|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 3347.613 ; gain = 711.238 ; free physical = 312747 ; free virtual = 424340
Synthesis current peak Physical Memory [PSS] (MB): peak = 2406.361; parent = 2285.220; children = 122.116
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4278.016; parent = 3315.602; children = 962.414
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 311 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 3347.613 ; gain = 555.520 ; free physical = 312745 ; free virtual = 424338
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 3347.613 ; gain = 711.238 ; free physical = 312759 ; free virtual = 424352
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3347.613 ; gain = 0.000 ; free physical = 312937 ; free virtual = 424533
INFO: [Netlist 29-17] Analyzing 919 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3347.613 ; gain = 0.000 ; free physical = 312484 ; free virtual = 423829
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 59 instances
  FDE => FDRE: 5 instances

Synth Design complete, checksum: 2903db58
INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 267 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 3347.613 ; gain = 1179.980 ; free physical = 312524 ; free virtual = 423814
INFO: [Common 17-1381] The checkpoint '/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = a2fe52089c4133e6
INFO: [Coretcl 2-1174] Renamed 160 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep  1 01:05:12 2025...
