Command: link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to dcp part: xcvu095-ffva2104-2-e
Design is defaulting to dcp top: mkPcieTop
INFO: [Device 21-403] Loading part xcvu095-ffva2104-2-e
INFO: [Netlist 29-17] Analyzing 779 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2217.977 ; gain = 0.000 ; free physical = 36444 ; free virtual = 123959
Restored from archive | CPU: 1.460000 secs | Memory: 2.173195 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2217.977 ; gain = 0.000 ; free physical = 36444 ; free virtual = 123959
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2223.914 ; gain = 0.000 ; free physical = 36452 ; free virtual = 123967
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 84 instances were transformed.
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 84 instances

10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 2223.914 ; gain = 829.203 ; free physical = 36452 ; free virtual = 123967
