# 38-_FPGA
38译码器的verilog代码和仿真
