// Seed: 538644961
module module_0 (
    output wand id_0,
    input supply1 id_1,
    input tri1 id_2,
    input uwire id_3,
    input wire id_4,
    input uwire id_5,
    output wand id_6,
    output uwire id_7,
    input supply1 id_8,
    input wire id_9,
    output supply0 id_10,
    output supply0 id_11,
    output wire void id_12,
    output tri1 id_13,
    input supply0 id_14,
    output wire id_15,
    input wor id_16,
    input wor id_17,
    input uwire id_18,
    input tri id_19,
    output wand id_20
);
  assign module_1.type_21 = 0;
endmodule
module module_1 (
    input logic id_0,
    input tri0 id_1,
    output supply0 id_2,
    input tri id_3,
    input tri0 id_4,
    output logic id_5,
    input tri1 id_6,
    input supply0 id_7,
    input tri id_8,
    input wand id_9,
    input tri1 id_10,
    input tri0 id_11
);
  always if (id_7) id_5 <= 1;
  assign id_2 = -1;
  wire id_13, id_14;
  always id_5 = id_0;
  wire id_15, id_16, id_17;
  module_0 modCall_1 (
      id_2,
      id_11,
      id_3,
      id_1,
      id_1,
      id_4,
      id_2,
      id_2,
      id_8,
      id_7,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_3,
      id_7,
      id_1,
      id_4,
      id_2
  );
  wire id_18;
endmodule
