// Seed: 740074740
module module_0;
  assign #((1'b0)) id_1 = 1;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    input supply0 id_2
);
  static id_4(
      .id_0(id_2), .id_1(1), .id_2(id_0 & 1), .id_3(id_2), .id_4(1), .id_5(1), .id_6(id_0)
  );
  initial begin : LABEL_0
    assert (1);
  end
  wire id_5;
  module_0 modCall_1 ();
endmodule
