Release 11.4 - xst L.68 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 

Reading constraint file /home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper_cw.xcf.
XCF parsing done.
Reading design: timestamper_cw.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "timestamper_cw.prj"
Input Format                       : mixed
Synthesis Constraint File          : "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper_cw.xcf"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "timestamper_cw"
Output Format                      : NGC
Target Device                      : xc5vsx95t-1-ff1136

---- Source Options
Top Module Name                    : timestamper_cw
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : auto
Automatic Register Balancing       : Yes

---- Target Options
LUT Combining                      : off
Reduce Control Sets                : off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : YES
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Library Search Order               : timestamper_cw.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : NO
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : ()
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" in Library work.
Entity <cntr_11_0_b40c42d5e24bb86a> compiled.
Entity <cntr_11_0_b40c42d5e24bb86a> (Architecture <cntr_11_0_b40c42d5e24bb86a_a>) compiled.
Entity <cntr_11_0_82b9fd0243bf8494> compiled.
Entity <cntr_11_0_82b9fd0243bf8494> (Architecture <cntr_11_0_82b9fd0243bf8494_a>) compiled.
Entity <cntr_11_0_18bbeb067aa07bfe> compiled.
Entity <cntr_11_0_18bbeb067aa07bfe> (Architecture <cntr_11_0_18bbeb067aa07bfe_a>) compiled.
Entity <cntr_11_0_f52338cfe462aa75> compiled.
Entity <cntr_11_0_f52338cfe462aa75> (Architecture <cntr_11_0_f52338cfe462aa75_a>) compiled.
Package <conv_pkg> compiled.
Package body <conv_pkg> compiled.
Entity <srl17e> compiled.
Entity <srl17e> (Architecture <structural>) compiled.
Entity <synth_reg> compiled.
Entity <synth_reg> (Architecture <structural>) compiled.
Entity <synth_reg_reg> compiled.
Entity <synth_reg_reg> (Architecture <behav>) compiled.
Entity <single_reg_w_init> compiled.
Entity <single_reg_w_init> (Architecture <structural>) compiled.
Entity <synth_reg_w_init> compiled.
Entity <synth_reg_w_init> (Architecture <structural>) compiled.
Entity <xlregister> compiled.
Entity <xlregister> (Architecture <behavior>) compiled.
Entity <concat_bff132f7f1> compiled.
Entity <concat_bff132f7f1> (Architecture <behavior>) compiled.
Entity <constant_e4fc66a735> compiled.
Entity <constant_e4fc66a735> (Architecture <behavior>) compiled.
Entity <constant_c6372293dc> compiled.
Entity <constant_c6372293dc> (Architecture <behavior>) compiled.
Entity <constant_7c91b1b314> compiled.
Entity <constant_7c91b1b314> (Architecture <behavior>) compiled.
Entity <delay_9f02caa990> compiled.
Entity <delay_9f02caa990> (Architecture <behavior>) compiled.
Entity <delay_ebec135d8a> compiled.
Entity <delay_ebec135d8a> (Architecture <behavior>) compiled.
Entity <delay_87cc993d41> compiled.
Entity <delay_87cc993d41> (Architecture <behavior>) compiled.
Entity <delay_a5c036284d> compiled.
Entity <delay_a5c036284d> (Architecture <behavior>) compiled.
Entity <xlcounter_limit> compiled.
Entity <xlcounter_limit> (Architecture <behavior>) compiled.
Entity <xlcounter_free> compiled.
Entity <xlcounter_free> (Architecture <behavior>) compiled.
Entity <reinterpret_a106f99236> compiled.
Entity <reinterpret_a106f99236> (Architecture <behavior>) compiled.
Entity <xlslice> compiled.
Entity <xlslice> (Architecture <behavior>) compiled.
Entity <xldelay> compiled.
Entity <xldelay> (Architecture <behavior>) compiled.
Entity <inverter_e5b38cca3b> compiled.
Entity <inverter_e5b38cca3b> (Architecture <behavior>) compiled.
Entity <logical_80f90b97d0> compiled.
Entity <logical_80f90b97d0> (Architecture <behavior>) compiled.
Entity <convert_func_call> compiled.
Entity <convert_func_call> (Architecture <behavior>) compiled.
Entity <xlconvert> compiled.
Entity <xlconvert> (Architecture <behavior>) compiled.
Entity <constant_17eda58ae4> compiled.
Entity <constant_17eda58ae4> (Architecture <behavior>) compiled.
Entity <constant_6293007044> compiled.
Entity <constant_6293007044> (Architecture <behavior>) compiled.
Entity <delay_e2d047c154> compiled.
Entity <delay_e2d047c154> (Architecture <behavior>) compiled.
Entity <delay_672d2b8d1e> compiled.
Entity <delay_672d2b8d1e> (Architecture <behavior>) compiled.
Entity <logical_799f62af22> compiled.
Entity <logical_799f62af22> (Architecture <behavior>) compiled.
Entity <mux_1e22c21d05> compiled.
Entity <mux_1e22c21d05> (Architecture <behavior>) compiled.
Entity <mux_fd01d62b53> compiled.
Entity <mux_fd01d62b53> (Architecture <behavior>) compiled.
Entity <constant_37567836aa> compiled.
Entity <constant_37567836aa> (Architecture <behavior>) compiled.
Entity <relational_770e12e4ab> compiled.
Entity <relational_770e12e4ab> (Architecture <behavior>) compiled.
Entity <pipeline8_entity_792aeffb65> compiled.
Entity <pipeline8_entity_792aeffb65> (Architecture <structural>) compiled.
Entity <adc_mkid_entity_802cdbfdbd> compiled.
Entity <adc_mkid_entity_802cdbfdbd> (Architecture <structural>) compiled.
Entity <capture_entity_f86145b86f> compiled.
Entity <capture_entity_f86145b86f> (Architecture <structural>) compiled.
Entity <negedge_entity_c3395d4ee4> compiled.
Entity <negedge_entity_c3395d4ee4> (Architecture <structural>) compiled.
Entity <posedge_entity_afeb600db0> compiled.
Entity <posedge_entity_afeb600db0> (Architecture <structural>) compiled.
Entity <addr_entity_86c2b6771b> compiled.
Entity <addr_entity_86c2b6771b> (Architecture <structural>) compiled.
Entity <bram0_entity_1b1454236a> compiled.
Entity <bram0_entity_1b1454236a> (Architecture <structural>) compiled.
Entity <pipeline1_entity_672f137dfe> compiled.
Entity <pipeline1_entity_672f137dfe> (Architecture <structural>) compiled.
Entity <pipeline2_entity_4c90476db6> compiled.
Entity <pipeline2_entity_4c90476db6> (Architecture <structural>) compiled.
Entity <pulses_entity_7390d2234e> compiled.
Entity <pulses_entity_7390d2234e> (Architecture <structural>) compiled.
Entity <seconds_entity_5ab98a6a0e> compiled.
Entity <seconds_entity_5ab98a6a0e> (Architecture <structural>) compiled.
Entity <timestamper> compiled.
Entity <timestamper> (Architecture <structural>) compiled.
Compiling vhdl file "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper_cw.vhd" in Library work.
Entity <xlclockdriver> compiled.
Entity <xlclockdriver> (Architecture <behavior>) compiled.
Entity <default_clock_driver> compiled.
Entity <default_clock_driver> (Architecture <structural>) compiled.
Entity <timestamper_cw> compiled.
Entity <timestamper_cw> (Architecture <structural>) compiled.

Reading constraint file /home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper_cw.xcf.
XCF parsing done.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <timestamper_cw> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <default_clock_driver> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <timestamper> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlclockdriver> in library <work> (architecture <behavior>) with generics.
	log_2_period = 1
	period = 1
	pipeline_regs = 5
	use_bufg = 0

Analyzing hierarchy for entity <adc_mkid_entity_802cdbfdbd> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <capture_entity_f86145b86f> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <constant_6293007044> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_37567836aa> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_9f02caa990> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_e2d047c154> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <inverter_e5b38cca3b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_799f62af22> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_limit> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 1000
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_f52338cfe462aa75"
	count_limited = 1
	op_arith = 1
	op_width = 32

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_f52338cfe462aa75"
	op_arith = 1
	op_width = 32

Analyzing hierarchy for entity <mux_1e22c21d05> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <negedge_entity_c3395d4ee4> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <posedge_entity_afeb600db0> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <pulses_entity_7390d2234e> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlregister> in library <work> (architecture <behavior>) with generics.
	d_width = 1
	init_value = "0"

Analyzing hierarchy for entity <relational_770e12e4ab> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <seconds_entity_5ab98a6a0e> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 0
	x_width = 32
	y_width = 1

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 0
	init_value = "0000"
	latency = 1
	width = 1

Analyzing hierarchy for entity <pipeline8_entity_792aeffb65> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <concat_bff132f7f1> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_e4fc66a735> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_c6372293dc> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_7c91b1b314> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_ebec135d8a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_87cc993d41> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_a5c036284d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_limit> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 2500
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_b40c42d5e24bb86a"
	count_limited = 1
	op_arith = 1
	op_width = 20

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_18bbeb067aa07bfe"
	op_arith = 1
	op_width = 8

Analyzing hierarchy for entity <reinterpret_a106f99236> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 19
	x_width = 20
	y_width = 20

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <inverter_e5b38cca3b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_80f90b97d0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addr_entity_86c2b6771b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <bram0_entity_1b1454236a> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <constant_6293007044> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_17eda58ae4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_9f02caa990> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_e2d047c154> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_672d2b8d1e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_799f62af22> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_82b9fd0243bf8494"
	op_arith = 1
	op_width = 14

Analyzing hierarchy for entity <mux_1e22c21d05> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_fd01d62b53> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <pipeline1_entity_672f137dfe> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <pipeline2_entity_4c90476db6> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 32
	new_msb = 63
	x_width = 64
	y_width = 32

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 31
	x_width = 64
	y_width = 32

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0"
	latency = 1
	width = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 32
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 0
	init_value = "0000"
	width = 1

Analyzing hierarchy for entity <xlregister> in library <work> (architecture <behavior>) with generics.
	d_width = 1
	init_value = "0"

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 14
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 14
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 14
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlregister> in library <work> (architecture <behavior>) with generics.
	d_width = 32
	init_value = "00000000000000000000000000000000"

Analyzing hierarchy for entity <xlregister> in library <work> (architecture <behavior>) with generics.
	d_width = 14
	init_value = "00000000000000"

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0"
	width = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 32
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0"
	latency = 1
	width = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 14
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 14
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 14
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 1
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "00000000000000000000000000000000"
	latency = 1
	width = 32

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "00000000000000"
	latency = 1
	width = 14

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0"
	width = 1

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "00000000000000000000000000000000"
	width = 32

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "00000000000000"
	width = 14


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <timestamper_cw> in library <work> (Architecture <structural>).
    Set property "MAX_FANOUT = REDUCE" for signal <ce_1_sg_x14>.
    Set property "syn_keep = TRUE" for signal <persistentdff_inst_q>.
    Set user-defined property "KEEP =  TRUE" for signal <persistentdff_inst_q> (previous value was "KEEP soft").
WARNING:Xst:37 - Detected unknown constraint/property "preserve_signal". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "optimize_primitives = FALSE" for instance <persistentdff_inst> in unit <timestamper_cw>.
    Set property "syn_black_box = TRUE" for instance <persistentdff_inst> in unit <timestamper_cw>.
    Set property "syn_noprune = TRUE" for instance <persistentdff_inst> in unit <timestamper_cw>.
Entity <timestamper_cw> analyzed. Unit <timestamper_cw> generated.

Analyzing Entity <default_clock_driver> in library <work> (Architecture <structural>).
    Set property "syn_noprune = TRUE" for unit <default_clock_driver>.
WARNING:Xst:37 - Detected unknown constraint/property "dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper_cw.vhd" line 340: Unconnected output port 'clr' of component 'xlclockdriver'.
Entity <default_clock_driver> analyzed. Unit <default_clock_driver> generated.

Analyzing generic Entity <xlclockdriver> in library <work> (Architecture <behavior>).
	log_2_period = 1
	period = 1
	pipeline_regs = 5
	use_bufg = 0
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec>.
Entity <xlclockdriver> analyzed. Unit <xlclockdriver> generated.

Analyzing generic Entity <synth_reg_w_init.1> in library <work> (Architecture <structural>).
	init_index = 0
	init_value = "0000"
	latency = 1
	width = 1
Entity <synth_reg_w_init.1> analyzed. Unit <synth_reg_w_init.1> generated.

Analyzing generic Entity <single_reg_w_init.1> in library <work> (Architecture <structural>).
	init_index = 0
	init_value = "0000"
	width = 1
WARNING:Xst:2211 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 2072: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.1> analyzed. Unit <single_reg_w_init.1> generated.

Analyzing Entity <timestamper> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 4988: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
WARNING:Xst:752 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 5008: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 5008: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 5008: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <timestamper> analyzed. Unit <timestamper> generated.

Analyzing Entity <adc_mkid_entity_802cdbfdbd> in library <work> (Architecture <structural>).
Entity <adc_mkid_entity_802cdbfdbd> analyzed. Unit <adc_mkid_entity_802cdbfdbd> generated.

Analyzing Entity <pipeline8_entity_792aeffb65> in library <work> (Architecture <structural>).
Entity <pipeline8_entity_792aeffb65> analyzed. Unit <pipeline8_entity_792aeffb65> generated.

Analyzing Entity <capture_entity_f86145b86f> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 3975: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
WARNING:Xst:752 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 3995: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 3995: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 3995: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <capture_entity_f86145b86f> analyzed. Unit <capture_entity_f86145b86f> generated.

Analyzing Entity <concat_bff132f7f1> in library <work> (Architecture <behavior>).
Entity <concat_bff132f7f1> analyzed. Unit <concat_bff132f7f1> generated.

Analyzing Entity <constant_e4fc66a735> in library <work> (Architecture <behavior>).
Entity <constant_e4fc66a735> analyzed. Unit <constant_e4fc66a735> generated.

Analyzing Entity <constant_c6372293dc> in library <work> (Architecture <behavior>).
Entity <constant_c6372293dc> analyzed. Unit <constant_c6372293dc> generated.

Analyzing Entity <constant_7c91b1b314> in library <work> (Architecture <behavior>).
Entity <constant_7c91b1b314> analyzed. Unit <constant_7c91b1b314> generated.

Analyzing Entity <delay_ebec135d8a> in library <work> (Architecture <behavior>).
Entity <delay_ebec135d8a> analyzed. Unit <delay_ebec135d8a> generated.

Analyzing Entity <delay_87cc993d41> in library <work> (Architecture <behavior>).
Entity <delay_87cc993d41> analyzed. Unit <delay_87cc993d41> generated.

Analyzing Entity <delay_a5c036284d> in library <work> (Architecture <behavior>).
Entity <delay_a5c036284d> analyzed. Unit <delay_a5c036284d> generated.

Analyzing generic Entity <xlcounter_limit.2> in library <work> (Architecture <behavior>).
	cnt_15_0 = 2500
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_b40c42d5e24bb86a"
	count_limited = 1
	op_arith = 1
	op_width = 20
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlcounter_limit.2>.
Entity <xlcounter_limit.2> analyzed. Unit <xlcounter_limit.2> generated.

Analyzing generic Entity <xlcounter_free.2> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_18bbeb067aa07bfe"
	op_arith = 1
	op_width = 8
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlcounter_free.2>.
Entity <xlcounter_free.2> analyzed. Unit <xlcounter_free.2> generated.

Analyzing Entity <reinterpret_a106f99236> in library <work> (Architecture <behavior>).
Entity <reinterpret_a106f99236> analyzed. Unit <reinterpret_a106f99236> generated.

Analyzing generic Entity <xlslice.2> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 19
	x_width = 20
	y_width = 20
Entity <xlslice.2> analyzed. Unit <xlslice.2> generated.

Analyzing Entity <constant_6293007044> in library <work> (Architecture <behavior>).
Entity <constant_6293007044> analyzed. Unit <constant_6293007044> generated.

Analyzing Entity <constant_37567836aa> in library <work> (Architecture <behavior>).
Entity <constant_37567836aa> analyzed. Unit <constant_37567836aa> generated.

Analyzing Entity <delay_9f02caa990> in library <work> (Architecture <behavior>).
Entity <delay_9f02caa990> analyzed. Unit <delay_9f02caa990> generated.

Analyzing Entity <delay_e2d047c154> in library <work> (Architecture <behavior>).
Entity <delay_e2d047c154> analyzed. Unit <delay_e2d047c154> generated.

Analyzing Entity <inverter_e5b38cca3b> in library <work> (Architecture <behavior>).
Entity <inverter_e5b38cca3b> analyzed. Unit <inverter_e5b38cca3b> generated.

Analyzing Entity <logical_799f62af22> in library <work> (Architecture <behavior>).
Entity <logical_799f62af22> analyzed. Unit <logical_799f62af22> generated.

Analyzing generic Entity <xlcounter_limit.1> in library <work> (Architecture <behavior>).
	cnt_15_0 = 1000
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_f52338cfe462aa75"
	count_limited = 1
	op_arith = 1
	op_width = 32
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp1.core_instance1> in unit <xlcounter_limit.1>.
Entity <xlcounter_limit.1> analyzed. Unit <xlcounter_limit.1> generated.

Analyzing generic Entity <xlcounter_free.1> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_f52338cfe462aa75"
	op_arith = 1
	op_width = 32
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp2.core_instance2> in unit <xlcounter_free.1>.
Entity <xlcounter_free.1> analyzed. Unit <xlcounter_free.1> generated.

Analyzing Entity <mux_1e22c21d05> in library <work> (Architecture <behavior>).
Entity <mux_1e22c21d05> analyzed. Unit <mux_1e22c21d05> generated.

Analyzing Entity <negedge_entity_c3395d4ee4> in library <work> (Architecture <structural>).
Entity <negedge_entity_c3395d4ee4> analyzed. Unit <negedge_entity_c3395d4ee4> generated.

Analyzing generic Entity <xldelay> in library <work> (Architecture <behavior>).
	latency = 1
	reg_retiming = 0
	width = 1
Entity <xldelay> analyzed. Unit <xldelay> generated.

Analyzing generic Entity <synth_reg> in library <work> (Architecture <structural>).
	latency = 1
	width = 1
Entity <synth_reg> analyzed. Unit <synth_reg> generated.

Analyzing generic Entity <srl17e> in library <work> (Architecture <structural>).
	latency = 1
	width = 1
WARNING:Xst:2211 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 1852: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e> analyzed. Unit <srl17e> generated.

Analyzing Entity <logical_80f90b97d0> in library <work> (Architecture <behavior>).
Entity <logical_80f90b97d0> analyzed. Unit <logical_80f90b97d0> generated.

Analyzing Entity <posedge_entity_afeb600db0> in library <work> (Architecture <structural>).
Entity <posedge_entity_afeb600db0> analyzed. Unit <posedge_entity_afeb600db0> generated.

Analyzing Entity <pulses_entity_7390d2234e> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 4634: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 4634: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 4634: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <pulses_entity_7390d2234e> analyzed. Unit <pulses_entity_7390d2234e> generated.

Analyzing Entity <addr_entity_86c2b6771b> in library <work> (Architecture <structural>).
Entity <addr_entity_86c2b6771b> analyzed. Unit <addr_entity_86c2b6771b> generated.

Analyzing generic Entity <xlconvert.2> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 14
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.2> analyzed. Unit <xlconvert.2> generated.

Analyzing generic Entity <convert_func_call.2> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 14
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	overflow = 1
	quantization = 1
Entity <convert_func_call.2> analyzed. Unit <convert_func_call.2> generated.

Analyzing Entity <bram0_entity_1b1454236a> in library <work> (Architecture <structural>).
Entity <bram0_entity_1b1454236a> analyzed. Unit <bram0_entity_1b1454236a> generated.

Analyzing generic Entity <xlconvert.3> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 14
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 14
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.3> analyzed. Unit <xlconvert.3> generated.

Analyzing generic Entity <convert_func_call.3> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 14
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 14
	overflow = 1
	quantization = 1
Entity <convert_func_call.3> analyzed. Unit <convert_func_call.3> generated.

Analyzing generic Entity <xlconvert.1> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 32
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.1> analyzed. Unit <xlconvert.1> generated.

Analyzing generic Entity <convert_func_call.1> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 32
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	overflow = 1
	quantization = 1
Entity <convert_func_call.1> analyzed. Unit <convert_func_call.1> generated.

Analyzing generic Entity <xlconvert.4> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.4> analyzed. Unit <xlconvert.4> generated.

Analyzing generic Entity <convert_func_call.4> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 1
	overflow = 1
	quantization = 1
Entity <convert_func_call.4> analyzed. Unit <convert_func_call.4> generated.

Analyzing Entity <constant_17eda58ae4> in library <work> (Architecture <behavior>).
Entity <constant_17eda58ae4> analyzed. Unit <constant_17eda58ae4> generated.

Analyzing Entity <delay_672d2b8d1e> in library <work> (Architecture <behavior>).
Entity <delay_672d2b8d1e> analyzed. Unit <delay_672d2b8d1e> generated.

Analyzing generic Entity <xlcounter_free.3> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_82b9fd0243bf8494"
	op_arith = 1
	op_width = 14
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp1.core_instance1> in unit <xlcounter_free.3>.
Entity <xlcounter_free.3> analyzed. Unit <xlcounter_free.3> generated.

Analyzing Entity <mux_fd01d62b53> in library <work> (Architecture <behavior>).
Entity <mux_fd01d62b53> analyzed. Unit <mux_fd01d62b53> generated.

Analyzing Entity <pipeline1_entity_672f137dfe> in library <work> (Architecture <structural>).
Entity <pipeline1_entity_672f137dfe> analyzed. Unit <pipeline1_entity_672f137dfe> generated.

Analyzing generic Entity <xlregister.2> in library <work> (Architecture <behavior>).
	d_width = 32
	init_value = "00000000000000000000000000000000"
Entity <xlregister.2> analyzed. Unit <xlregister.2> generated.

Analyzing generic Entity <synth_reg_w_init.3> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "00000000000000000000000000000000"
	latency = 1
	width = 32
Entity <synth_reg_w_init.3> analyzed. Unit <synth_reg_w_init.3> generated.

Analyzing generic Entity <single_reg_w_init.3> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "00000000000000000000000000000000"
	width = 32
WARNING:Xst:2211 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 2072: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 2072: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 2072: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 2072: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 2072: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 2072: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 2072: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 2072: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 2072: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 2072: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 2072: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 2072: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 2072: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 2072: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 2072: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 2072: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 2072: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 2072: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 2072: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 2072: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 2072: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 2072: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 2072: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 2072: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 2072: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 2072: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 2072: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 2072: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 2072: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 2072: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 2072: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 2072: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.3> analyzed. Unit <single_reg_w_init.3> generated.

Analyzing Entity <pipeline2_entity_4c90476db6> in library <work> (Architecture <structural>).
Entity <pipeline2_entity_4c90476db6> analyzed. Unit <pipeline2_entity_4c90476db6> generated.

Analyzing generic Entity <xlregister.3> in library <work> (Architecture <behavior>).
	d_width = 14
	init_value = "00000000000000"
Entity <xlregister.3> analyzed. Unit <xlregister.3> generated.

Analyzing generic Entity <synth_reg_w_init.4> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "00000000000000"
	latency = 1
	width = 14
Entity <synth_reg_w_init.4> analyzed. Unit <synth_reg_w_init.4> generated.

Analyzing generic Entity <single_reg_w_init.4> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "00000000000000"
	width = 14
WARNING:Xst:2211 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 2072: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 2072: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 2072: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 2072: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 2072: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 2072: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 2072: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 2072: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 2072: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 2072: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 2072: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 2072: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 2072: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 2072: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.4> analyzed. Unit <single_reg_w_init.4> generated.

Analyzing generic Entity <xlslice.3> in library <work> (Architecture <behavior>).
	new_lsb = 32
	new_msb = 63
	x_width = 64
	y_width = 32
Entity <xlslice.3> analyzed. Unit <xlslice.3> generated.

Analyzing generic Entity <xlslice.4> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 31
	x_width = 64
	y_width = 32
Entity <xlslice.4> analyzed. Unit <xlslice.4> generated.

Analyzing generic Entity <xlregister.1> in library <work> (Architecture <behavior>).
	d_width = 1
	init_value = "0"
Entity <xlregister.1> analyzed. Unit <xlregister.1> generated.

Analyzing generic Entity <synth_reg_w_init.2> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "0"
	latency = 1
	width = 1
Entity <synth_reg_w_init.2> analyzed. Unit <synth_reg_w_init.2> generated.

Analyzing generic Entity <single_reg_w_init.2> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "0"
	width = 1
WARNING:Xst:2211 - "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd" line 2072: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.2> analyzed. Unit <single_reg_w_init.2> generated.

Analyzing Entity <relational_770e12e4ab> in library <work> (Architecture <behavior>).
Entity <relational_770e12e4ab> analyzed. Unit <relational_770e12e4ab> generated.

Analyzing Entity <seconds_entity_5ab98a6a0e> in library <work> (Architecture <structural>).
Entity <seconds_entity_5ab98a6a0e> analyzed. Unit <seconds_entity_5ab98a6a0e> generated.

Analyzing generic Entity <xlslice.1> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 0
	x_width = 32
	y_width = 1
Entity <xlslice.1> analyzed. Unit <xlslice.1> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <op_mem_22_20(0)> in unit <inverter_e5b38cca3b> has a constant value of X during circuit operation. The register is replaced by logic.

Synthesizing Unit <constant_6293007044>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_6293007044> synthesized.


Synthesizing Unit <constant_37567836aa>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_37567836aa> synthesized.


Synthesizing Unit <delay_9f02caa990>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_20_24<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <delay_9f02caa990> synthesized.


Synthesizing Unit <delay_e2d047c154>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 64-bit register for signal <op_mem_20_24<0>>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <delay_e2d047c154> synthesized.


Synthesizing Unit <inverter_e5b38cca3b>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <op_mem_22_20_front_din> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <op_mem_22_20_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <inverter_e5b38cca3b> synthesized.


Synthesizing Unit <logical_799f62af22>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <latency_pipe_5_26<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <logical_799f62af22> synthesized.


Synthesizing Unit <mux_1e22c21d05>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <mux_1e22c21d05> synthesized.


Synthesizing Unit <relational_770e12e4ab>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_32_22<0>>.
    Found 32-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <relational_770e12e4ab> synthesized.


Synthesizing Unit <xlslice_1>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
WARNING:Xst:647 - Input <x<31:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_1> synthesized.


Synthesizing Unit <concat_bff132f7f1>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_bff132f7f1> synthesized.


Synthesizing Unit <constant_e4fc66a735>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_e4fc66a735> synthesized.


Synthesizing Unit <constant_c6372293dc>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_c6372293dc> synthesized.


Synthesizing Unit <constant_7c91b1b314>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_7c91b1b314> synthesized.


Synthesizing Unit <delay_ebec135d8a>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <op_mem_20_24<0>>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <delay_ebec135d8a> synthesized.


Synthesizing Unit <delay_87cc993d41>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit register for signal <op_mem_20_24<0>>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <delay_87cc993d41> synthesized.


Synthesizing Unit <delay_a5c036284d>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 20-bit register for signal <op_mem_20_24<0>>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <delay_a5c036284d> synthesized.


Synthesizing Unit <reinterpret_a106f99236>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_a106f99236> synthesized.


Synthesizing Unit <xlslice_2>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
Unit <xlslice_2> synthesized.


Synthesizing Unit <logical_80f90b97d0>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <logical_80f90b97d0> synthesized.


Synthesizing Unit <constant_17eda58ae4>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_17eda58ae4> synthesized.


Synthesizing Unit <delay_672d2b8d1e>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <op_mem_20_24<0>>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <delay_672d2b8d1e> synthesized.


Synthesizing Unit <mux_fd01d62b53>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 64-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <mux_fd01d62b53> synthesized.


Synthesizing Unit <xlslice_3>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
WARNING:Xst:647 - Input <x<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_3> synthesized.


Synthesizing Unit <xlslice_4>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
WARNING:Xst:647 - Input <x<63:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_4> synthesized.


Synthesizing Unit <convert_func_call_2>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
Unit <convert_func_call_2> synthesized.


Synthesizing Unit <convert_func_call_3>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
Unit <convert_func_call_3> synthesized.


Synthesizing Unit <convert_func_call_1>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
Unit <convert_func_call_1> synthesized.


Synthesizing Unit <convert_func_call_4>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
Unit <convert_func_call_4> synthesized.


Synthesizing Unit <single_reg_w_init_1>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
Unit <single_reg_w_init_1> synthesized.


Synthesizing Unit <xlcounter_limit_1>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to<63:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit comparator equal for signal <op_thresh0$cmp_eq0000> created at line 2582.
    Summary:
	inferred   1 Comparator(s).
Unit <xlcounter_limit_1> synthesized.


Synthesizing Unit <xlcounter_free_1>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_1> synthesized.


Synthesizing Unit <xlcounter_limit_2>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to<63:20>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 20-bit comparator equal for signal <op_thresh0$cmp_eq0000> created at line 2582.
    Summary:
	inferred   1 Comparator(s).
Unit <xlcounter_limit_2> synthesized.


Synthesizing Unit <xlcounter_free_2>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_2> synthesized.


Synthesizing Unit <srl17e>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
Unit <srl17e> synthesized.


Synthesizing Unit <xlcounter_free_3>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_3> synthesized.


Synthesizing Unit <xlconvert_2>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_2> synthesized.


Synthesizing Unit <xlconvert_3>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_3> synthesized.


Synthesizing Unit <xlconvert_1>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_1> synthesized.


Synthesizing Unit <xlconvert_4>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_4> synthesized.


Synthesizing Unit <single_reg_w_init_3>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
Unit <single_reg_w_init_3> synthesized.


Synthesizing Unit <single_reg_w_init_4>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
Unit <single_reg_w_init_4> synthesized.


Synthesizing Unit <single_reg_w_init_2>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
Unit <single_reg_w_init_2> synthesized.


Synthesizing Unit <synth_reg_w_init_1>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
Unit <synth_reg_w_init_1> synthesized.


Synthesizing Unit <capture_entity_f86145b86f>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
Unit <capture_entity_f86145b86f> synthesized.


Synthesizing Unit <seconds_entity_5ab98a6a0e>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
Unit <seconds_entity_5ab98a6a0e> synthesized.


Synthesizing Unit <synth_reg>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg> synthesized.


Synthesizing Unit <addr_entity_86c2b6771b>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
Unit <addr_entity_86c2b6771b> synthesized.


Synthesizing Unit <bram0_entity_1b1454236a>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
Unit <bram0_entity_1b1454236a> synthesized.


Synthesizing Unit <synth_reg_w_init_3>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
Unit <synth_reg_w_init_3> synthesized.


Synthesizing Unit <synth_reg_w_init_4>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
Unit <synth_reg_w_init_4> synthesized.


Synthesizing Unit <synth_reg_w_init_2>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
Unit <synth_reg_w_init_2> synthesized.


Synthesizing Unit <xlclockdriver>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper_cw.vhd".
WARNING:Xst:1780 - Signal <internal_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ce_vec> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found T flip-flop for signal <clk_num<0>>.
    Summary:
	inferred   1 T-type flip-flop(s).
Unit <xlclockdriver> synthesized.


Synthesizing Unit <xlregister_1>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
Unit <xlregister_1> synthesized.


Synthesizing Unit <xldelay>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
Unit <xldelay> synthesized.


Synthesizing Unit <xlregister_2>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
Unit <xlregister_2> synthesized.


Synthesizing Unit <xlregister_3>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
Unit <xlregister_3> synthesized.


Synthesizing Unit <default_clock_driver>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper_cw.vhd".
Unit <default_clock_driver> synthesized.


Synthesizing Unit <negedge_entity_c3395d4ee4>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
Unit <negedge_entity_c3395d4ee4> synthesized.


Synthesizing Unit <posedge_entity_afeb600db0>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
Unit <posedge_entity_afeb600db0> synthesized.


Synthesizing Unit <pipeline8_entity_792aeffb65>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
Unit <pipeline8_entity_792aeffb65> synthesized.


Synthesizing Unit <pipeline1_entity_672f137dfe>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
Unit <pipeline1_entity_672f137dfe> synthesized.


Synthesizing Unit <pipeline2_entity_4c90476db6>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
Unit <pipeline2_entity_4c90476db6> synthesized.


Synthesizing Unit <adc_mkid_entity_802cdbfdbd>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
Unit <adc_mkid_entity_802cdbfdbd> synthesized.


Synthesizing Unit <pulses_entity_7390d2234e>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
Unit <pulses_entity_7390d2234e> synthesized.


Synthesizing Unit <timestamper>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper.vhd".
WARNING:Xst:646 - Signal <timestamper_pulses_bram1_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <timestamper_pulses_bram0_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <timestamper_adc_mkid_user_data_q1_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <timestamper_adc_mkid_user_data_q0_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <timestamper_adc_mkid_user_data_i1_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <timestamper_adc_mkid_user_data_i0_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <timestamper> synthesized.


Synthesizing Unit <timestamper_cw>.
    Related source file is "/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper_cw.vhd".
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <timestamper_cw> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 43
 1-bit register                                        : 22
 12-bit register                                       : 9
 20-bit register                                       : 4
 32-bit register                                       : 2
 64-bit register                                       : 3
 8-bit register                                        : 3
# Comparators                                          : 3
 20-bit comparator equal                               : 1
 32-bit comparator equal                               : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <constant3> is unconnected in block <timestamper_x0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <constant2> is unconnected in block <pulses_7390d2234e>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <constant_x0> is unconnected in block <pulses_7390d2234e>.
   It will be removed from the design.
WARNING:Xst:1426 - The value init of the FF/Latch op_mem_20_24_0_1 hinder the constant cleaning in the block delay13.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch op_mem_20_24_0_0 hinder the constant cleaning in the block delay13.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch op_mem_20_24_0_1 hinder the constant cleaning in the block delay15.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch op_mem_20_24_0_0 hinder the constant cleaning in the block delay18.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_25> has a constant value of 0 in block <delay9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_26> has a constant value of 0 in block <delay9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_27> has a constant value of 0 in block <delay9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_28> has a constant value of 0 in block <delay9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_29> has a constant value of 0 in block <delay9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_30> has a constant value of 0 in block <delay9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_31> has a constant value of 0 in block <delay9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_32> has a constant value of 0 in block <delay9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_34> has a constant value of 0 in block <delay9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_35> has a constant value of 0 in block <delay9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_36> has a constant value of 0 in block <delay9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_37> has a constant value of 0 in block <delay9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_38> has a constant value of 0 in block <delay9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_39> has a constant value of 0 in block <delay9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_40> has a constant value of 0 in block <delay9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_41> has a constant value of 0 in block <delay9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_42> has a constant value of 0 in block <delay9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_43> has a constant value of 0 in block <delay9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_46> has a constant value of 0 in block <delay9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_47> has a constant value of 0 in block <delay9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_6> has a constant value of 0 in block <delay44>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_7> has a constant value of 0 in block <delay44>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_8> has a constant value of 0 in block <delay44>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_9> has a constant value of 0 in block <delay44>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_10> has a constant value of 0 in block <delay44>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_11> has a constant value of 0 in block <delay44>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_2> has a constant value of 0 in block <delay45>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_3> has a constant value of 0 in block <delay45>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_4> has a constant value of 0 in block <delay45>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_5> has a constant value of 0 in block <delay45>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_6> has a constant value of 0 in block <delay45>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_7> has a constant value of 0 in block <delay45>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_8> has a constant value of 0 in block <delay45>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_9> has a constant value of 0 in block <delay45>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_10> has a constant value of 0 in block <delay45>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_11> has a constant value of 0 in block <delay45>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_21> has a constant value of 0 in block <delay9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_22> has a constant value of 0 in block <delay9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_23> has a constant value of 0 in block <delay9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_24> has a constant value of 0 in block <delay9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_34> has a constant value of 0 in block <delay3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_35> has a constant value of 0 in block <delay3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_36> has a constant value of 0 in block <delay3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_37> has a constant value of 0 in block <delay3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_38> has a constant value of 0 in block <delay3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_39> has a constant value of 0 in block <delay3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_40> has a constant value of 0 in block <delay3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_41> has a constant value of 0 in block <delay3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_42> has a constant value of 0 in block <delay3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_43> has a constant value of 0 in block <delay3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_46> has a constant value of 0 in block <delay3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_47> has a constant value of 0 in block <delay3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_48> has a constant value of 0 in block <delay3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_49> has a constant value of 0 in block <delay3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_50> has a constant value of 0 in block <delay3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_51> has a constant value of 0 in block <delay3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_52> has a constant value of 0 in block <delay3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_53> has a constant value of 0 in block <delay3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_54> has a constant value of 0 in block <delay3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_55> has a constant value of 0 in block <delay3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_48> has a constant value of 0 in block <delay9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_49> has a constant value of 0 in block <delay9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_50> has a constant value of 0 in block <delay9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_51> has a constant value of 0 in block <delay9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_52> has a constant value of 0 in block <delay9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_53> has a constant value of 0 in block <delay9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_54> has a constant value of 0 in block <delay9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_55> has a constant value of 0 in block <delay9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_21> has a constant value of 0 in block <delay3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_22> has a constant value of 0 in block <delay3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_23> has a constant value of 0 in block <delay3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_24> has a constant value of 0 in block <delay3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_25> has a constant value of 0 in block <delay3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_26> has a constant value of 0 in block <delay3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_27> has a constant value of 0 in block <delay3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_28> has a constant value of 0 in block <delay3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_29> has a constant value of 0 in block <delay3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_30> has a constant value of 0 in block <delay3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_31> has a constant value of 0 in block <delay3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_32> has a constant value of 0 in block <delay3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_11> has a constant value of 0 in block <delay15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_1> has a constant value of 0 in block <delay18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_2> has a constant value of 0 in block <delay18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_3> has a constant value of 0 in block <delay18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_4> has a constant value of 0 in block <delay18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_5> has a constant value of 0 in block <delay18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_6> has a constant value of 0 in block <delay18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_7> has a constant value of 0 in block <delay18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_8> has a constant value of 0 in block <delay18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_9> has a constant value of 0 in block <delay18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_10> has a constant value of 0 in block <delay18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_11> has a constant value of 0 in block <delay18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_0> has a constant value of 0 in block <delay23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_2> has a constant value of 0 in block <delay23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_3> has a constant value of 0 in block <delay23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_4> has a constant value of 0 in block <delay23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_5> has a constant value of 0 in block <delay23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_6> has a constant value of 0 in block <delay23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_7> has a constant value of 0 in block <delay23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_8> has a constant value of 0 in block <delay23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_2> has a constant value of 0 in block <delay13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_3> has a constant value of 0 in block <delay13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_4> has a constant value of 0 in block <delay13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_5> has a constant value of 0 in block <delay13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_6> has a constant value of 0 in block <delay13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_7> has a constant value of 0 in block <delay13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_8> has a constant value of 0 in block <delay13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_9> has a constant value of 0 in block <delay13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_10> has a constant value of 0 in block <delay13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_11> has a constant value of 0 in block <delay13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_0> has a constant value of 0 in block <delay15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_2> has a constant value of 0 in block <delay15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_3> has a constant value of 0 in block <delay15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_4> has a constant value of 0 in block <delay15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_5> has a constant value of 0 in block <delay15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_6> has a constant value of 0 in block <delay15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_7> has a constant value of 0 in block <delay15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_8> has a constant value of 0 in block <delay15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_9> has a constant value of 0 in block <delay15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_10> has a constant value of 0 in block <delay15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_7> has a constant value of 0 in block <delay27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_8> has a constant value of 0 in block <delay27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_9> has a constant value of 0 in block <delay27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_10> has a constant value of 0 in block <delay27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_11> has a constant value of 0 in block <delay27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_1> has a constant value of 0 in block <delay28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_2> has a constant value of 0 in block <delay28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_3> has a constant value of 0 in block <delay28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_4> has a constant value of 0 in block <delay28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_5> has a constant value of 0 in block <delay28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_6> has a constant value of 0 in block <delay28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_7> has a constant value of 0 in block <delay28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_8> has a constant value of 0 in block <delay28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_9> has a constant value of 0 in block <delay28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_10> has a constant value of 0 in block <delay28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_11> has a constant value of 0 in block <delay28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_2> has a constant value of 0 in block <delay44>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_3> has a constant value of 0 in block <delay44>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_4> has a constant value of 0 in block <delay44>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_5> has a constant value of 0 in block <delay44>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_9> has a constant value of 0 in block <delay23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_10> has a constant value of 0 in block <delay23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_11> has a constant value of 0 in block <delay23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_1> has a constant value of 0 in block <delay24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_2> has a constant value of 0 in block <delay24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_3> has a constant value of 0 in block <delay24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_4> has a constant value of 0 in block <delay24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_5> has a constant value of 0 in block <delay24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_6> has a constant value of 0 in block <delay24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_7> has a constant value of 0 in block <delay24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_8> has a constant value of 0 in block <delay24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_9> has a constant value of 0 in block <delay24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_10> has a constant value of 0 in block <delay24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_11> has a constant value of 0 in block <delay24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_0> has a constant value of 0 in block <delay27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_2> has a constant value of 0 in block <delay27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_3> has a constant value of 0 in block <delay27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_4> has a constant value of 0 in block <delay27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_5> has a constant value of 0 in block <delay27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_6> has a constant value of 0 in block <delay27>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 714
 Flip-Flops                                            : 714
# Comparators                                          : 3
 20-bit comparator equal                               : 1
 32-bit comparator equal                               : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <pulses_entity_7390d2234e>: instances <delay30>, <delay41> of unit <delay_9f02caa990> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <pulses_entity_7390d2234e>: instances <pipeline2_4c90476db6>, <pipeline4_e48bbb5f71> of unit <pipeline2_entity_4c90476db6> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <pulses_entity_7390d2234e>: instances <pipeline2_4c90476db6>, <pipeline7_4cbf7995ff> of unit <pipeline2_entity_4c90476db6> are equivalent, second instance is removed

Optimizing unit <timestamper_cw> ...

Optimizing unit <delay_e2d047c154> ...

Optimizing unit <delay_ebec135d8a> ...

Optimizing unit <delay_87cc993d41> ...

Optimizing unit <delay_a5c036284d> ...

Optimizing unit <delay_672d2b8d1e> ...

Optimizing unit <mux_fd01d62b53> ...

Optimizing unit <single_reg_w_init_3> ...

Optimizing unit <single_reg_w_init_4> ...

Optimizing unit <capture_entity_f86145b86f> ...

Optimizing unit <pulses_entity_7390d2234e> ...

Optimizing unit <timestamper> ...
WARNING:Xst:1426 - The value init of the FF/Latch timestamper_x0/capture_f86145b86f/delay13/op_mem_20_24_0_1 hinder the constant cleaning in the block timestamper_cw.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch timestamper_x0/capture_f86145b86f/delay13/op_mem_20_24_0_0 hinder the constant cleaning in the block timestamper_cw.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch timestamper_x0/capture_f86145b86f/delay15/op_mem_20_24_0_1 hinder the constant cleaning in the block timestamper_cw.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch timestamper_x0/capture_f86145b86f/delay18/op_mem_20_24_0_0 hinder the constant cleaning in the block timestamper_cw.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <timestamper_x0/capture_f86145b86f/delay18/op_mem_20_24_0_11> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay18/op_mem_20_24_0_10> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay18/op_mem_20_24_0_9> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay18/op_mem_20_24_0_8> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay18/op_mem_20_24_0_7> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay18/op_mem_20_24_0_6> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay18/op_mem_20_24_0_5> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay18/op_mem_20_24_0_4> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay18/op_mem_20_24_0_3> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay18/op_mem_20_24_0_2> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay18/op_mem_20_24_0_1> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay15/op_mem_20_24_0_11> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay15/op_mem_20_24_0_10> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay15/op_mem_20_24_0_9> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay15/op_mem_20_24_0_8> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay15/op_mem_20_24_0_7> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay13/op_mem_20_24_0_2> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay13/op_mem_20_24_0_3> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay13/op_mem_20_24_0_4> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay13/op_mem_20_24_0_5> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay13/op_mem_20_24_0_6> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay13/op_mem_20_24_0_7> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay13/op_mem_20_24_0_8> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay13/op_mem_20_24_0_9> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay13/op_mem_20_24_0_10> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay13/op_mem_20_24_0_11> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay15/op_mem_20_24_0_0> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay15/op_mem_20_24_0_2> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay15/op_mem_20_24_0_3> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay15/op_mem_20_24_0_4> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay15/op_mem_20_24_0_5> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay15/op_mem_20_24_0_6> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay44/op_mem_20_24_0_5> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay44/op_mem_20_24_0_4> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay44/op_mem_20_24_0_3> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay44/op_mem_20_24_0_2> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay23/op_mem_20_24_0_11> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay24/op_mem_20_24_0_1> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay24/op_mem_20_24_0_2> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay24/op_mem_20_24_0_3> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay24/op_mem_20_24_0_4> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay24/op_mem_20_24_0_5> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay24/op_mem_20_24_0_6> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay24/op_mem_20_24_0_7> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay24/op_mem_20_24_0_8> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay24/op_mem_20_24_0_9> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay24/op_mem_20_24_0_10> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay24/op_mem_20_24_0_11> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay23/op_mem_20_24_0_0> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay23/op_mem_20_24_0_2> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay23/op_mem_20_24_0_3> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay23/op_mem_20_24_0_4> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay23/op_mem_20_24_0_5> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay23/op_mem_20_24_0_6> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay23/op_mem_20_24_0_7> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay23/op_mem_20_24_0_8> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay23/op_mem_20_24_0_9> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay23/op_mem_20_24_0_10> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay44/op_mem_20_24_0_11> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay44/op_mem_20_24_0_10> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay44/op_mem_20_24_0_9> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay44/op_mem_20_24_0_8> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay44/op_mem_20_24_0_7> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay44/op_mem_20_24_0_6> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay27/op_mem_20_24_0_0> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay27/op_mem_20_24_0_2> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay27/op_mem_20_24_0_3> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay27/op_mem_20_24_0_4> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay27/op_mem_20_24_0_5> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay45/op_mem_20_24_0_11> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay45/op_mem_20_24_0_10> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay45/op_mem_20_24_0_9> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay45/op_mem_20_24_0_8> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay45/op_mem_20_24_0_7> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay45/op_mem_20_24_0_6> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay45/op_mem_20_24_0_5> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay45/op_mem_20_24_0_4> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay45/op_mem_20_24_0_3> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay45/op_mem_20_24_0_2> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay28/op_mem_20_24_0_11> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay28/op_mem_20_24_0_10> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay28/op_mem_20_24_0_9> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay27/op_mem_20_24_0_6> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay27/op_mem_20_24_0_7> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay27/op_mem_20_24_0_8> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay27/op_mem_20_24_0_9> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay27/op_mem_20_24_0_10> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay27/op_mem_20_24_0_11> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay28/op_mem_20_24_0_1> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay28/op_mem_20_24_0_2> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay28/op_mem_20_24_0_3> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay28/op_mem_20_24_0_4> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay28/op_mem_20_24_0_5> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay28/op_mem_20_24_0_6> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay28/op_mem_20_24_0_7> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/capture_f86145b86f/delay28/op_mem_20_24_0_8> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/delay9/op_mem_20_24_0_38> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/delay9/op_mem_20_24_0_39> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/delay9/op_mem_20_24_0_40> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/delay9/op_mem_20_24_0_41> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/delay9/op_mem_20_24_0_42> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/delay9/op_mem_20_24_0_43> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/delay9/op_mem_20_24_0_46> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/delay9/op_mem_20_24_0_47> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/delay9/op_mem_20_24_0_48> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/delay9/op_mem_20_24_0_49> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/delay9/op_mem_20_24_0_50> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/delay9/op_mem_20_24_0_51> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/delay9/op_mem_20_24_0_52> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/delay9/op_mem_20_24_0_53> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/delay9/op_mem_20_24_0_54> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/delay9/op_mem_20_24_0_55> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/delay9/op_mem_20_24_0_37> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/delay9/op_mem_20_24_0_36> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/delay9/op_mem_20_24_0_35> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/delay9/op_mem_20_24_0_34> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/delay9/op_mem_20_24_0_32> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/delay9/op_mem_20_24_0_31> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/delay9/op_mem_20_24_0_30> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/delay9/op_mem_20_24_0_29> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/delay9/op_mem_20_24_0_28> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/delay9/op_mem_20_24_0_27> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/delay9/op_mem_20_24_0_26> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/delay9/op_mem_20_24_0_25> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/delay9/op_mem_20_24_0_24> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/delay9/op_mem_20_24_0_23> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/delay9/op_mem_20_24_0_22> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/delay9/op_mem_20_24_0_21> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_55> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_54> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_53> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_52> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_51> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_50> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_49> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_48> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_47> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_46> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_43> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_42> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_41> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_40> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_39> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_38> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_37> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_36> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_35> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_34> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_32> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_31> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_30> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_29> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_28> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_27> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_26> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_25> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_24> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_23> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_22> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_21> has a constant value of 0 in block <timestamper_cw>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
WARNING:Xst:2036 - Inserting OBUF on port <timestamper_seconds_user_data_in(31)> driven by black box <cntr_11_0_f52338cfe462aa75>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <timestamper_seconds_user_data_in(30)> driven by black box <cntr_11_0_f52338cfe462aa75>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <timestamper_seconds_user_data_in(29)> driven by black box <cntr_11_0_f52338cfe462aa75>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <timestamper_seconds_user_data_in(28)> driven by black box <cntr_11_0_f52338cfe462aa75>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <timestamper_seconds_user_data_in(27)> driven by black box <cntr_11_0_f52338cfe462aa75>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <timestamper_seconds_user_data_in(26)> driven by black box <cntr_11_0_f52338cfe462aa75>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <timestamper_seconds_user_data_in(25)> driven by black box <cntr_11_0_f52338cfe462aa75>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <timestamper_seconds_user_data_in(24)> driven by black box <cntr_11_0_f52338cfe462aa75>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <timestamper_seconds_user_data_in(23)> driven by black box <cntr_11_0_f52338cfe462aa75>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <timestamper_seconds_user_data_in(22)> driven by black box <cntr_11_0_f52338cfe462aa75>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <timestamper_seconds_user_data_in(21)> driven by black box <cntr_11_0_f52338cfe462aa75>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <timestamper_seconds_user_data_in(20)> driven by black box <cntr_11_0_f52338cfe462aa75>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <timestamper_seconds_user_data_in(19)> driven by black box <cntr_11_0_f52338cfe462aa75>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <timestamper_seconds_user_data_in(18)> driven by black box <cntr_11_0_f52338cfe462aa75>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <timestamper_seconds_user_data_in(17)> driven by black box <cntr_11_0_f52338cfe462aa75>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <timestamper_seconds_user_data_in(16)> driven by black box <cntr_11_0_f52338cfe462aa75>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <timestamper_seconds_user_data_in(15)> driven by black box <cntr_11_0_f52338cfe462aa75>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <timestamper_seconds_user_data_in(14)> driven by black box <cntr_11_0_f52338cfe462aa75>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <timestamper_seconds_user_data_in(13)> driven by black box <cntr_11_0_f52338cfe462aa75>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <timestamper_seconds_user_data_in(12)> driven by black box <cntr_11_0_f52338cfe462aa75>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <timestamper_seconds_user_data_in(11)> driven by black box <cntr_11_0_f52338cfe462aa75>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <timestamper_seconds_user_data_in(10)> driven by black box <cntr_11_0_f52338cfe462aa75>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <timestamper_seconds_user_data_in(9)> driven by black box <cntr_11_0_f52338cfe462aa75>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <timestamper_seconds_user_data_in(8)> driven by black box <cntr_11_0_f52338cfe462aa75>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <timestamper_seconds_user_data_in(7)> driven by black box <cntr_11_0_f52338cfe462aa75>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <timestamper_seconds_user_data_in(6)> driven by black box <cntr_11_0_f52338cfe462aa75>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <timestamper_seconds_user_data_in(5)> driven by black box <cntr_11_0_f52338cfe462aa75>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <timestamper_seconds_user_data_in(4)> driven by black box <cntr_11_0_f52338cfe462aa75>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <timestamper_seconds_user_data_in(3)> driven by black box <cntr_11_0_f52338cfe462aa75>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <timestamper_seconds_user_data_in(2)> driven by black box <cntr_11_0_f52338cfe462aa75>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <timestamper_seconds_user_data_in(1)> driven by black box <cntr_11_0_f52338cfe462aa75>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <timestamper_seconds_user_data_in(0)> driven by black box <cntr_11_0_f52338cfe462aa75>. Possible simulation mismatch.
Annotating constraints using XCF file '/home/sean/SDR/Firmware/projects/timestamper/sysgen/timestamper_cw.xcf'
XCF parsing done.
WARNING:Xst:2173 - Found black boxes on which forward tracing can not be performed on edge 'clk':
 persistentdff_inst timestamper_x0/lut_counter1/comp1.core_instance1 timestamper_x0/lut_counter2/comp2.core_instance2 timestamper_x0/capture_f86145b86f/lut_counter1/comp0.core_instance0 timestamper_x0/capture_f86145b86f/lut_counter2/comp0.core_instance0 timestamper_x0/pulses_7390d2234e/lut_counter2/comp1.core_instance1
WARNING:Xst:2174 - These might be cores which have not been read
Building and optimizing final netlist ...
WARNING:Xst:2677 - Node <default_clock_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> of sequential type is unconnected in block <timestamper_cw>.
INFO:Xst:2261 - The FF/Latch <timestamper_x0/pulses_7390d2234e/pipeline6_3d4cece172/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <timestamper_cw> is equivalent to the following FF/Latch, which will be removed : <timestamper_x0/pulses_7390d2234e/pipeline3_2ddf80c3cb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2261 - The FF/Latch <timestamper_x0/delay12/op_mem_20_24_0> in Unit <timestamper_cw> is equivalent to the following FF/Latch, which will be removed : <timestamper_x0/negedge_c3395d4ee4/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2261 - The FF/Latch <timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_55> in Unit <timestamper_cw> is equivalent to the following 31 FFs/Latches, which will be removed : <timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_54> <timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_53> <timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_52> <timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_51> <timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_50> <timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_49> <timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_48> <timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_47> <timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_46> <timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_43> <timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_42> <timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_41> <timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_40> <timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_39> <timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_38>
   <timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_37> <timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_36> <timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_35> <timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_34> <timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_32> <timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_31> <timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_30> <timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_29> <timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_28> <timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_27> <timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_26> <timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_25> <timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_24> <timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_23> <timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_22> <timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_21> 
INFO:Xst:2261 - The FF/Latch <timestamper_x0/capture_f86145b86f/delay18/op_mem_20_24_0_0> in Unit <timestamper_cw> is equivalent to the following 3 FFs/Latches, which will be removed : <timestamper_x0/capture_f86145b86f/delay15/op_mem_20_24_0_1> <timestamper_x0/capture_f86145b86f/delay13/op_mem_20_24_0_1> <timestamper_x0/capture_f86145b86f/delay13/op_mem_20_24_0_0> 
INFO:Xst:2261 - The FF/Latch <timestamper_x0/pulses_7390d2234e/delay45/op_mem_20_24_0_23> in Unit <timestamper_cw> is equivalent to the following 31 FFs/Latches, which will be removed : <timestamper_x0/pulses_7390d2234e/delay45/op_mem_20_24_0_22> <timestamper_x0/pulses_7390d2234e/delay45/op_mem_20_24_0_21> <timestamper_x0/pulses_7390d2234e/delay45/op_mem_20_24_0_20> <timestamper_x0/pulses_7390d2234e/delay45/op_mem_20_24_0_19> <timestamper_x0/pulses_7390d2234e/delay45/op_mem_20_24_0_18> <timestamper_x0/pulses_7390d2234e/delay45/op_mem_20_24_0_17> <timestamper_x0/pulses_7390d2234e/delay45/op_mem_20_24_0_16> <timestamper_x0/pulses_7390d2234e/delay45/op_mem_20_24_0_15> <timestamper_x0/pulses_7390d2234e/delay45/op_mem_20_24_0_14> <timestamper_x0/pulses_7390d2234e/delay45/op_mem_20_24_0_11> <timestamper_x0/pulses_7390d2234e/delay45/op_mem_20_24_0_10> <timestamper_x0/pulses_7390d2234e/delay45/op_mem_20_24_0_9> <timestamper_x0/pulses_7390d2234e/delay45/op_mem_20_24_0_8>
   <timestamper_x0/pulses_7390d2234e/delay45/op_mem_20_24_0_7> <timestamper_x0/pulses_7390d2234e/delay45/op_mem_20_24_0_6> <timestamper_x0/pulses_7390d2234e/delay45/op_mem_20_24_0_5> <timestamper_x0/pulses_7390d2234e/delay45/op_mem_20_24_0_4> <timestamper_x0/pulses_7390d2234e/delay45/op_mem_20_24_0_3> <timestamper_x0/pulses_7390d2234e/delay45/op_mem_20_24_0_2> <timestamper_x0/pulses_7390d2234e/delay45/op_mem_20_24_0_0> <timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_31> <timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_30> <timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_29> <timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_28> <timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_27> <timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_26> <timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_25> <timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_24> <timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_23>
   <timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_22> <timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_21> 
INFO:Xst:2261 - The FF/Latch <timestamper_x0/capture_f86145b86f/delay44/op_mem_20_24_0_1> in Unit <timestamper_cw> is equivalent to the following 3 FFs/Latches, which will be removed : <timestamper_x0/capture_f86145b86f/delay44/op_mem_20_24_0_0> <timestamper_x0/capture_f86145b86f/delay24/op_mem_20_24_0_0> <timestamper_x0/capture_f86145b86f/delay23/op_mem_20_24_0_1> 
INFO:Xst:2261 - The FF/Latch <timestamper_x0/pulses_7390d2234e/pipeline6_3d4cece172/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <timestamper_cw> is equivalent to the following FF/Latch, which will be removed : <timestamper_x0/pulses_7390d2234e/pipeline3_2ddf80c3cb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2261 - The FF/Latch <timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp> in Unit <timestamper_cw> is equivalent to the following 31 FFs/Latches, which will be removed : <timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp>
   <timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp>
   <timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp>
   <timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp>
   <timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp>
   <timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp>
INFO:Xst:2261 - The FF/Latch <timestamper_x0/capture_f86145b86f/delay45/op_mem_20_24_0_1> in Unit <timestamper_cw> is equivalent to the following 3 FFs/Latches, which will be removed : <timestamper_x0/capture_f86145b86f/delay45/op_mem_20_24_0_0> <timestamper_x0/capture_f86145b86f/delay28/op_mem_20_24_0_0> <timestamper_x0/capture_f86145b86f/delay27/op_mem_20_24_0_1> 
INFO:Xst:2261 - The FF/Latch <timestamper_x0/delay9/op_mem_20_24_0_20> in Unit <timestamper_cw> is equivalent to the following 3 FFs/Latches, which will be removed : <timestamper_x0/delay9/op_mem_20_24_0_33> <timestamper_x0/delay9/op_mem_20_24_0_44> <timestamper_x0/delay9/op_mem_20_24_0_45> 
INFO:Xst:2261 - The FF/Latch <timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp> in Unit <timestamper_cw> is equivalent to the following 31 FFs/Latches, which will be removed : <timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp>
   <timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp>
   <timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp>
   <timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp>
   <timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp>
   <timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp>
INFO:Xst:2261 - The FF/Latch <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_45> in Unit <timestamper_cw> is equivalent to the following 3 FFs/Latches, which will be removed : <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_44> <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_33> <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_20> 
INFO:Xst:2261 - The FF/Latch <timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_45> in Unit <timestamper_cw> is equivalent to the following 3 FFs/Latches, which will be removed : <timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_44> <timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_33> <timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_20> 
INFO:Xst:2261 - The FF/Latch <timestamper_x0/pulses_7390d2234e/delay45/op_mem_20_24_0_13> in Unit <timestamper_cw> is equivalent to the following 3 FFs/Latches, which will be removed : <timestamper_x0/pulses_7390d2234e/delay45/op_mem_20_24_0_12> <timestamper_x0/pulses_7390d2234e/delay45/op_mem_20_24_0_1> <timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_20> 
INFO:Xst:2261 - The FF/Latch <timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <timestamper_cw> is equivalent to the following 3 FFs/Latches, which will be removed : <timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2261 - The FF/Latch <timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <timestamper_cw> is equivalent to the following 3 FFs/Latches, which will be removed : <timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
Found area constraint ratio of 100 (+ 5) on block timestamper_cw, actual ratio is 0.

Final Macro Processing ...

Processing Unit <timestamper_cw> :
	Found 5-bit shift register for signal <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_63>.
	Found 5-bit shift register for signal <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_62>.
	Found 5-bit shift register for signal <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_61>.
	Found 5-bit shift register for signal <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_60>.
	Found 5-bit shift register for signal <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_59>.
	Found 5-bit shift register for signal <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_58>.
	Found 5-bit shift register for signal <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_57>.
	Found 5-bit shift register for signal <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_56>.
	Found 5-bit shift register for signal <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_45>.
	Found 6-bit shift register for signal <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_19>.
	Found 6-bit shift register for signal <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_18>.
	Found 6-bit shift register for signal <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_17>.
	Found 6-bit shift register for signal <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_16>.
	Found 6-bit shift register for signal <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_15>.
	Found 6-bit shift register for signal <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_14>.
	Found 6-bit shift register for signal <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_13>.
	Found 6-bit shift register for signal <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_12>.
	Found 6-bit shift register for signal <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_11>.
	Found 6-bit shift register for signal <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_10>.
	Found 6-bit shift register for signal <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_9>.
	Found 6-bit shift register for signal <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_8>.
	Found 6-bit shift register for signal <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_7>.
	Found 6-bit shift register for signal <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_6>.
	Found 6-bit shift register for signal <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_5>.
	Found 6-bit shift register for signal <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_4>.
	Found 6-bit shift register for signal <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_3>.
	Found 6-bit shift register for signal <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_2>.
	Found 6-bit shift register for signal <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_1>.
	Found 6-bit shift register for signal <timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_0>.
	Found 2-bit shift register for signal <timestamper_x0/pulses_7390d2234e/delay45/op_mem_20_24_0_23>.
	Found 4-bit shift register for signal <timestamper_x0/capture_f86145b86f/delay4/op_mem_20_24_0>.
	Found 3-bit shift register for signal <timestamper_x0/capture_f86145b86f/delay37/op_mem_20_24_0>.
	Found 4-bit shift register for signal <timestamper_x0/adc_mkid_802cdbfdbd/pipeline9_840e319f52/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp>.
Unit <timestamper_cw> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 164
 Flip-Flops                                            : 164
# Shift Registers                                      : 33
 2-bit shift register                                  : 1
 3-bit shift register                                  : 1
 4-bit shift register                                  : 2
 5-bit shift register                                  : 9
 6-bit shift register                                  : 20

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : timestamper_cw.ngr
Top Level Output File Name         : timestamper_cw
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 305

Cell Usage :
# BELS                             : 68
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 39
#      LUT6                        : 14
#      MUXCY                       : 12
#      VCC                         : 1
# FlipFlops/Latches                : 201
#      FDE                         : 106
#      FDRE                        : 95
# Shift Registers                  : 33
#      SRLC16E                     : 33
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 160
#      IBUF                        : 2
#      OBUF                        : 158
# Others                           : 7
#      cntr_11_0_18bbeb067aa07bfe  : 1
#      cntr_11_0_82b9fd0243bf8494  : 1
#      cntr_11_0_b40c42d5e24bb86a  : 1
#      cntr_11_0_f52338cfe462aa75  : 2
#      TIMESPEC                    : 1
#      xlpersistentdff             : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vsx95tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:             201  out of  58880     0%  
 Number of Slice LUTs:                   87  out of  58880     0%  
    Number used as Logic:                54  out of  58880     0%  
    Number used as Memory:               33  out of  24320     0%  
       Number used as SRL:               33

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    216
   Number with an unused Flip Flop:      15  out of    216     6%  
   Number with an unused LUT:           129  out of    216    59%  
   Number of fully used LUT-FF pairs:    72  out of    216    33%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                         305
 Number of bonded IOBs:                 161  out of    640    25%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 234   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 1.889ns (Maximum Frequency: 529.381MHz)
   Minimum input arrival time before clock: 1.792ns
   Maximum output required time after clock: 3.386ns
   Maximum combinational path delay: 2.788ns

=========================================================================
Timing constraint: TS_clk_5655076e = PERIOD TIMEGRP "clk_5655076e" 3.906 nS HIGH 1.953 nS
  Clock period: 1.889ns (frequency: 529.381MHz)
  Total number of paths / destination ports: 224 / 189
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  2.035ns
  Source:               timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_61 (FF)
  Destination:          timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_61 (FF)
  Data Path Delay:      1.889ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 3.906ns

  Data Path: timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_61 (FF) to timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_61 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRLC16E:CLK->Q        1   1.889   0.000  timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_61 (timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_61)
     FDE:D                    -0.018          timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_61
    ----------------------------------------
    Total                      1.889ns (1.889ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.78 secs
 
--> 


Total memory usage is 439536 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  570 (   0 filtered)
Number of infos    :   17 (   0 filtered)

