{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606964167923 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606964167927 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 02 20:56:07 2020 " "Processing started: Wed Dec 02 20:56:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606964167927 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606964167927 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de10boy -c de10boy " "Command: quartus_map --read_settings_files=on --write_settings_files=off de10boy -c de10boy" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606964167927 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ram.qip " "Tcl Script File ram.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ram.qip " "set_global_assignment -name QIP_FILE ram.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1606964168065 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1606964168065 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1606964168382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606964174507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606964174507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcode_string.sv 1 1 " "Found 1 design units, including 1 entities, in source file opcode_string.sv" { { "Info" "ISGN_ENTITY_NAME" "1 opcode_string " "Found entity 1: opcode_string" {  } { { "opcode_string.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/opcode_string.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606964174509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606964174509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10boy.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10boy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10boy " "Found entity 1: de10boy" {  } { { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606964174511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606964174511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "reg.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/reg.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606964174512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606964174512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET cpu.sv(2) " "Verilog HDL Declaration information at cpu.sv(2): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "cpu.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cpu.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606964174518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cpu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606964174519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606964174519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606964174520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606964174520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boot_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file boot_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 boot_rom " "Found entity 1: boot_rom" {  } { { "boot_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/boot_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606964174522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606964174522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cart_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file cart_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 cart_rom " "Found entity 1: cart_rom" {  } { { "cart_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cart_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606964174524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606964174524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_8k.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_8k.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_8k " "Found entity 1: ram_8k" {  } { { "ram_8k.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_8k.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606964174525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606964174525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_256.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_256.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_256 " "Found entity 1: ram_256" {  } { { "ram_256.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_256.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606964174527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606964174527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_pll " "Found entity 1: clock_pll" {  } { { "clock_pll.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/clock_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606964174529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606964174529 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de10boy " "Elaborating entity \"de10boy\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606964174826 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ppu_mem_addr de10boy.sv(29) " "Verilog HDL or VHDL warning at de10boy.sv(29): object \"ppu_mem_addr\" assigned a value but never read" {  } { { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606964174826 "|de10boy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_pll clock_pll:clock_generator " "Elaborating entity \"clock_pll\" for hierarchy \"clock_pll:clock_generator\"" {  } { { "de10boy.sv" "clock_generator" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606964174844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock_pll:clock_generator\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clock_pll:clock_generator\|altpll:altpll_component\"" {  } { { "clock_pll.v" "altpll_component" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/clock_pll.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606964174879 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_pll:clock_generator\|altpll:altpll_component " "Elaborated megafunction instantiation \"clock_pll:clock_generator\|altpll:altpll_component\"" {  } { { "clock_pll.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/clock_pll.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606964174880 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_pll:clock_generator\|altpll:altpll_component " "Instantiated megafunction \"clock_pll:clock_generator\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 500 " "Parameter \"clk0_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 21 " "Parameter \"clk0_multiply_by\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 21 " "Parameter \"clk1_multiply_by\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clock_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clock_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964174880 ""}  } { { "clock_pll.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/clock_pll.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606964174880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_pll_altpll " "Found entity 1: clock_pll_altpll" {  } { { "db/clock_pll_altpll.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/clock_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606964174919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606964174919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_pll_altpll clock_pll:clock_generator\|altpll:altpll_component\|clock_pll_altpll:auto_generated " "Elaborating entity \"clock_pll_altpll\" for hierarchy \"clock_pll:clock_generator\|altpll:altpll_component\|clock_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606964174919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu\"" {  } { { "de10boy.sv" "cpu" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606964174923 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp cpu.sv(62) " "Verilog HDL or VHDL warning at cpu.sv(62): object \"tmp\" assigned a value but never read" {  } { { "cpu.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cpu.sv" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606964174961 "|de10boy|cpu:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp12 cpu.sv(63) " "Verilog HDL or VHDL warning at cpu.sv(63): object \"tmp12\" assigned a value but never read" {  } { { "cpu.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cpu.sv" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606964174961 "|de10boy|cpu:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register cpu:cpu\|register:OR_reg " "Elaborating entity \"register\" for hierarchy \"cpu:cpu\|register:OR_reg\"" {  } { { "cpu.sv" "OR_reg" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cpu.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606964174962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register cpu:cpu\|register:OP16_reg " "Elaborating entity \"register\" for hierarchy \"cpu:cpu\|register:OP16_reg\"" {  } { { "cpu.sv" "OP16_reg" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cpu.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606964174963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register cpu:cpu\|register:A_reg " "Elaborating entity \"register\" for hierarchy \"cpu:cpu\|register:A_reg\"" {  } { { "cpu.sv" "A_reg" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cpu.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606964174964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register cpu:cpu\|register:is_prefixed_op_flag " "Elaborating entity \"register\" for hierarchy \"cpu:cpu\|register:is_prefixed_op_flag\"" {  } { { "cpu.sv" "is_prefixed_op_flag" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cpu.sv" 1429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606964174967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opcode_string cpu:cpu\|opcode_string:opcode_to_string " "Elaborating entity \"opcode_string\" for hierarchy \"cpu:cpu\|opcode_string:opcode_to_string\"" {  } { { "cpu.sv" "opcode_to_string" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cpu.sv" 1431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606964174967 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "is_prefixed_op opcode_string.sv(9) " "Verilog HDL Always Construct warning at opcode_string.sv(9): variable \"is_prefixed_op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "opcode_string.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/opcode_string.sv" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606964174968 "|de10boy|cpu:cpu|opcode_string:opcode_to_string"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:memory_map " "Elaborating entity \"memory\" for hierarchy \"memory:memory_map\"" {  } { { "de10boy.sv" "memory_map" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606964174969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "boot_rom memory:memory_map\|boot_rom:boot_rom_inst " "Elaborating entity \"boot_rom\" for hierarchy \"memory:memory_map\|boot_rom:boot_rom_inst\"" {  } { { "memory.sv" "boot_rom_inst" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606964174975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:memory_map\|boot_rom:boot_rom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory:memory_map\|boot_rom:boot_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "boot_rom.v" "altsyncram_component" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/boot_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606964175018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:memory_map\|boot_rom:boot_rom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory:memory_map\|boot_rom:boot_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "boot_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/boot_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606964175021 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:memory_map\|boot_rom:boot_rom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory:memory_map\|boot_rom:boot_rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mgb_boot.hex " "Parameter \"init_file\" = \"mgb_boot.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175021 ""}  } { { "boot_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/boot_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606964175021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qbb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qbb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qbb1 " "Found entity 1: altsyncram_qbb1" {  } { { "db/altsyncram_qbb1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_qbb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606964175059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606964175059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qbb1 memory:memory_map\|boot_rom:boot_rom_inst\|altsyncram:altsyncram_component\|altsyncram_qbb1:auto_generated " "Elaborating entity \"altsyncram_qbb1\" for hierarchy \"memory:memory_map\|boot_rom:boot_rom_inst\|altsyncram:altsyncram_component\|altsyncram_qbb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606964175059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cart_rom memory:memory_map\|cart_rom:cart_rom_inst " "Elaborating entity \"cart_rom\" for hierarchy \"memory:memory_map\|cart_rom:cart_rom_inst\"" {  } { { "memory.sv" "cart_rom_inst" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606964175070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "cart_rom.v" "altsyncram_component" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cart_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606964175078 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "cart_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cart_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606964175081 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dr_mario.hex " "Parameter \"init_file\" = \"dr_mario.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175081 ""}  } { { "cart_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cart_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606964175081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pgb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pgb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pgb1 " "Found entity 1: altsyncram_pgb1" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_pgb1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606964175120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606964175120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pgb1 memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated " "Elaborating entity \"altsyncram_pgb1\" for hierarchy \"memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606964175120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5j9 " "Found entity 1: decode_5j9" {  } { { "db/decode_5j9.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/decode_5j9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606964175154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606964175154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5j9 memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|decode_5j9:rden_decode " "Elaborating entity \"decode_5j9\" for hierarchy \"memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|decode_5j9:rden_decode\"" {  } { { "db/altsyncram_pgb1.tdf" "rden_decode" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_pgb1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606964175155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_s1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_s1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_s1b " "Found entity 1: mux_s1b" {  } { { "db/mux_s1b.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/mux_s1b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606964175189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606964175189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_s1b memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|mux_s1b:mux2 " "Elaborating entity \"mux_s1b\" for hierarchy \"memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|mux_s1b:mux2\"" {  } { { "db/altsyncram_pgb1.tdf" "mux2" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_pgb1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606964175189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_8k memory:memory_map\|ram_8k:video_ram " "Elaborating entity \"ram_8k\" for hierarchy \"memory:memory_map\|ram_8k:video_ram\"" {  } { { "memory.sv" "video_ram" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606964175199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:memory_map\|ram_8k:video_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory:memory_map\|ram_8k:video_ram\|altsyncram:altsyncram_component\"" {  } { { "ram_8k.v" "altsyncram_component" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_8k.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606964175206 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:memory_map\|ram_8k:video_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory:memory_map\|ram_8k:video_ram\|altsyncram:altsyncram_component\"" {  } { { "ram_8k.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_8k.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606964175209 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:memory_map\|ram_8k:video_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory:memory_map\|ram_8k:video_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175209 ""}  } { { "ram_8k.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_8k.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606964175209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_teh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_teh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_teh1 " "Found entity 1: altsyncram_teh1" {  } { { "db/altsyncram_teh1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_teh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606964175246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606964175246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_teh1 memory:memory_map\|ram_8k:video_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated " "Elaborating entity \"altsyncram_teh1\" for hierarchy \"memory:memory_map\|ram_8k:video_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606964175247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_256 memory:memory_map\|ram_256:oam " "Elaborating entity \"ram_256\" for hierarchy \"memory:memory_map\|ram_256:oam\"" {  } { { "memory.sv" "oam" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606964175282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:memory_map\|ram_256:oam\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory:memory_map\|ram_256:oam\|altsyncram:altsyncram_component\"" {  } { { "ram_256.v" "altsyncram_component" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_256.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606964175288 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:memory_map\|ram_256:oam\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory:memory_map\|ram_256:oam\|altsyncram:altsyncram_component\"" {  } { { "ram_256.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_256.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606964175292 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:memory_map\|ram_256:oam\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory:memory_map\|ram_256:oam\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606964175292 ""}  } { { "ram_256.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_256.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606964175292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qbh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qbh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qbh1 " "Found entity 1: altsyncram_qbh1" {  } { { "db/altsyncram_qbh1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_qbh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606964175329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606964175329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qbh1 memory:memory_map\|ram_256:oam\|altsyncram:altsyncram_component\|altsyncram_qbh1:auto_generated " "Elaborating entity \"altsyncram_qbh1\" for hierarchy \"memory:memory_map\|ram_256:oam\|altsyncram:altsyncram_component\|altsyncram_qbh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606964175330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga\"" {  } { { "de10boy.sv" "vga" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606964175347 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(78) " "Verilog HDL assignment warning at VGA_controller.sv(78): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/VGA_controller.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606964175348 "|de10boy|vga_controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(81) " "Verilog HDL assignment warning at VGA_controller.sv(81): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/VGA_controller.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606964175348 "|de10boy|vga_controller:vga"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|ram_256:high_ram\|altsyncram:altsyncram_component\|altsyncram_qbh1:auto_generated\|q_a\[0\] " "Synthesized away node \"memory:memory_map\|ram_256:high_ram\|altsyncram:altsyncram_component\|altsyncram_qbh1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_qbh1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_qbh1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_256.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_256.v" 85 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 74 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|ram_256:high_ram|altsyncram:altsyncram_component|altsyncram_qbh1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|ram_256:high_ram\|altsyncram:altsyncram_component\|altsyncram_qbh1:auto_generated\|q_a\[1\] " "Synthesized away node \"memory:memory_map\|ram_256:high_ram\|altsyncram:altsyncram_component\|altsyncram_qbh1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_qbh1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_qbh1.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_256.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_256.v" 85 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 74 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|ram_256:high_ram|altsyncram:altsyncram_component|altsyncram_qbh1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|ram_256:high_ram\|altsyncram:altsyncram_component\|altsyncram_qbh1:auto_generated\|q_a\[2\] " "Synthesized away node \"memory:memory_map\|ram_256:high_ram\|altsyncram:altsyncram_component\|altsyncram_qbh1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_qbh1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_qbh1.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_256.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_256.v" 85 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 74 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|ram_256:high_ram|altsyncram:altsyncram_component|altsyncram_qbh1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|ram_256:high_ram\|altsyncram:altsyncram_component\|altsyncram_qbh1:auto_generated\|q_a\[3\] " "Synthesized away node \"memory:memory_map\|ram_256:high_ram\|altsyncram:altsyncram_component\|altsyncram_qbh1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_qbh1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_qbh1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_256.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_256.v" 85 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 74 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|ram_256:high_ram|altsyncram:altsyncram_component|altsyncram_qbh1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|ram_256:high_ram\|altsyncram:altsyncram_component\|altsyncram_qbh1:auto_generated\|q_a\[4\] " "Synthesized away node \"memory:memory_map\|ram_256:high_ram\|altsyncram:altsyncram_component\|altsyncram_qbh1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_qbh1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_qbh1.tdf" 124 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_256.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_256.v" 85 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 74 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|ram_256:high_ram|altsyncram:altsyncram_component|altsyncram_qbh1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|ram_256:high_ram\|altsyncram:altsyncram_component\|altsyncram_qbh1:auto_generated\|q_a\[5\] " "Synthesized away node \"memory:memory_map\|ram_256:high_ram\|altsyncram:altsyncram_component\|altsyncram_qbh1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_qbh1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_qbh1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_256.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_256.v" 85 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 74 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|ram_256:high_ram|altsyncram:altsyncram_component|altsyncram_qbh1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|ram_256:high_ram\|altsyncram:altsyncram_component\|altsyncram_qbh1:auto_generated\|q_a\[6\] " "Synthesized away node \"memory:memory_map\|ram_256:high_ram\|altsyncram:altsyncram_component\|altsyncram_qbh1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_qbh1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_qbh1.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_256.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_256.v" 85 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 74 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|ram_256:high_ram|altsyncram:altsyncram_component|altsyncram_qbh1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|ram_256:high_ram\|altsyncram:altsyncram_component\|altsyncram_qbh1:auto_generated\|q_a\[7\] " "Synthesized away node \"memory:memory_map\|ram_256:high_ram\|altsyncram:altsyncram_component\|altsyncram_qbh1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_qbh1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_qbh1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_256.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_256.v" 85 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 74 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|ram_256:high_ram|altsyncram:altsyncram_component|altsyncram_qbh1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|ram_256:oam\|altsyncram:altsyncram_component\|altsyncram_qbh1:auto_generated\|q_a\[0\] " "Synthesized away node \"memory:memory_map\|ram_256:oam\|altsyncram:altsyncram_component\|altsyncram_qbh1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_qbh1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_qbh1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_256.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_256.v" 85 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 66 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|ram_256:oam|altsyncram:altsyncram_component|altsyncram_qbh1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|ram_256:oam\|altsyncram:altsyncram_component\|altsyncram_qbh1:auto_generated\|q_a\[1\] " "Synthesized away node \"memory:memory_map\|ram_256:oam\|altsyncram:altsyncram_component\|altsyncram_qbh1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_qbh1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_qbh1.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_256.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_256.v" 85 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 66 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|ram_256:oam|altsyncram:altsyncram_component|altsyncram_qbh1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|ram_256:oam\|altsyncram:altsyncram_component\|altsyncram_qbh1:auto_generated\|q_a\[2\] " "Synthesized away node \"memory:memory_map\|ram_256:oam\|altsyncram:altsyncram_component\|altsyncram_qbh1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_qbh1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_qbh1.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_256.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_256.v" 85 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 66 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|ram_256:oam|altsyncram:altsyncram_component|altsyncram_qbh1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|ram_256:oam\|altsyncram:altsyncram_component\|altsyncram_qbh1:auto_generated\|q_a\[3\] " "Synthesized away node \"memory:memory_map\|ram_256:oam\|altsyncram:altsyncram_component\|altsyncram_qbh1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_qbh1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_qbh1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_256.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_256.v" 85 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 66 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|ram_256:oam|altsyncram:altsyncram_component|altsyncram_qbh1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|ram_256:oam\|altsyncram:altsyncram_component\|altsyncram_qbh1:auto_generated\|q_a\[4\] " "Synthesized away node \"memory:memory_map\|ram_256:oam\|altsyncram:altsyncram_component\|altsyncram_qbh1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_qbh1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_qbh1.tdf" 124 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_256.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_256.v" 85 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 66 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|ram_256:oam|altsyncram:altsyncram_component|altsyncram_qbh1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|ram_256:oam\|altsyncram:altsyncram_component\|altsyncram_qbh1:auto_generated\|q_a\[5\] " "Synthesized away node \"memory:memory_map\|ram_256:oam\|altsyncram:altsyncram_component\|altsyncram_qbh1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_qbh1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_qbh1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_256.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_256.v" 85 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 66 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|ram_256:oam|altsyncram:altsyncram_component|altsyncram_qbh1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|ram_256:oam\|altsyncram:altsyncram_component\|altsyncram_qbh1:auto_generated\|q_a\[6\] " "Synthesized away node \"memory:memory_map\|ram_256:oam\|altsyncram:altsyncram_component\|altsyncram_qbh1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_qbh1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_qbh1.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_256.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_256.v" 85 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 66 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|ram_256:oam|altsyncram:altsyncram_component|altsyncram_qbh1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|ram_256:oam\|altsyncram:altsyncram_component\|altsyncram_qbh1:auto_generated\|q_a\[7\] " "Synthesized away node \"memory:memory_map\|ram_256:oam\|altsyncram:altsyncram_component\|altsyncram_qbh1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_qbh1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_qbh1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_256.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_256.v" 85 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 66 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|ram_256:oam|altsyncram:altsyncram_component|altsyncram_qbh1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|ram_8k:work_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated\|q_a\[0\] " "Synthesized away node \"memory:memory_map\|ram_8k:work_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_teh1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_teh1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_8k.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_8k.v" 85 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 58 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|ram_8k:work_ram|altsyncram:altsyncram_component|altsyncram_teh1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|ram_8k:work_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated\|q_a\[1\] " "Synthesized away node \"memory:memory_map\|ram_8k:work_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_teh1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_teh1.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_8k.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_8k.v" 85 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 58 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|ram_8k:work_ram|altsyncram:altsyncram_component|altsyncram_teh1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|ram_8k:work_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated\|q_a\[2\] " "Synthesized away node \"memory:memory_map\|ram_8k:work_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_teh1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_teh1.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_8k.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_8k.v" 85 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 58 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|ram_8k:work_ram|altsyncram:altsyncram_component|altsyncram_teh1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|ram_8k:work_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated\|q_a\[3\] " "Synthesized away node \"memory:memory_map\|ram_8k:work_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_teh1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_teh1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_8k.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_8k.v" 85 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 58 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|ram_8k:work_ram|altsyncram:altsyncram_component|altsyncram_teh1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|ram_8k:work_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated\|q_a\[4\] " "Synthesized away node \"memory:memory_map\|ram_8k:work_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_teh1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_teh1.tdf" 124 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_8k.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_8k.v" 85 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 58 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|ram_8k:work_ram|altsyncram:altsyncram_component|altsyncram_teh1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|ram_8k:work_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated\|q_a\[5\] " "Synthesized away node \"memory:memory_map\|ram_8k:work_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_teh1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_teh1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_8k.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_8k.v" 85 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 58 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|ram_8k:work_ram|altsyncram:altsyncram_component|altsyncram_teh1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|ram_8k:work_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated\|q_a\[6\] " "Synthesized away node \"memory:memory_map\|ram_8k:work_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_teh1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_teh1.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_8k.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_8k.v" 85 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 58 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|ram_8k:work_ram|altsyncram:altsyncram_component|altsyncram_teh1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|ram_8k:work_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated\|q_a\[7\] " "Synthesized away node \"memory:memory_map\|ram_8k:work_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_teh1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_teh1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_8k.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_8k.v" 85 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 58 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|ram_8k:work_ram|altsyncram:altsyncram_component|altsyncram_teh1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|ram_8k:external_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated\|q_a\[0\] " "Synthesized away node \"memory:memory_map\|ram_8k:external_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_teh1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_teh1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_8k.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_8k.v" 85 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 50 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|ram_8k:external_ram|altsyncram:altsyncram_component|altsyncram_teh1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|ram_8k:external_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated\|q_a\[1\] " "Synthesized away node \"memory:memory_map\|ram_8k:external_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_teh1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_teh1.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_8k.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_8k.v" 85 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 50 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|ram_8k:external_ram|altsyncram:altsyncram_component|altsyncram_teh1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|ram_8k:external_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated\|q_a\[2\] " "Synthesized away node \"memory:memory_map\|ram_8k:external_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_teh1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_teh1.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_8k.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_8k.v" 85 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 50 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|ram_8k:external_ram|altsyncram:altsyncram_component|altsyncram_teh1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|ram_8k:external_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated\|q_a\[3\] " "Synthesized away node \"memory:memory_map\|ram_8k:external_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_teh1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_teh1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_8k.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_8k.v" 85 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 50 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|ram_8k:external_ram|altsyncram:altsyncram_component|altsyncram_teh1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|ram_8k:external_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated\|q_a\[4\] " "Synthesized away node \"memory:memory_map\|ram_8k:external_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_teh1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_teh1.tdf" 124 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_8k.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_8k.v" 85 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 50 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|ram_8k:external_ram|altsyncram:altsyncram_component|altsyncram_teh1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|ram_8k:external_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated\|q_a\[5\] " "Synthesized away node \"memory:memory_map\|ram_8k:external_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_teh1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_teh1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_8k.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_8k.v" 85 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 50 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|ram_8k:external_ram|altsyncram:altsyncram_component|altsyncram_teh1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|ram_8k:external_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated\|q_a\[6\] " "Synthesized away node \"memory:memory_map\|ram_8k:external_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_teh1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_teh1.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_8k.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_8k.v" 85 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 50 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|ram_8k:external_ram|altsyncram:altsyncram_component|altsyncram_teh1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|ram_8k:external_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated\|q_a\[7\] " "Synthesized away node \"memory:memory_map\|ram_8k:external_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_teh1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_teh1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_8k.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_8k.v" 85 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 50 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|ram_8k:external_ram|altsyncram:altsyncram_component|altsyncram_teh1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|ram_8k:video_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated\|q_a\[0\] " "Synthesized away node \"memory:memory_map\|ram_8k:video_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_teh1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_teh1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_8k.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_8k.v" 85 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 42 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|ram_8k:video_ram|altsyncram:altsyncram_component|altsyncram_teh1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|ram_8k:video_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated\|q_a\[1\] " "Synthesized away node \"memory:memory_map\|ram_8k:video_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_teh1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_teh1.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_8k.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_8k.v" 85 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 42 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|ram_8k:video_ram|altsyncram:altsyncram_component|altsyncram_teh1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|ram_8k:video_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated\|q_a\[2\] " "Synthesized away node \"memory:memory_map\|ram_8k:video_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_teh1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_teh1.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_8k.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_8k.v" 85 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 42 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|ram_8k:video_ram|altsyncram:altsyncram_component|altsyncram_teh1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|ram_8k:video_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated\|q_a\[3\] " "Synthesized away node \"memory:memory_map\|ram_8k:video_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_teh1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_teh1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_8k.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_8k.v" 85 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 42 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|ram_8k:video_ram|altsyncram:altsyncram_component|altsyncram_teh1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|ram_8k:video_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated\|q_a\[4\] " "Synthesized away node \"memory:memory_map\|ram_8k:video_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_teh1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_teh1.tdf" 124 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_8k.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_8k.v" 85 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 42 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|ram_8k:video_ram|altsyncram:altsyncram_component|altsyncram_teh1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|ram_8k:video_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated\|q_a\[5\] " "Synthesized away node \"memory:memory_map\|ram_8k:video_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_teh1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_teh1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_8k.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_8k.v" 85 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 42 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|ram_8k:video_ram|altsyncram:altsyncram_component|altsyncram_teh1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|ram_8k:video_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated\|q_a\[6\] " "Synthesized away node \"memory:memory_map\|ram_8k:video_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_teh1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_teh1.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_8k.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_8k.v" 85 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 42 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|ram_8k:video_ram|altsyncram:altsyncram_component|altsyncram_teh1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|ram_8k:video_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated\|q_a\[7\] " "Synthesized away node \"memory:memory_map\|ram_8k:video_ram\|altsyncram:altsyncram_component\|altsyncram_teh1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_teh1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_teh1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_8k.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/ram_8k.v" 85 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 42 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|ram_8k:video_ram|altsyncram:altsyncram_component|altsyncram_teh1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a0 " "Synthesized away node \"memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_pgb1.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cart_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cart_rom.v" 81 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 34 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a1 " "Synthesized away node \"memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_pgb1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cart_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cart_rom.v" 81 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 34 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a2 " "Synthesized away node \"memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_pgb1.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cart_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cart_rom.v" 81 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 34 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a3 " "Synthesized away node \"memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_pgb1.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cart_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cart_rom.v" 81 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 34 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a4 " "Synthesized away node \"memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_pgb1.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cart_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cart_rom.v" 81 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 34 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a5 " "Synthesized away node \"memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_pgb1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cart_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cart_rom.v" 81 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 34 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a6 " "Synthesized away node \"memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_pgb1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cart_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cart_rom.v" 81 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 34 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a7 " "Synthesized away node \"memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_pgb1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cart_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cart_rom.v" 81 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 34 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a8 " "Synthesized away node \"memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_pgb1.tdf" 209 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cart_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cart_rom.v" 81 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 34 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a9 " "Synthesized away node \"memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_pgb1.tdf" 230 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cart_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cart_rom.v" 81 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 34 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a10 " "Synthesized away node \"memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_pgb1.tdf" 251 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cart_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cart_rom.v" 81 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 34 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a11 " "Synthesized away node \"memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_pgb1.tdf" 272 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cart_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cart_rom.v" 81 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 34 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a12 " "Synthesized away node \"memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_pgb1.tdf" 293 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cart_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cart_rom.v" 81 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 34 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a13 " "Synthesized away node \"memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_pgb1.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cart_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cart_rom.v" 81 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 34 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a14 " "Synthesized away node \"memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_pgb1.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cart_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cart_rom.v" 81 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 34 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a15 " "Synthesized away node \"memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_pgb1.tdf" 356 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cart_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cart_rom.v" 81 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 34 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a16 " "Synthesized away node \"memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_pgb1.tdf" 377 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cart_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cart_rom.v" 81 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 34 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a17 " "Synthesized away node \"memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_pgb1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cart_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cart_rom.v" 81 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 34 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a18 " "Synthesized away node \"memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_pgb1.tdf" 419 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cart_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cart_rom.v" 81 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 34 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a19 " "Synthesized away node \"memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_pgb1.tdf" 440 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cart_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cart_rom.v" 81 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 34 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a20 " "Synthesized away node \"memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_pgb1.tdf" 461 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cart_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cart_rom.v" 81 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 34 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a21 " "Synthesized away node \"memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_pgb1.tdf" 482 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cart_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cart_rom.v" 81 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 34 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a22 " "Synthesized away node \"memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_pgb1.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cart_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cart_rom.v" 81 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 34 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a23 " "Synthesized away node \"memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_pgb1.tdf" 524 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cart_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cart_rom.v" 81 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 34 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a24 " "Synthesized away node \"memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_pgb1.tdf" 545 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cart_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cart_rom.v" 81 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 34 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a25 " "Synthesized away node \"memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_pgb1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cart_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cart_rom.v" 81 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 34 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a26 " "Synthesized away node \"memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_pgb1.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cart_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cart_rom.v" 81 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 34 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a27 " "Synthesized away node \"memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_pgb1.tdf" 608 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cart_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cart_rom.v" 81 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 34 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a28 " "Synthesized away node \"memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_pgb1.tdf" 629 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cart_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cart_rom.v" 81 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 34 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a29 " "Synthesized away node \"memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_pgb1.tdf" 650 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cart_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cart_rom.v" 81 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 34 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a30 " "Synthesized away node \"memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_pgb1.tdf" 671 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cart_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cart_rom.v" 81 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 34 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a31 " "Synthesized away node \"memory:memory_map\|cart_rom:cart_rom_inst\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_pgb1.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cart_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/cart_rom.v" 81 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 34 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|boot_rom:boot_rom_inst\|altsyncram:altsyncram_component\|altsyncram_qbb1:auto_generated\|q_a\[0\] " "Synthesized away node \"memory:memory_map\|boot_rom:boot_rom_inst\|altsyncram:altsyncram_component\|altsyncram_qbb1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_qbb1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_qbb1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "boot_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/boot_rom.v" 81 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 28 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|boot_rom:boot_rom_inst|altsyncram:altsyncram_component|altsyncram_qbb1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|boot_rom:boot_rom_inst\|altsyncram:altsyncram_component\|altsyncram_qbb1:auto_generated\|q_a\[1\] " "Synthesized away node \"memory:memory_map\|boot_rom:boot_rom_inst\|altsyncram:altsyncram_component\|altsyncram_qbb1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_qbb1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_qbb1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "boot_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/boot_rom.v" 81 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 28 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|boot_rom:boot_rom_inst|altsyncram:altsyncram_component|altsyncram_qbb1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|boot_rom:boot_rom_inst\|altsyncram:altsyncram_component\|altsyncram_qbb1:auto_generated\|q_a\[2\] " "Synthesized away node \"memory:memory_map\|boot_rom:boot_rom_inst\|altsyncram:altsyncram_component\|altsyncram_qbb1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_qbb1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_qbb1.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "boot_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/boot_rom.v" 81 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 28 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|boot_rom:boot_rom_inst|altsyncram:altsyncram_component|altsyncram_qbb1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|boot_rom:boot_rom_inst\|altsyncram:altsyncram_component\|altsyncram_qbb1:auto_generated\|q_a\[3\] " "Synthesized away node \"memory:memory_map\|boot_rom:boot_rom_inst\|altsyncram:altsyncram_component\|altsyncram_qbb1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_qbb1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_qbb1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "boot_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/boot_rom.v" 81 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 28 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|boot_rom:boot_rom_inst|altsyncram:altsyncram_component|altsyncram_qbb1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|boot_rom:boot_rom_inst\|altsyncram:altsyncram_component\|altsyncram_qbb1:auto_generated\|q_a\[4\] " "Synthesized away node \"memory:memory_map\|boot_rom:boot_rom_inst\|altsyncram:altsyncram_component\|altsyncram_qbb1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_qbb1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_qbb1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "boot_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/boot_rom.v" 81 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 28 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|boot_rom:boot_rom_inst|altsyncram:altsyncram_component|altsyncram_qbb1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|boot_rom:boot_rom_inst\|altsyncram:altsyncram_component\|altsyncram_qbb1:auto_generated\|q_a\[5\] " "Synthesized away node \"memory:memory_map\|boot_rom:boot_rom_inst\|altsyncram:altsyncram_component\|altsyncram_qbb1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_qbb1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_qbb1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "boot_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/boot_rom.v" 81 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 28 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|boot_rom:boot_rom_inst|altsyncram:altsyncram_component|altsyncram_qbb1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|boot_rom:boot_rom_inst\|altsyncram:altsyncram_component\|altsyncram_qbb1:auto_generated\|q_a\[6\] " "Synthesized away node \"memory:memory_map\|boot_rom:boot_rom_inst\|altsyncram:altsyncram_component\|altsyncram_qbb1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_qbb1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_qbb1.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "boot_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/boot_rom.v" 81 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 28 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|boot_rom:boot_rom_inst|altsyncram:altsyncram_component|altsyncram_qbb1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_map\|boot_rom:boot_rom_inst\|altsyncram:altsyncram_component\|altsyncram_qbb1:auto_generated\|q_a\[7\] " "Synthesized away node \"memory:memory_map\|boot_rom:boot_rom_inst\|altsyncram:altsyncram_component\|altsyncram_qbb1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_qbb1.tdf" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/altsyncram_qbb1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "boot_rom.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/boot_rom.v" 81 0 0 } } { "memory.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/memory.sv" 28 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|memory:memory_map|boot_rom:boot_rom_inst|altsyncram:altsyncram_component|altsyncram_qbb1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1606964175595 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clock_pll:clock_generator\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"clock_pll:clock_generator\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/clock_pll_altpll.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/db/clock_pll_altpll.v" 80 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "clock_pll.v" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/clock_pll.v" 103 0 0 } } { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964175595 "|de10boy|clock_pll:clock_generator|altpll:altpll_component|clock_pll_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1606964175595 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1606964175595 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1606964175804 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606964175825 "|de10boy|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606964175825 "|de10boy|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606964175825 "|de10boy|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606964175825 "|de10boy|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606964175825 "|de10boy|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606964175825 "|de10boy|VGA_B[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1606964175825 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606964175866 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "127 " "127 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606964176060 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/output_files/de10boy.map.smsg " "Generated suppressed messages file S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/output_files/de10boy.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606964176145 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606964176235 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606964176235 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de10boy.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/de10boy.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606964176290 "|de10boy|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1606964176290 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606964176290 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606964176290 ""} { "Info" "ICUT_CUT_TM_LCELLS" "53 " "Implemented 53 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606964176290 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606964176290 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 101 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 101 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606964176325 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 02 20:56:16 2020 " "Processing ended: Wed Dec 02 20:56:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606964176325 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606964176325 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606964176325 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606964176325 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ram.qip " "Tcl Script File ram.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ram.qip " "set_global_assignment -name QIP_FILE ram.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1606964177344 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1606964177344 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1606964177353 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606964177353 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 02 20:56:17 2020 " "Processing started: Wed Dec 02 20:56:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606964177353 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1606964177353 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off de10boy -c de10boy " "Command: quartus_fit --read_settings_files=off --write_settings_files=off de10boy -c de10boy" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1606964177353 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1606964177474 ""}
{ "Info" "0" "" "Project  = de10boy" {  } {  } 0 0 "Project  = de10boy" 0 0 "Fitter" 0 0 1606964177474 ""}
{ "Info" "0" "" "Revision = de10boy" {  } {  } 0 0 "Revision = de10boy" 0 0 "Fitter" 0 0 1606964177474 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1606964177536 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "de10boy 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"de10boy\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1606964177541 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606964177569 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606964177569 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1606964177711 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1606964177719 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606964178022 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606964178022 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606964178022 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606964178022 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606964178022 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606964178022 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606964178022 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606964178022 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606964178022 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606964178022 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606964178022 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1606964178022 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606964178023 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606964178023 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606964178023 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606964178023 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606964178023 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606964178023 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606964178023 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606964178023 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1606964178023 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1606964178024 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1606964178024 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1606964178024 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1606964178024 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1606964178025 ""}
{ "Info" "ISTA_SDC_FOUND" "de10boy.sdc " "Reading SDC File: 'de10boy.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1606964178445 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1606964178446 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga\|clkdiv " "Node: vga_controller:vga\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_controller:vga\|hc\[0\] vga_controller:vga\|clkdiv " "Register vga_controller:vga\|hc\[0\] is being clocked by vga_controller:vga\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606964178446 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1606964178446 "|de10boy|vga_controller:vga|clkdiv"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1606964178447 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1606964178447 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606964178447 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606964178447 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 250.000          Clk " " 250.000          Clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606964178447 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1606964178447 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_controller:vga\|clkdiv  " "Automatically promoted node vga_controller:vga\|clkdiv " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1606964178453 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:vga\|clkdiv~0 " "Destination node vga_controller:vga\|clkdiv~0" {  } { { "VGA_controller.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/VGA_controller.sv" 59 -1 0 } } { "temporary_test_loc" "" { Generic "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1606964178453 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1606964178453 ""}  } { { "VGA_controller.sv" "" { Text "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/VGA_controller.sv" 59 -1 0 } } { "temporary_test_loc" "" { Generic "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606964178453 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1606964178708 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1606964178708 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1606964178708 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606964178709 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606964178709 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1606964178709 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1606964178709 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1606964178709 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1606964178714 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1606964178714 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1606964178714 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[0\] " "Node \"ARDUINO_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606964178731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[10\] " "Node \"ARDUINO_IO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606964178731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[11\] " "Node \"ARDUINO_IO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606964178731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[12\] " "Node \"ARDUINO_IO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606964178731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[13\] " "Node \"ARDUINO_IO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606964178731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[14\] " "Node \"ARDUINO_IO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606964178731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[15\] " "Node \"ARDUINO_IO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606964178731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[1\] " "Node \"ARDUINO_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606964178731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[2\] " "Node \"ARDUINO_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606964178731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[3\] " "Node \"ARDUINO_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606964178731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[4\] " "Node \"ARDUINO_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606964178731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[5\] " "Node \"ARDUINO_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606964178731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[6\] " "Node \"ARDUINO_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606964178731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[7\] " "Node \"ARDUINO_IO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606964178731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[8\] " "Node \"ARDUINO_IO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606964178731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[9\] " "Node \"ARDUINO_IO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606964178731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_RESET_N " "Node \"ARDUINO_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606964178731 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1606964178731 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606964178731 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1606964178736 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1606964179452 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606964179493 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1606964179510 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1606964179746 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606964179747 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1606964180050 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X33_Y0 X44_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10" {  } { { "loc" "" { Generic "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10"} { { 12 { 0 ""} 33 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1606964180927 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1606964180927 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1606964180995 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1606964180995 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1606964180995 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606964180997 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.04 " "Total time spent on timing analysis during the Fitter is 0.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1606964181131 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606964181136 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606964181300 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606964181300 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606964181586 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606964182323 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1606964182470 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/output_files/de10boy.fit.smsg " "Generated suppressed messages file S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/output_files/de10boy.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1606964182507 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 23 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5911 " "Peak virtual memory: 5911 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606964182847 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 02 20:56:22 2020 " "Processing ended: Wed Dec 02 20:56:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606964182847 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606964182847 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606964182847 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1606964182847 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1606964183709 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606964183713 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 02 20:56:23 2020 " "Processing started: Wed Dec 02 20:56:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606964183713 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1606964183713 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off de10boy -c de10boy " "Command: quartus_asm --read_settings_files=off --write_settings_files=off de10boy -c de10boy" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1606964183713 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ram.qip " "Tcl Script File ram.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ram.qip " "set_global_assignment -name QIP_FILE ram.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1606964183845 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1606964183845 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1606964185135 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1606964185221 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606964185967 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 02 20:56:25 2020 " "Processing ended: Wed Dec 02 20:56:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606964185967 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606964185967 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606964185967 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1606964185967 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1606964186556 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ram.qip " "Tcl Script File ram.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ram.qip " "set_global_assignment -name QIP_FILE ram.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1606964186958 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1606964186958 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1606964186967 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606964186967 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 02 20:56:26 2020 " "Processing started: Wed Dec 02 20:56:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606964186967 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1606964186967 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta de10boy -c de10boy " "Command: quartus_sta de10boy -c de10boy" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1606964186967 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1606964187077 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1606964187377 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606964187404 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606964187404 ""}
{ "Info" "ISTA_SDC_FOUND" "de10boy.sdc " "Reading SDC File: 'de10boy.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1606964187586 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1606964187587 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga\|clkdiv " "Node: vga_controller:vga\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_controller:vga\|hc\[0\] vga_controller:vga\|clkdiv " "Register vga_controller:vga\|hc\[0\] is being clocked by vga_controller:vga\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606964187591 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1606964187591 "|de10boy|vga_controller:vga|clkdiv"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1606964187592 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1606964187592 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1606964187599 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1606964187604 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 249.298 " "Worst-case setup slack is 249.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606964187608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606964187608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.298               0.000 Clk  " "  249.298               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606964187608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606964187608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.393 " "Worst-case hold slack is 0.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606964187612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606964187612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 Clk  " "    0.393               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606964187612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606964187612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 242.918 " "Worst-case recovery slack is 242.918" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606964187618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606964187618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  242.918               0.000 Clk  " "  242.918               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606964187618 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606964187618 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 5.317 " "Worst-case removal slack is 5.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606964187622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606964187622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.317               0.000 Clk  " "    5.317               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606964187622 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606964187622 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 124.746 " "Worst-case minimum pulse width slack is 124.746" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606964187626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606964187626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  124.746               0.000 Clk  " "  124.746               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606964187626 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606964187626 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1606964187631 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1606964187645 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1606964187957 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga\|clkdiv " "Node: vga_controller:vga\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_controller:vga\|hc\[0\] vga_controller:vga\|clkdiv " "Register vga_controller:vga\|hc\[0\] is being clocked by vga_controller:vga\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606964187998 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1606964187998 "|de10boy|vga_controller:vga|clkdiv"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1606964187998 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 249.362 " "Worst-case setup slack is 249.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606964188036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606964188036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.362               0.000 Clk  " "  249.362               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606964188036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606964188036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.355 " "Worst-case hold slack is 0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606964188041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606964188041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 Clk  " "    0.355               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606964188041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606964188041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 243.408 " "Worst-case recovery slack is 243.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606964188045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606964188045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  243.408               0.000 Clk  " "  243.408               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606964188045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606964188045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.999 " "Worst-case removal slack is 4.999" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606964188050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606964188050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.999               0.000 Clk  " "    4.999               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606964188050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606964188050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 124.748 " "Worst-case minimum pulse width slack is 124.748" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606964188054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606964188054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  124.748               0.000 Clk  " "  124.748               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606964188054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606964188054 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1606964188058 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga\|clkdiv " "Node: vga_controller:vga\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_controller:vga\|hc\[0\] vga_controller:vga\|clkdiv " "Register vga_controller:vga\|hc\[0\] is being clocked by vga_controller:vga\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606964188172 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1606964188172 "|de10boy|vga_controller:vga|clkdiv"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1606964188172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 249.694 " "Worst-case setup slack is 249.694" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606964188176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606964188176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.694               0.000 Clk  " "  249.694               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606964188176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606964188176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.170 " "Worst-case hold slack is 0.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606964188181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606964188181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 Clk  " "    0.170               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606964188181 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606964188181 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 244.613 " "Worst-case recovery slack is 244.613" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606964188186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606964188186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  244.613               0.000 Clk  " "  244.613               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606964188186 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606964188186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.621 " "Worst-case removal slack is 3.621" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606964188190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606964188190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.621               0.000 Clk  " "    3.621               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606964188190 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606964188190 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 124.445 " "Worst-case minimum pulse width slack is 124.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606964188194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606964188194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  124.445               0.000 Clk  " "  124.445               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606964188194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606964188194 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1606964188730 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1606964188730 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606964188777 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 02 20:56:28 2020 " "Processing ended: Wed Dec 02 20:56:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606964188777 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606964188777 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606964188777 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1606964188777 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1606964189636 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606964189640 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 02 20:56:29 2020 " "Processing started: Wed Dec 02 20:56:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606964189640 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1606964189640 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off de10boy -c de10boy " "Command: quartus_eda --read_settings_files=off --write_settings_files=off de10boy -c de10boy" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1606964189640 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ram.qip " "Tcl Script File ram.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ram.qip " "set_global_assignment -name QIP_FILE ram.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1606964189782 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1606964189782 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1606964190139 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "de10boy.svo S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/simulation/modelsim/ simulation " "Generated file de10boy.svo in folder \"S:/FilesSSD/ECE_385/Final_Project/de10boy/quartus_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1606964190210 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4640 " "Peak virtual memory: 4640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606964190246 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 02 20:56:30 2020 " "Processing ended: Wed Dec 02 20:56:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606964190246 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606964190246 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606964190246 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1606964190246 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 131 s " "Quartus Prime Full Compilation was successful. 0 errors, 131 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1606964190856 ""}
