Digital Logic Design using Verilog  

A growing collection of Verilog modules, testbenches, and waveform outputs.  
Simulated using **Icarus Verilog** and **GTKWave**, and later expandable to **Vivado** for FPGA design.

---

## üöÄ Features
- Basic logic gates (AND, OR, NOT, NAND, NOR, XOR, XNOR)
- Universal gates
- Combinational circuits (coming soon)
- Sequential circuits (coming soon)
- GTKWave waveform outputs
- Clean folder structure
- Testbenches for every module

---

## üõ†Ô∏è Tech Stack
- **Language:** Verilog (HDL)
- **Simulation:** Icarus Verilog (`iverilog`)
- **Waveforms:** GTKWave
- **FPGA Tools (future):** Vivado


