# system info terasic_hps_ddr3 on 2019.10.13.19:42:02
system_info:
name,value
DEVICE,5CSEBA6U23I7
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1571010105
#
#
# Files generated for terasic_hps_ddr3 on 2019.10.13.19:42:02
files:
filepath,kind,attributes,module,is_top
simulation/terasic_hps_ddr3.v,VERILOG,,terasic_hps_ddr3,true
simulation/submodules/altera_address_span_extender.sv,SYSTEM_VERILOG,,altera_address_span_extender,false
simulation/submodules/terasic_hps_ddr3_hps.v,VERILOG,,terasic_hps_ddr3_hps,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
terasic_hps_ddr3.address_span_extender_0,altera_address_span_extender
terasic_hps_ddr3.hps,terasic_hps_ddr3_hps
terasic_hps_ddr3.hps.fpga_interfaces,terasic_hps_ddr3_hps_fpga_interfaces
terasic_hps_ddr3.hps.hps_io,terasic_hps_ddr3_hps_hps_io
terasic_hps_ddr3.hps_reset_manager_0,terasic_hps_ddr3_hps_reset_manager_0
terasic_hps_ddr3.mm_interconnect_0,terasic_hps_ddr3_mm_interconnect_0
terasic_hps_ddr3.rst_controller,altera_reset_controller
terasic_hps_ddr3.rst_controller_001,altera_reset_controller
