/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/import/chips/p10/common/include/p10_scom_proc_f.H $       */
/*                                                                        */
/* OpenPOWER sbe Project                                                  */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2019,2020                        */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */

#ifndef __PPE_HCODE__
    #include "proc_scomt.H"
#endif

#ifndef __p10_scom_proc_f_H_
#define __p10_scom_proc_f_H_


#ifndef __PPE_HCODE__
namespace scomt
{
namespace proc
{
#endif


//>> [INT_CQ_TM_BAR]
static const uint64_t INT_CQ_TM_BAR = 0x02010809ull;

static const uint32_t INT_CQ_TM_BAR_VALID = 0;
static const uint32_t INT_CQ_TM_BAR_PAGE_SIZE_64K = 1;
static const uint32_t INT_CQ_TM_BAR_ADDR_8_49 = 8;
static const uint32_t INT_CQ_TM_BAR_ADDR_8_49_LEN = 42;
//<< [INT_CQ_TM_BAR]
// proc/reg00075.H

//>> [TP_TPBR_PBA_PBAF_PBAFIRMASK]
static const uint64_t TP_TPBR_PBA_PBAF_PBAFIRMASK_RW = 0x03011dc3ull;
static const uint64_t TP_TPBR_PBA_PBAF_PBAFIRMASK_WO_AND = 0x03011dc4ull;
static const uint64_t TP_TPBR_PBA_PBAF_PBAFIRMASK_WO_OR = 0x03011dc5ull;

static const uint32_t TP_TPBR_PBA_PBAF_PBAFIRMASK_PB_RDADRERR_FW_MASK = 0;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIRMASK_PB_RDDATATO_FW_MASK = 1;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIRMASK_PB_SUE_FW_MASK = 2;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIRMASK_PB_UE_FW_MASK = 3;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIRMASK_PB_CE_FW_MASK = 4;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIRMASK_PB_UNEXPCRESP_MASK = 5;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIRMASK_PB_UNEXPDATA_MASK = 6;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIRMASK_PB_PARITY_ERR_MASK = 7;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIRMASK_PB_WRADRERR_FW_MASK = 8;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIRMASK_PB_BADCRESP_MASK = 9;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIRMASK_PB_ACKDEAD_FW_RD_MASK = 10;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIRMASK_PB_OPERTO_MASK = 11;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIRMASK_BCUE_PB_ACK_DEAD_MASK = 12;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIRMASK_BCUE_PB_ADRERR_MASK = 13;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIRMASK_BCDE_PB_ACK_DEAD_MASK = 14;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIRMASK_BCDE_PB_ADRERR_MASK = 15;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIRMASK_BCDE_RDDATATO_ERR_MASK = 16;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIRMASK_BCDE_SUE_ERR_MASK = 17;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIRMASK_BCDE_UE_ERR_MASK = 18;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIRMASK_BCDE_CE_MASK = 19;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIRMASK_INTERNAL_ERR_MASK = 20;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIRMASK_ILLEGAL_CACHE_OP_MASK = 21;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIRMASK_AXRCV_DLO_ERR_MASK = 22;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIRMASK_AXRCV_DLO_TO_MASK = 23;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIRMASK_AXRCV_RSVDATA_TO_MASK = 24;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIRMASK_AXFLOW_ERR_MASK = 25;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIRMASK_AXSND_DHI_RTYTO_MASK = 26;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIRMASK_AXSND_DLO_RTYTO_MASK = 27;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIRMASK_AXSND_RSVTO_MASK = 28;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIRMASK_PB_ACKDEAD_FW_WR_MASK = 29;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIRMASK_AXIRCV_DLO_ERR_MASK = 30;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIRMASK_AXIRCV_DLO_TO_MASK = 31;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIRMASK_AXIRCV_RSVDATA_TO_MASK = 32;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIRMASK_AXIFLOW_ERR_MASK = 33;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIRMASK_AXISND_DHI_RTYTO_MASK = 34;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIRMASK_AXISND_DLO_RTYTO_MASK = 35;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIRMASK_AXISND_RSVTO_MASK = 36;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIRMASK_RESERVED_37_39 = 37;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIRMASK_RESERVED_37_39_LEN = 3;
//<< [TP_TPBR_PBA_PBAF_PBAFIRMASK]
// proc/reg00076.H

//>> [TP_TPBR_PBA_PBAO_PBABAR3]
static const uint64_t TP_TPBR_PBA_PBAO_PBABAR3 = 0x01010cddull;

static const uint32_t TP_TPBR_PBA_PBAO_PBABAR3_CMD_SCOPE = 0;
static const uint32_t TP_TPBR_PBA_PBAO_PBABAR3_CMD_SCOPE_LEN = 3;
static const uint32_t TP_TPBR_PBA_PBAO_PBABAR3_RESERVED_3 = 3;
static const uint32_t TP_TPBR_PBA_PBAO_PBABAR3_ADDR = 8;
static const uint32_t TP_TPBR_PBA_PBAO_PBABAR3_ADDR_LEN = 36;
static const uint32_t TP_TPBR_PBA_PBAO_PBABAR3_VTARGET = 48;
static const uint32_t TP_TPBR_PBA_PBAO_PBABAR3_VTARGET_LEN = 16;
//<< [TP_TPBR_PBA_PBAO_PBABAR3]
// proc/reg00076.H

//>> [TP_TPBR_PBA_PBAO_PBABARMSK2]
static const uint64_t TP_TPBR_PBA_PBAO_PBABARMSK2 = 0x01010ce0ull;

static const uint32_t TP_TPBR_PBA_PBAO_PBABARMSK2_PBABARMSK2_MSK = 23;
static const uint32_t TP_TPBR_PBA_PBAO_PBABARMSK2_PBABARMSK2_MSK_LEN = 21;
//<< [TP_TPBR_PBA_PBAO_PBABARMSK2]
// proc/reg00076.H

//>> [TP_TPBR_PBA_PBAO_PBARBUFVAL3]
static const uint64_t TP_TPBR_PBA_PBAO_PBARBUFVAL3 = 0x01010cd3ull;

static const uint32_t TP_TPBR_PBA_PBAO_PBARBUFVAL3_RD_SLVNUM = 0;
static const uint32_t TP_TPBR_PBA_PBAO_PBARBUFVAL3_RD_SLVNUM_LEN = 2;
static const uint32_t TP_TPBR_PBA_PBAO_PBARBUFVAL3_CUR_RD_ADDR = 2;
static const uint32_t TP_TPBR_PBA_PBAO_PBARBUFVAL3_CUR_RD_ADDR_LEN = 23;
static const uint32_t TP_TPBR_PBA_PBAO_PBARBUFVAL3_PREFETCH = 28;
static const uint32_t TP_TPBR_PBA_PBAO_PBARBUFVAL3_ABORT = 31;
static const uint32_t TP_TPBR_PBA_PBAO_PBARBUFVAL3_BUFFER_STATUS = 33;
static const uint32_t TP_TPBR_PBA_PBAO_PBARBUFVAL3_BUFFER_STATUS_LEN = 7;
static const uint32_t TP_TPBR_PBA_PBAO_PBARBUFVAL3_MASTERID = 41;
static const uint32_t TP_TPBR_PBA_PBAO_PBARBUFVAL3_MASTERID_LEN = 3;
//<< [TP_TPBR_PBA_PBAO_PBARBUFVAL3]
// proc/reg00076.H

//>> [TP_TPBR_PBA_PBAO_PBASLVRST]
static const uint64_t TP_TPBR_PBA_PBAO_PBASLVRST = 0x00068001ull;

static const uint32_t TP_TPBR_PBA_PBAO_PBASLVRST_SET = 0;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVRST_SET_LEN = 3;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVRST_IN_PROG = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVRST_IN_PROG_LEN = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVRST_BUSY_STATUS = 8;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVRST_BUSY_STATUS_LEN = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVRST_SCOPE_ATTN_BAR = 12;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVRST_SCOPE_ATTN_BAR_LEN = 2;
//<< [TP_TPBR_PBA_PBAO_PBASLVRST]
// proc/reg00076.H

//>> [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIRAMEDR]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIRAMEDR = 0x00060014ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIRAMEDR_IR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIRAMEDR_IR_LEN = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIRAMEDR_EDR = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIRAMEDR_EDR_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIRAMEDR]
// proc/reg00076.H

//>> [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXISGBL]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXISGBL = 0x0006002bull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXISGBL_OCB_OCI_GPEXIMEM_MEM_IMPRECISE_ERROR_PENDING = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXISGBL_SGB_INFO_LOWER_PART1 = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXISGBL_SGB_INFO_LOWER_PART1_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXISGBL_SGB_INFO_LOWER_PART2 = 31;
//<< [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXISGBL]
// proc/reg00076.H

//>> [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXISGBU]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXISGBU = 0x0006002aull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXISGBU_SGB_INFO_UPPER = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXISGBU_SGB_INFO_UPPER_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXISGBU]
// proc/reg00076.H

//>> [TP_TPCHIP_OCC_OCI_OCB_ADC_STAT]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_ADC_STAT = 0x0006c803ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_STAT_HWCTRL_ONGOING = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_STAT_RESERVED_1_3 = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_STAT_RESERVED_1_3_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_STAT_HWCTRL_INVALID_NUMBER_OF_FRAMES = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_STAT_HWCTRL_WRITE_WHILE_BRIDGE_BUSY_ERR = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_STAT_RESERVED_6 = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_STAT_HWCTRL_FSM_ERR = 7;
//<< [TP_TPCHIP_OCC_OCI_OCB_ADC_STAT]
// proc/reg00077.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OCBLWCR3]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCBLWCR3 = 0x0006c238ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWCR3_LINEAR_WINDOW_ENABLE = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWCR3_SPARE_0 = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWCR3_SPARE_0_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWCR3_LINEAR_WINDOW_BAR = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWCR3_LINEAR_WINDOW_BAR_LEN = 17;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWCR3_LINEAR_WINDOW_MASK = 20;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWCR3_LINEAR_WINDOW_MASK_LEN = 12;
//<< [TP_TPCHIP_OCC_OCI_OCB_OCBLWCR3]
// proc/reg00077.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OCBLWSR3]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCBLWSR3 = 0x0006c23aull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWSR3_LINEAR_WINDOW_SCRESP = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWSR3_LINEAR_WINDOW_SCRESP_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWSR3_SPARE0 = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWSR3_SPARE0_LEN = 5;
//<< [TP_TPCHIP_OCC_OCI_OCB_OCBLWSR3]
// proc/reg00077.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OCBSLBR0]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCBSLBR0 = 0x0006c200ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLBR0_OCI_REGION = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLBR0_OCI_REGION_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLBR0_START = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLBR0_START_LEN = 26;
//<< [TP_TPCHIP_OCC_OCI_OCB_OCBSLBR0]
// proc/reg00077.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OCBSLCS1]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCBSLCS1 = 0x0006c211ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLCS1_PULL_FULL = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLCS1_PULL_EMPTY = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLCS1_SPARE = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLCS1_SPARE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLCS1_PULL_INTR_ACTION_0_1 = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLCS1_PULL_INTR_ACTION_0_1_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLCS1_PULL_LENGTH = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLCS1_PULL_LENGTH_LEN = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLCS1_PULL_WRITE_PTR = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLCS1_PULL_WRITE_PTR_LEN = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLCS1_PULL_READ_PTR = 21;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLCS1_PULL_READ_PTR_LEN = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLCS1_PULL_ENABLE = 31;
//<< [TP_TPCHIP_OCC_OCI_OCB_OCBSLCS1]
// proc/reg00077.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OCCS1]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCCS1_RW = 0x0006c0a3ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCCS1_WO_CLEAR = 0x0006c0a4ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCCS1_WO_OR = 0x0006c0a5ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCCS1_OCB_OCI_OCCS1_OCC_SCRATCH_1 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCCS1_OCB_OCI_OCCS1_OCC_SCRATCH_1_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_OCB_OCCS1]
// proc/reg00077.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OITR1]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OITR1_RW = 0x0006c028ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OITR1_WO_CLEAR = 0x0006c029ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OITR1_WO_OR = 0x0006c02aull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OITR1_OCB_OCI_OITR1_INTERRUPT_TYPE_1 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OITR1_OCB_OCI_OITR1_INTERRUPT_TYPE_1_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_OCB_OITR1]
// proc/reg00077.H

//>> [TP_TPCHIP_OCC_OCI_OCB_P2S_RDATA]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_P2S_RDATA = 0x0006c860ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_P2S_RDATA_OCB_OCI_P2S_RDATA = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_P2S_RDATA_OCB_OCI_P2S_RDATA_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_OCB_P2S_RDATA]
// proc/reg00077.H

//>> [TP_TPCHIP_OCC_OCI_OCB_P2S_RESET]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_P2S_RESET = 0x0006c845ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_P2S_RESET_OCB_OCI_P2S_RESET = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_P2S_RESET_OCB_OCI_P2S_RESET_LEN = 2;
//<< [TP_TPCHIP_OCC_OCI_OCB_P2S_RESET]
// proc/reg00077.H

//>> [TP_TPCHIP_OCC_OCI_OCB_P2S_WDATA]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_P2S_WDATA = 0x0006c850ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_P2S_WDATA_OCB_OCI_P2S_WDATA = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_P2S_WDATA_OCB_OCI_P2S_WDATA_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_OCB_P2S_WDATA]
// proc/reg00077.H

//>> [TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR1]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR1_RO = 0x0006d031ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR1_WO_CLEAR = 0x0006d032ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR1_WO_OR = 0x0006d033ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR1_PULL_READ_UNDERFLOW = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR1_PUSH_WRITE_OVERFLOW = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR1_PULL_READ_UNDERFLOW_EN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR1_PUSH_WRITE_OVERFLOW_EN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR1_OCB_STREAM_MODE = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR1_OCB_STREAM_TYPE = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR1_SPARE0 = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR1_SPARE0_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR1_OCB_OCI_TIMEOUT = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR1_OCB_OCI_READ_DATA_PARITY = 9;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR1_OCB_OCI_SLAVE_ERROR = 10;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR1_OCB_PIB_ADDR_PARITY_ERR = 11;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR1_OCB_PIB_DATA_PARITY_ERR = 12;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR1_SPARE1 = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR1_SPARE_3 = 14;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR1_SPARE2 = 15;
//<< [TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR1]
// proc/reg00077.H

//>> [TP_TPCHIP_OCC_OCI_OCB_PIB_OCBESR3]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBESR3 = 0x0006d074ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBESR3_OCB_PIB_OCBESR3_ERROR_ADDR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBESR3_OCB_PIB_OCBESR3_ERROR_ADDR_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_OCB_PIB_OCBESR3]
// proc/reg00077.H

//>> [TP_TPCHIP_OCC_OCI_OCB_PIB_OJTDO]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJTDO = 0x0006d00dull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJTDO_JTAG_TDO = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJTDO_JTAG_TDO_LEN = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJTDO_OCB_PIB_OJCFG_JTAG_SRC_SEL = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJTDO_OCB_PIB_OJCFG_RUN_TCK = 33;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJTDO_OCB_PIB_OJCFG_TCK_WIDTH = 34;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJTDO_OCB_PIB_OJCFG_TCK_WIDTH_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJTDO_OCB_PIB_OJCFG_JTAG_TRST_B = 37;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJTDO_OCB_PIB_OJCFG_DBG_HALT = 38;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJTDO_OCB_PIB_OJSTAT_JTAG_INPROG = 40;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJTDO_OCB_PIB_OJSTAT_SRC_SEL_EQ1_ERR = 41;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJTDO_OCB_PIB_OJSTAT_RUN_TCK_EQ0_ERR = 42;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJTDO_OCB_PIB_OJSTAT_TRST_B_EQ0_ERR = 43;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJTDO_OCB_PIB_OJSTAT_IR_DR_EQ0_ERR = 44;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJTDO_OCB_PIB_OJSTAT_INPROG_WR_ERR = 45;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJTDO_OCB_PIB_OJSTAT_FSM_ERROR = 46;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJTDO_OCB_PIB_OJIC_DO_IR = 49;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJTDO_OCB_PIB_OJIC_DO_DR = 50;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJTDO_OCB_PIB_OJIC_DO_TAP_RESET = 51;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJTDO_OCB_PIB_OJIC_WR_VALID = 52;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJTDO_OCB_PIB_OJIC_JTAG_INSTR = 60;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJTDO_OCB_PIB_OJIC_JTAG_INSTR_LEN = 4;
//<< [TP_TPCHIP_OCC_OCI_OCB_PIB_OJTDO]
// proc/reg00077.H

//>> [TP_TPCHIP_OCC_SRAM_CTL_SRBV3]
static const uint64_t TP_TPCHIP_OCC_SRAM_CTL_SRBV3 = 0x0006a007ull;

static const uint32_t TP_TPCHIP_OCC_SRAM_CTL_SRBV3_SRAM_SRBV3_BOOT_VECTOR_WORD3 = 0;
static const uint32_t TP_TPCHIP_OCC_SRAM_CTL_SRBV3_SRAM_SRBV3_BOOT_VECTOR_WORD3_LEN = 32;
//<< [TP_TPCHIP_OCC_SRAM_CTL_SRBV3]
// proc/reg00077.H

//>> [PB_COM_SCOM_EQ0_STATION_HP_MODE1_NEXT]
static const uint64_t PB_COM_SCOM_EQ0_STATION_HP_MODE1_NEXT = 0x0301100bull;

static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE1_NEXT_PB_CFG_MASTER_CHIP_NEXT_EQ0 = 0;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE1_NEXT_PB_CFG_TM_MASTER_NEXT_EQ0 = 1;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE1_NEXT_PB_CFG_CHG_RATE_GP_MASTER_NEXT_EQ0 = 2;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE1_NEXT_PB_CFG_CHG_RATE_SP_MASTER_NEXT_EQ0 = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE1_NEXT_PB_CFG_SPARE0 = 4;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE1_NEXT_PB_CFG_SPARE0_LEN = 4;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE1_NEXT_PB_CFG_NP_CMD_RATE_NEXT_EQ0 = 8;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE1_NEXT_PB_CFG_NP_CMD_RATE_NEXT_EQ0_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE1_NEXT_PB_CFG_G_AGGREGATE_NEXT_EQ0 = 16;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE1_NEXT_PB_CFG_G_INDIRECT_EN_NEXT_EQ0 = 17;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE1_NEXT_PB_CFG_G_GATHER_ENABLE_NEXT_EQ0 = 18;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE1_NEXT_PB_CFG_SPARE1 = 19;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE1_NEXT_PB_CFG_SPARE1_LEN = 5;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE1_NEXT_PB_CFG_MIN_GP_CMD_RATE_NEXT_EQ0 = 24;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE1_NEXT_PB_CFG_MIN_GP_CMD_RATE_NEXT_EQ0_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE1_NEXT_PB_CFG_R_AGGREGATE_NEXT_EQ0 = 32;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE1_NEXT_PB_CFG_R_INDIRECT_EN_NEXT_EQ0 = 33;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE1_NEXT_PB_CFG_R_GATHER_ENABLE_NEXT_EQ0 = 34;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE1_NEXT_PB_CFG_SPARE2 = 35;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE1_NEXT_PB_CFG_SPARE2_LEN = 5;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE1_NEXT_PB_CFG_MIN_SP_CMD_RATE_NEXT_EQ0 = 40;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE1_NEXT_PB_CFG_MIN_SP_CMD_RATE_NEXT_EQ0_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE1_NEXT_PB_CFG_SPARE3 = 48;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE1_NEXT_PB_CFG_SPARE3_LEN = 16;
//<< [PB_COM_SCOM_EQ0_STATION_HP_MODE1_NEXT]
// proc/reg00075.H

//>> [TP_TPCHIP_TPC_ITR_FMU_KVREF_AND_VMEAS_MODE_STATUS_REG]
static const uint64_t TP_TPCHIP_TPC_ITR_FMU_KVREF_AND_VMEAS_MODE_STATUS_REG = 0x01020007ull;

static const uint32_t TP_TPCHIP_TPC_ITR_FMU_KVREF_AND_VMEAS_MODE_STATUS_REG_KVREF_START_CAL = 0;
static const uint32_t TP_TPCHIP_TPC_ITR_FMU_KVREF_AND_VMEAS_MODE_STATUS_REG_KVREF_DATA_SEL = 1;
static const uint32_t TP_TPCHIP_TPC_ITR_FMU_KVREF_AND_VMEAS_MODE_STATUS_REG_KVREF_BYPASS = 2;
static const uint32_t TP_TPCHIP_TPC_ITR_FMU_KVREF_AND_VMEAS_MODE_STATUS_REG_VMEAS_MEASURE = 8;
static const uint32_t TP_TPCHIP_TPC_ITR_FMU_KVREF_AND_VMEAS_MODE_STATUS_REG_VMEAS_MAX_MODE = 9;
static const uint32_t TP_TPCHIP_TPC_ITR_FMU_KVREF_AND_VMEAS_MODE_STATUS_REG_VMEAS_MIN_MODE = 10;
static const uint32_t TP_TPCHIP_TPC_ITR_FMU_KVREF_AND_VMEAS_MODE_STATUS_REG_KVREF_CAL_DONE = 16;
static const uint32_t TP_TPCHIP_TPC_ITR_FMU_KVREF_AND_VMEAS_MODE_STATUS_REG_KVREF_TIMEOUT = 17;
static const uint32_t TP_TPCHIP_TPC_ITR_FMU_KVREF_AND_VMEAS_MODE_STATUS_REG_VMEAS_TIMEOUT = 18;
static const uint32_t TP_TPCHIP_TPC_ITR_FMU_KVREF_AND_VMEAS_MODE_STATUS_REG_VMEAS_RESULT_VALID = 19;
//<< [TP_TPCHIP_TPC_ITR_FMU_KVREF_AND_VMEAS_MODE_STATUS_REG]
// proc/reg00078.H

//>> [TP_TPVSB_FSI_W_SBE_FIFO_FSB_DOWNFIFO_RESET]
static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_FSB_DOWNFIFO_RESET_FSI = 0x00002414ull;
static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_FSB_DOWNFIFO_RESET_FSI_BYTE = 0x00002450ull;

static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_FSB_DOWNFIFO_RESET_DNFIFO_RESET = 0;
//<< [TP_TPVSB_FSI_W_SBE_FIFO_FSB_DOWNFIFO_RESET]
// proc/reg00078.H

//>> [TP_TPCHIP_OCC_OCI_OCB_O2SCMD1B]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_O2SCMD1B = 0x0006c737ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCMD1B_CMD1B_RESERVED_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCMD1B_CLEAR_STICKY_BITS_1B = 1;
//<< [TP_TPCHIP_OCC_OCI_OCB_O2SCMD1B]
// proc/reg00077.H

//>> [TP_TPCHIP_OCC_OCI_OCB_O2SWD1B]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_O2SWD1B = 0x0006c738ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SWD1B_OCB_OCI_O2SWD1B_O2S_WDATA_1B = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SWD1B_OCB_OCI_O2SWD1B_O2S_WDATA_1B_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_OCB_O2SWD1B]
// proc/reg00077.H

//>> [PB_PTLSCOM10_FP01_CFG]
static const uint64_t PB_PTLSCOM10_FP01_CFG = 0x1001180aull;

static const uint32_t PB_PTLSCOM10_FP01_CFG_0_CREDIT_PRIORITY_4_NOT_8 = 0;
static const uint32_t PB_PTLSCOM10_FP01_CFG_0_DISABLE_GATHERING = 1;
static const uint32_t PB_PTLSCOM10_FP01_CFG_0_DISABLE_CMD_COMPRESSION = 2;
static const uint32_t PB_PTLSCOM10_FP01_CFG_0_DISABLE_PRSP_COMPRESSION = 3;
static const uint32_t PB_PTLSCOM10_FP01_CFG_0_LL_CREDIT_FW_LIMIT = 4;
static const uint32_t PB_PTLSCOM10_FP01_CFG_0_LL_CREDIT_FW_LIMIT_LEN = 6;
static const uint32_t PB_PTLSCOM10_FP01_CFG_0_LL_CREDIT_HW_LIMIT = 10;
static const uint32_t PB_PTLSCOM10_FP01_CFG_0_LL_CREDIT_HW_LIMIT_LEN = 6;
static const uint32_t PB_PTLSCOM10_FP01_CFG_0_LL_CREDIT_QW_LIMIT = 16;
static const uint32_t PB_PTLSCOM10_FP01_CFG_0_LL_CREDIT_QW_LIMIT_LEN = 4;
static const uint32_t PB_PTLSCOM10_FP01_CFG_0_FMR_ENABLE_1PER4_PRESP = 20;
static const uint32_t PB_PTLSCOM10_FP01_CFG_01_CMD_EXP_TIME = 21;
static const uint32_t PB_PTLSCOM10_FP01_CFG_01_CMD_EXP_TIME_LEN = 3;
static const uint32_t PB_PTLSCOM10_FP01_CFG_0_RUN_AFTER_FRAME_ERROR = 24;
static const uint32_t PB_PTLSCOM10_FP01_CFG_0_BRICKWALL_CREDITS_TO_NEST = 25;
static const uint32_t PB_PTLSCOM10_FP01_CFG_0_PRS_SPARE = 26;
static const uint32_t PB_PTLSCOM10_FP01_CFG_0_PRS_SPARE_LEN = 6;
static const uint32_t PB_PTLSCOM10_FP01_CFG_1_CREDIT_PRIORITY_4_NOT_8 = 32;
static const uint32_t PB_PTLSCOM10_FP01_CFG_1_DISABLE_GATHERING = 33;
static const uint32_t PB_PTLSCOM10_FP01_CFG_1_DISABLE_CMD_COMPRESSION = 34;
static const uint32_t PB_PTLSCOM10_FP01_CFG_1_DISABLE_PRSP_COMPRESSION = 35;
static const uint32_t PB_PTLSCOM10_FP01_CFG_1_LL_CREDIT_FW_LIMIT = 36;
static const uint32_t PB_PTLSCOM10_FP01_CFG_1_LL_CREDIT_FW_LIMIT_LEN = 6;
static const uint32_t PB_PTLSCOM10_FP01_CFG_1_LL_CREDIT_HW_LIMIT = 42;
static const uint32_t PB_PTLSCOM10_FP01_CFG_1_LL_CREDIT_HW_LIMIT_LEN = 6;
static const uint32_t PB_PTLSCOM10_FP01_CFG_1_LL_CREDIT_QW_LIMIT = 48;
static const uint32_t PB_PTLSCOM10_FP01_CFG_1_LL_CREDIT_QW_LIMIT_LEN = 4;
static const uint32_t PB_PTLSCOM10_FP01_CFG_1_FMR_ENABLE_1PER4_PRESP = 52;
static const uint32_t PB_PTLSCOM10_FP01_CFG_1_FMR_SPARE = 53;
static const uint32_t PB_PTLSCOM10_FP01_CFG_1_FMR_SPARE_LEN = 3;
static const uint32_t PB_PTLSCOM10_FP01_CFG_1_RUN_AFTER_FRAME_ERROR = 56;
static const uint32_t PB_PTLSCOM10_FP01_CFG_1_BRICKWALL_CREDITS_TO_NEST = 57;
static const uint32_t PB_PTLSCOM10_FP01_CFG_1_PRS_SPARE = 58;
static const uint32_t PB_PTLSCOM10_FP01_CFG_1_PRS_SPARE_LEN = 6;
//<< [PB_PTLSCOM10_FP01_CFG]
// proc/reg00075.H

//>> [PB_PTLSCOM10_MISC_CFG]
static const uint64_t PB_PTLSCOM10_MISC_CFG = 0x10011825ull;

static const uint32_t PB_PTLSCOM10_MISC_CFG_SCOM_PTLX0_ENABLE = 0;
static const uint32_t PB_PTLSCOM10_MISC_CFG_SCOM_PTLX1_ENABLE = 1;
static const uint32_t PB_PTLSCOM10_MISC_CFG_SCOM_PTLY0_ENABLE = 2;
static const uint32_t PB_PTLSCOM10_MISC_CFG_SCOM_PTLY1_ENABLE = 3;
static const uint32_t PB_PTLSCOM10_MISC_CFG_SCOM_PTLX_IS_LOGICAL_PAIR = 4;
static const uint32_t PB_PTLSCOM10_MISC_CFG_SCOM_PTLY_IS_LOGICAL_PAIR = 5;
static const uint32_t PB_PTLSCOM10_MISC_CFG_SCOM_PTLX_RESET_KEEPER = 6;
static const uint32_t PB_PTLSCOM10_MISC_CFG_SCOM_PTLY_RESET_KEEPER = 7;
static const uint32_t PB_PTLSCOM10_MISC_CFG_TRANSPORT_0_ENABLE = 8;
static const uint32_t PB_PTLSCOM10_MISC_CFG_TRANSPORT_1_ENABLE = 9;
static const uint32_t PB_PTLSCOM10_MISC_CFG_TRANSPORT_2_ENABLE = 10;
static const uint32_t PB_PTLSCOM10_MISC_CFG_TRANSPORT_3_ENABLE = 11;
static const uint32_t PB_PTLSCOM10_MISC_CFG_TRANSPORT_0_IB_MUX_CTL0 = 12;
static const uint32_t PB_PTLSCOM10_MISC_CFG_TRANSPORT_PAU0_EVN_IB_MUX_EN = 13;
static const uint32_t PB_PTLSCOM10_MISC_CFG_TRANSPORT_1_IB_MUX_CTL0 = 14;
static const uint32_t PB_PTLSCOM10_MISC_CFG_TRANSPORT_PAU0_ODD_IB_MUX_EN = 15;
static const uint32_t PB_PTLSCOM10_MISC_CFG_TRANSPORT_2_IB_MUX_CTL0 = 16;
static const uint32_t PB_PTLSCOM10_MISC_CFG_TRANSPORT_PAU1_EVN_IB_MUX_EN = 17;
static const uint32_t PB_PTLSCOM10_MISC_CFG_TRANSPORT_3_IB_MUX_CTL0 = 18;
static const uint32_t PB_PTLSCOM10_MISC_CFG_TRANSPORT_PAU1_ODD_IB_MUX_EN = 19;
static const uint32_t PB_PTLSCOM10_MISC_CFG_TRANSPORT_0_OB_MUX_CTL0 = 20;
static const uint32_t PB_PTLSCOM10_MISC_CFG_TRANSPORT_0_OB_MUX_CTL1 = 21;
static const uint32_t PB_PTLSCOM10_MISC_CFG_TRANSPORT_0_OB_MUX_CTL2 = 22;
static const uint32_t PB_PTLSCOM10_MISC_CFG_TRANSPORT_0_OB_MUX_CTL3 = 23;
static const uint32_t PB_PTLSCOM10_MISC_CFG_TRANSPORT_1_OB_MUX_CTL0 = 24;
static const uint32_t PB_PTLSCOM10_MISC_CFG_TRANSPORT_1_OB_MUX_CTL1 = 25;
static const uint32_t PB_PTLSCOM10_MISC_CFG_TRANSPORT_1_OB_MUX_CTL2 = 26;
static const uint32_t PB_PTLSCOM10_MISC_CFG_TRANSPORT_1_OB_MUX_CTL3 = 27;
static const uint32_t PB_PTLSCOM10_MISC_CFG_TRANSPORT_2_OB_MUX_CTL0 = 28;
static const uint32_t PB_PTLSCOM10_MISC_CFG_TRANSPORT_2_OB_MUX_CTL1 = 29;
static const uint32_t PB_PTLSCOM10_MISC_CFG_TRANSPORT_2_OB_MUX_CTL2 = 30;
static const uint32_t PB_PTLSCOM10_MISC_CFG_TRANSPORT_2_OB_MUX_CTL3 = 31;
static const uint32_t PB_PTLSCOM10_MISC_CFG_TRANSPORT_3_OB_MUX_CTL0 = 32;
static const uint32_t PB_PTLSCOM10_MISC_CFG_TRANSPORT_3_OB_MUX_CTL1 = 33;
static const uint32_t PB_PTLSCOM10_MISC_CFG_TRANSPORT_3_OB_MUX_CTL2 = 34;
static const uint32_t PB_PTLSCOM10_MISC_CFG_TRANSPORT_3_OB_MUX_CTL3 = 35;
static const uint32_t PB_PTLSCOM10_MISC_CFG_SCOM_PTLX_EMULATION_MODE = 36;
static const uint32_t PB_PTLSCOM10_MISC_CFG_SCOM_PTLY_EMULATION_MODE = 37;
static const uint32_t PB_PTLSCOM10_MISC_CFG_TRANSPORT_PRI_BUS_CTL = 38;
static const uint32_t PB_PTLSCOM10_MISC_CFG_ENABLE_DEGRADED_MODE = 39;
static const uint32_t PB_PTLSCOM10_MISC_CFG_HW517132_DISABLE = 40;
static const uint32_t PB_PTLSCOM10_MISC_CFG_MISC_SPARE = 41;
static const uint32_t PB_PTLSCOM10_MISC_CFG_MISC_SPARE_LEN = 11;
//<< [PB_PTLSCOM10_MISC_CFG]
// proc/reg00075.H

//>> [TP_TPCHIP_OCC_OCI_OCB_PIB_OCBDR0]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBDR0 = 0x0006d015ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBDR0_OCB_PIB_OCBDR0_DATA = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBDR0_OCB_PIB_OCBDR0_DATA_LEN = 64;
//<< [TP_TPCHIP_OCC_OCI_OCB_PIB_OCBDR0]
// proc/reg00077.H

//>> [PB_BRIDGE_NHTM_SC_HTM_STOP_FILTER]
static const uint64_t PB_BRIDGE_NHTM_SC_HTM_STOP_FILTER = 0x03011c8dull;

static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STOP_FILTER_TTAG_PAT = 0;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STOP_FILTER_TTAG_PAT_LEN = 15;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STOP_FILTER_TTAG_MASK = 15;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STOP_FILTER_TTAG_MASK_LEN = 15;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STOP_FILTER_TTYPE_PAT = 30;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STOP_FILTER_TTYPE_PAT_LEN = 7;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STOP_FILTER_TTYPE_MASK = 37;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STOP_FILTER_TTYPE_MASK_LEN = 7;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STOP_FILTER_CRESP_PAT = 44;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STOP_FILTER_CRESP_PAT_LEN = 5;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STOP_FILTER_CRESP_MASK = 49;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STOP_FILTER_CRESP_MASK_LEN = 5;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STOP_FILTER_CYCLES = 54;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STOP_FILTER_CYCLES_LEN = 7;
//<< [PB_BRIDGE_NHTM_SC_HTM_STOP_FILTER]
// proc/reg00076.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT1Q0]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT1Q0 = 0x0006c408ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT1Q0_OCB_OCI_OPIT1Q0RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT1Q0_OCB_OCI_OPIT1Q0RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT1Q0]
// proc/reg00077.H

//>> [TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIRAMDBG]
static const uint64_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIRAMDBG = 0x000e0003ull;

static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIRAMDBG_XSR_HS = 0;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIRAMDBG_XSR_HC = 1;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIRAMDBG_XSR_HC_LEN = 3;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIRAMDBG_XSR_HCP = 4;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIRAMDBG_XSR_RIP = 5;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIRAMDBG_XSR_SIP = 6;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIRAMDBG_XSR_TRAP = 7;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIRAMDBG_XSR_IAC = 8;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIRAMDBG_NULL_MSR_SIBRC = 9;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIRAMDBG_NULL_MSR_SIBRC_LEN = 3;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIRAMDBG_XSR_RDAC = 12;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIRAMDBG_XSR_WDAC = 13;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIRAMDBG_NULL_MSR_WE = 14;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIRAMDBG_XSR_TRH = 15;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIRAMDBG_XSR_SMS = 16;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIRAMDBG_XSR_SMS_LEN = 4;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIRAMDBG_NULL_MSR_LP = 20;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIRAMDBG_XSR_EP = 21;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIRAMDBG_XSR_PTR = 24;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIRAMDBG_XSR_ST = 25;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIRAMDBG_XSR_MFE = 28;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIRAMDBG_XSR_MCS = 29;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIRAMDBG_XSR_MCS_LEN = 3;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIRAMDBG_PPE_XIRAMRA_SPRG0 = 32;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIRAMDBG_PPE_XIRAMRA_SPRG0_LEN = 32;
//<< [TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIRAMDBG]
// proc/reg00078.H

//>> [TP_TPCHIP_PIB_SPIMC_SPIMST0_STATUS_REG]
static const uint64_t TP_TPCHIP_PIB_SPIMC_SPIMST0_STATUS_REG = 0x000c0008ull;

static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_STATUS_REG_RDR_FULL_STATUS = 0;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_STATUS_REG_RDR_OVER_STATUS = 1;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_STATUS_REG_RDR_UNDER_STATUS = 2;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_STATUS_REG_RDR_RESERVED_STATUS = 3;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_STATUS_REG_TDR_FULL_STATUS = 4;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_STATUS_REG_TDR_OVER_STATUS = 5;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_STATUS_REG_TDR_UNDER_STATUS = 6;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_STATUS_REG_TDR_RESERVED_STATUS = 7;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_STATUS_REG_SEQUENCER_FSM = 8;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_STATUS_REG_SEQUENCER_FSM_LEN = 8;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_STATUS_REG_SHIFTER_FSM = 16;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_STATUS_REG_SHIFTER_FSM_LEN = 12;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_STATUS_REG_SEQUENCER_OP_INDEX = 28;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_STATUS_REG_SEQUENCER_OP_INDEX_LEN = 4;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_STATUS_REG_SPI_STATUS_32 = 32;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_STATUS_REG_SPI_STATUS_33 = 33;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_STATUS_REG_SPI_STATUS_34 = 34;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_STATUS_REG_SPI_STATUS_35 = 35;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_STATUS_REG_SPI_STATUS_36 = 36;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_STATUS_REG_SPI_STATUS_37 = 37;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_STATUS_REG_SPI_STATUS_38 = 38;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_STATUS_REG_SPI_STATUS_39 = 39;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_STATUS_REG_SPI_STATUS_40 = 40;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_STATUS_REG_SPI_STATUS_41 = 41;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_STATUS_REG_SPI_STATUS_42 = 42;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_STATUS_REG_SPI_STATUS_43 = 43;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_STATUS_REG_SPI_STATUS_44 = 44;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_STATUS_REG_SPI_STATUS_45 = 45;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_STATUS_REG_SPI_STATUS_45_LEN = 2;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_STATUS_REG_SPI_STATUS_47 = 47;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_STATUS_REG_SPI_STATUS_48 = 48;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_STATUS_REG_SPI_STATUS_48_LEN = 2;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_STATUS_REG_SPI_STATUS_50 = 50;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_STATUS_REG_SPI_STATUS_51 = 51;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_STATUS_REG_SPI_STATUS_52 = 52;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_STATUS_REG_SPI_STATUS_52_LEN = 12;
//<< [TP_TPCHIP_PIB_SPIMC_SPIMST0_STATUS_REG]
// proc/reg00078.H

//>> [TP_TPCHIP_PIB_SPIMC_SPIMST3_STATUS_REG]
static const uint64_t TP_TPCHIP_PIB_SPIMC_SPIMST3_STATUS_REG = 0x000c0068ull;

static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_STATUS_REG_RDR_FULL_STATUS = 0;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_STATUS_REG_RDR_OVER_STATUS = 1;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_STATUS_REG_RDR_UNDER_STATUS = 2;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_STATUS_REG_RDR_RESERVED_STATUS = 3;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_STATUS_REG_TDR_FULL_STATUS = 4;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_STATUS_REG_TDR_OVER_STATUS = 5;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_STATUS_REG_TDR_UNDER_STATUS = 6;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_STATUS_REG_TDR_RESERVED_STATUS = 7;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_STATUS_REG_SEQUENCER_FSM = 8;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_STATUS_REG_SEQUENCER_FSM_LEN = 8;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_STATUS_REG_SHIFTER_FSM = 16;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_STATUS_REG_SHIFTER_FSM_LEN = 12;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_STATUS_REG_SEQUENCER_OP_INDEX = 28;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_STATUS_REG_SEQUENCER_OP_INDEX_LEN = 4;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_STATUS_REG_SPI_STATUS_32 = 32;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_STATUS_REG_SPI_STATUS_33 = 33;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_STATUS_REG_SPI_STATUS_34 = 34;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_STATUS_REG_SPI_STATUS_35 = 35;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_STATUS_REG_SPI_STATUS_36 = 36;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_STATUS_REG_SPI_STATUS_37 = 37;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_STATUS_REG_SPI_STATUS_38 = 38;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_STATUS_REG_SPI_STATUS_39 = 39;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_STATUS_REG_SPI_STATUS_40 = 40;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_STATUS_REG_SPI_STATUS_41 = 41;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_STATUS_REG_SPI_STATUS_42 = 42;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_STATUS_REG_SPI_STATUS_43 = 43;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_STATUS_REG_SPI_STATUS_44 = 44;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_STATUS_REG_SPI_STATUS_45 = 45;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_STATUS_REG_SPI_STATUS_45_LEN = 2;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_STATUS_REG_SPI_STATUS_47 = 47;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_STATUS_REG_SPI_STATUS_48 = 48;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_STATUS_REG_SPI_STATUS_48_LEN = 2;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_STATUS_REG_SPI_STATUS_50 = 50;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_STATUS_REG_SPI_STATUS_51 = 51;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_STATUS_REG_SPI_STATUS_52 = 52;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_STATUS_REG_SPI_STATUS_52_LEN = 12;
//<< [TP_TPCHIP_PIB_SPIMC_SPIMST3_STATUS_REG]
// proc/reg00078.H

//>> [TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3]
//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_FSI = 0x00002813ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_FSI_BYTE = 0x0000284cull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_RW = 0x00050013ull;

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_PLLCLKSW1_RESET_DC = 0;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_PLLCLKSW1_BYPASS_EN_DC = 1;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_PLLCLKSW1_TEST_EN_DC = 2;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_PLLCLKSW1_ALTREFCLK_SEL_DC = 3;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_PLLCLKSW2_RESET_DC = 4;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_PLLCLKSW2_BYPASS_EN_DC = 5;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_PLLCLKSW2_TEST_EN_DC = 6;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_PLLCLKSW2_ALTREFCLK_SEL_DC = 7;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_PLLTODFLT_RESET_DC = 8;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_PLLTODFLT_BYPASS_EN_DC = 9;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_PLLTODFLT_TEST_EN_DC = 10;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_SPARE_PLLTODFLT = 11;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_PLLNESTFLT_RESET_DC = 12;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_PLLNESTFLT_BYPASS_EN_DC = 13;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_PLLNESTFLT_TEST_EN_DC = 14;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_SPARE_PLLNESTFLT = 15;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_PLLIOFLT_RESET_DC = 16;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_PLLIOFLT_BYPASS_EN_DC = 17;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_PLLIOFLT_TEST_EN_DC = 18;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_SPARE_PLLIOFLT = 19;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_PLLIOSSFLT_RESET_DC = 20;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_PLLIOSSFLT_BYPASS_EN_DC = 21;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_PLLIOSSFLT_TEST_EN_DC = 22;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_SPARE_PLLIOSSFLT = 23;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_PAU_DPLL_RESET_DC = 24;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_PAU_DPLL_BYPASS_EN_DC = 25;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_PAU_DPLL_TEST_EN_DC = 26;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_PAU_DPLL_FUNC_CLKSEL_DC = 27;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_NEST_DPLL_RESET_DC = 28;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_NEST_DPLL_BYPASS_EN_DC = 29;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_NEST_DPLL_TEST_EN_DC = 30;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_NEST_DPLL_FUNC_CLKSEL_DC = 31;
//<< [TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3]
// proc/reg00078.H

//>> [TP_TPCHIP_PIB_SPIMC_SPIMST0_CONFIG1]
static const uint64_t TP_TPCHIP_PIB_SPIMC_SPIMST0_CONFIG1 = 0x000c0002ull;

static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_CONFIG1_SPI_RESOURCE_LOCK = 0;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_CONFIG1_PIB_MASTER_ID = 1;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_CONFIG1_PIB_MASTER_ID_LEN = 4;
//<< [TP_TPCHIP_PIB_SPIMC_SPIMST0_CONFIG1]
// proc/reg00078.H

//>> [TP_TPCHIP_PIB_SPIMC_SPIMST1_CLOCK_CONFIG]
static const uint64_t TP_TPCHIP_PIB_SPIMC_SPIMST1_CLOCK_CONFIG = 0x000c0023ull;

static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST1_CLOCK_CONFIG_SCK_CLOCK_DIVIDER = 0;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST1_CLOCK_CONFIG_SCK_CLOCK_DIVIDER_LEN = 12;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST1_CLOCK_CONFIG_SCK_RECEIVE_DELAY = 12;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST1_CLOCK_CONFIG_SCK_RECEIVE_DELAY_LEN = 8;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST1_CLOCK_CONFIG_SPI_RESERVED = 20;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST1_CLOCK_CONFIG_SPIMST_TRACE_ENABLE = 21;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST1_CLOCK_CONFIG_SCK_TRACE_SELECT = 22;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST1_CLOCK_CONFIG_SCK_TRACE_SELECT_LEN = 2;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST1_CLOCK_CONFIG_SCK_RESET_CONTROL = 24;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST1_CLOCK_CONFIG_SCK_RESET_CONTROL_LEN = 4;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST1_CLOCK_CONFIG_SCK_ECC_SPIMM_ADDR_CORR_DIS = 28;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST1_CLOCK_CONFIG_SCK_ECC_CONTROL = 29;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST1_CLOCK_CONFIG_SCK_ECC_CONTROL_LEN = 2;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST1_CLOCK_CONFIG_SCK_MMSPISM_ENABLE = 31;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST1_CLOCK_CONFIG_SPI_SLAVE_RESET = 32;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST1_CLOCK_CONFIG_SPI_SLAVE_RESET_LEN = 4;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST1_CLOCK_CONFIG_LOOPBACK_ENABLE = 36;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST1_CLOCK_CONFIG_CLOCK_CONFIG_RESERVED = 37;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST1_CLOCK_CONFIG_CLOCK_CONFIG_RESERVED_LEN = 27;
//<< [TP_TPCHIP_PIB_SPIMC_SPIMST1_CLOCK_CONFIG]
// proc/reg00078.H

//>> [TP_TPCHIP_NET_PCBSLN0_MULTICAST_GROUP_1]
static const uint64_t TP_TPCHIP_NET_PCBSLN0_MULTICAST_GROUP_1 = 0x020f0001ull;

static const uint32_t TP_TPCHIP_NET_PCBSLN0_MULTICAST_GROUP_1_MULTICAST1_GROUP = 3;
static const uint32_t TP_TPCHIP_NET_PCBSLN0_MULTICAST_GROUP_1_MULTICAST1_GROUP_LEN = 3;
//<< [TP_TPCHIP_NET_PCBSLN0_MULTICAST_GROUP_1]
// proc/reg00076.H

//>> [TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK]
static const uint64_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_RW = 0x01040103ull;
static const uint64_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_WO_AND = 0x01040104ull;
static const uint64_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_WO_OR = 0x01040105ull;

static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_00 = 0;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_01 = 1;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_02 = 2;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_03 = 3;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_04 = 4;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_05 = 5;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_06 = 6;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_07 = 7;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_08 = 8;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_09 = 9;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_10 = 10;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_11 = 11;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_12 = 12;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_13 = 13;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_14 = 14;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_15 = 15;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_16 = 16;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_17 = 17;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_18 = 18;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_19 = 19;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_20 = 20;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_21 = 21;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_22 = 22;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_23 = 23;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_24 = 24;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_25 = 25;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_26 = 26;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_27 = 27;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_28 = 28;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_29 = 29;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_30 = 30;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_31 = 31;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_32 = 32;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_33 = 33;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_34 = 34;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_35 = 35;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_36 = 36;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_37 = 37;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_38 = 38;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_39 = 39;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_40 = 40;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_41 = 41;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_42 = 42;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_43 = 43;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_44 = 44;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_45 = 45;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_46 = 46;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_47 = 47;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_48 = 48;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_49 = 49;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_50 = 50;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_51 = 51;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_52 = 52;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_53 = 53;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_54 = 54;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_55 = 55;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_56 = 56;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_57 = 57;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_58 = 58;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_59 = 59;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_60 = 60;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_61 = 61;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_62 = 62;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK_63 = 63;
//<< [TP_TPCHIP_TPC_EPS_FIR_LOCAL_MASK]
// proc/reg00078.H

//>> [TP_TPCHIP_TPC_DPLL_CNTL_MISC_REGS_PFET]
//ERRCODE: // Some of the name targets not found in address targets: perv

static const uint64_t TP_TPCHIP_TPC_DPLL_CNTL_MISC_REGS_PFET = 0x01060080ull;

static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_MISC_REGS_PFET_EMO0_VDD_PFETS_DISABLED_SENSE_OUT_DC = 0;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_MISC_REGS_PFET_EMO0_VDD_PFETS_ENABLED_SENSE_OUT_DC = 1;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_MISC_REGS_PFET_EMO1_VDD_PFETS_DISABLED_SENSE_OUT_DC = 2;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_MISC_REGS_PFET_EMO1_VDD_PFETS_ENABLED_SENSE_OUT_DC = 3;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_MISC_REGS_PFET_EMO2_VDD_PFETS_DISABLED_SENSE_OUT_DC = 4;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_MISC_REGS_PFET_EMO2_VDD_PFETS_ENABLED_SENSE_OUT_DC = 5;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_MISC_REGS_PFET_EMO3_VDD_PFETS_DISABLED_SENSE_OUT_DC = 6;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_MISC_REGS_PFET_EMO3_VDD_PFETS_ENABLED_SENSE_OUT_DC = 7;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_MISC_REGS_PFET_PAU0_VDD_PFETS_DISABLED_SENSE_OUT_DC = 8;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_MISC_REGS_PFET_PAU0_VDD_PFETS_ENABLED_SENSE_OUT_DC = 9;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_MISC_REGS_PFET_PAU3_VDD_PFETS_DISABLED_SENSE_OUT_DC = 10;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_MISC_REGS_PFET_PAU3_VDD_PFETS_ENABLED_SENSE_OUT_DC = 11;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_MISC_REGS_PFET_PAU4_VDD_PFETS_DISABLED_SENSE_OUT_DC = 12;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_MISC_REGS_PFET_PAU4_VDD_PFETS_ENABLED_SENSE_OUT_DC = 13;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_MISC_REGS_PFET_PAU5_VDD_PFETS_DISABLED_SENSE_OUT_DC = 14;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_MISC_REGS_PFET_PAU5_VDD_PFETS_ENABLED_SENSE_OUT_DC = 15;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_MISC_REGS_PFET_PAU6_VDD_PFETS_DISABLED_SENSE_OUT_DC = 16;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_MISC_REGS_PFET_PAU6_VDD_PFETS_ENABLED_SENSE_OUT_DC = 17;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_MISC_REGS_PFET_PAU7_VDD_PFETS_DISABLED_SENSE_OUT_DC = 18;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_MISC_REGS_PFET_PAU7_VDD_PFETS_ENABLED_SENSE_OUT_DC = 19;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_MISC_REGS_PFET_PCIE0_VDD_PFETS_DISABLED_SENSE_OUT_DC = 20;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_MISC_REGS_PFET_PCIE0_VDD_PFETS_ENABLED_SENSE_OUT_DC = 21;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_MISC_REGS_PFET_PCIE1_VDD_PFETS_DISABLED_SENSE_OUT_DC = 22;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_MISC_REGS_PFET_PCIE1_VDD_PFETS_ENABLED_SENSE_OUT_DC = 23;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_MISC_REGS_PFET_NMMU_VDD_PFETS_DISABLED_SENSE_OUT_DC = 24;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_MISC_REGS_PFET_NMMU_VDD_PFETS_ENABLED_SENSE_OUT_DC = 25;
//<< [TP_TPCHIP_TPC_DPLL_CNTL_MISC_REGS_PFET]
// proc/reg00078.H

//>> [TP_TPCHIP_PIB_OTP_OTPC_M_EXPORT_REGL_STATUS]
static const uint64_t TP_TPCHIP_PIB_OTP_OTPC_M_EXPORT_REGL_STATUS = 0x00010009ull;

static const uint32_t TP_TPCHIP_PIB_OTP_OTPC_M_EXPORT_REGL_STATUS_TP_NX_ALLOW_CRYPTO_DC = 0;
static const uint32_t TP_TPCHIP_PIB_OTP_OTPC_M_EXPORT_REGL_STATUS_TP_EX_FUSE_VMX_CRYPTO_DIS_DC = 1;
static const uint32_t TP_TPCHIP_PIB_OTP_OTPC_M_EXPORT_REGL_STATUS_TP_EX_EFUSE_EXTENDED_MEMORY_DISABLE_DC = 2;
static const uint32_t TP_TPCHIP_PIB_OTP_OTPC_M_EXPORT_REGL_STATUS_TP_PB_FUSE_TOPOLOGY_2CHIP = 3;
static const uint32_t TP_TPCHIP_PIB_OTP_OTPC_M_EXPORT_REGL_STATUS_TP_PB_FUSE_TOPOLOGY_GROUP = 4;
static const uint32_t TP_TPCHIP_PIB_OTP_OTPC_M_EXPORT_REGL_STATUS_TP_PB_FUSE_TOPOLOGY_GROUP_LEN = 2;
static const uint32_t TP_TPCHIP_PIB_OTP_OTPC_M_EXPORT_REGL_STATUS_TP_NP_NVLINK_DISABLE = 6;
static const uint32_t TP_TPCHIP_PIB_OTP_OTPC_M_EXPORT_REGL_STATUS_OTP_PCBMS_HW_MODE_SEL_DC = 7;
static const uint32_t TP_TPCHIP_PIB_OTP_OTPC_M_EXPORT_REGL_STATUS_OTP_PCBMS_FUSED_CORE_MODE_SEL0_DC = 8;
static const uint32_t TP_TPCHIP_PIB_OTP_OTPC_M_EXPORT_REGL_STATUS_OTP_PCBMS_FUSED_CORE_MODE_SEL1_DC = 9;
static const uint32_t TP_TPCHIP_PIB_OTP_OTPC_M_EXPORT_REGL_STATUS_TP_EX_FUSE_SMT8_CTYPE_EN_DC = 10;
static const uint32_t TP_TPCHIP_PIB_OTP_OTPC_M_EXPORT_REGL_STATUS_TP_MC_ALLOW_CRYPTO_DC = 11;
static const uint32_t TP_TPCHIP_PIB_OTP_OTPC_M_EXPORT_REGL_STATUS_OTP_SPIM_MEAS_SEEPROM_LOCK_DC = 12;
static const uint32_t TP_TPCHIP_PIB_OTP_OTPC_M_EXPORT_REGL_STATUS_TP_PAU_POWER_HEADER_DISABLE_DC = 13;
static const uint32_t TP_TPCHIP_PIB_OTP_OTPC_M_EXPORT_REGL_STATUS_TP_PAU_POWER_HEADER_DISABLE_DC_LEN = 6;
static const uint32_t TP_TPCHIP_PIB_OTP_OTPC_M_EXPORT_REGL_STATUS_TP_EX_FUSE_FLOP_THROTTLE_EN_DC = 19;
static const uint32_t TP_TPCHIP_PIB_OTP_OTPC_M_EXPORT_REGL_STATUS_TP_EX_FUSE_FLOP_THROTTLE_EN_DC_LEN = 2;
//<< [TP_TPCHIP_PIB_OTP_OTPC_M_EXPORT_REGL_STATUS]
// proc/reg00078.H

//>>THE END<<

#ifndef __PPE_HCODE__
}
}
#include "proc/reg00075.H"
#include "proc/reg00076.H"
#include "proc/reg00077.H"
#include "proc/reg00078.H"
#include "proc/reg00079.H"
#endif
#endif
