<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\synlog\Toplevel_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>ClockDivs|clk_800kHz_inferred_clock</data>
<data>32.0 MHz</data>
<data>34.7 MHz</data>
<data>1.200</data>
</row>
<row>
<data>DAC_SET|ADR_inferred_clock[1]</data>
<data>32.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>Timing|m_time_inferred_clock[7]</data>
<data>32.0 MHz</data>
<data>68.8 MHz</data>
<data>16.720</data>
</row>
<row>
<data>Timing|s_time_inferred_clock[5]</data>
<data>32.0 MHz</data>
<data>246.3 MHz</data>
<data>27.190</data>
</row>
<row>
<data>Toplevel|CLOCK</data>
<data>32.0 MHz</data>
<data>25.8 MHz</data>
<data>-3.754</data>
</row>
<row>
<data>Toplevel|FMC_CLK</data>
<data>32.0 MHz</data>
<data>64.0 MHz</data>
<data>15.637</data>
</row>
</report_table>
