#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fd129104db0 .scope module, "instruction_segment_register_tb" "instruction_segment_register_tb" 2 4;
 .timescale -9 -9;
v0x6000028f0360_0 .var "clk", 0 0;
v0x6000028f03f0_0 .var "isr_data_in", 15 0;
v0x6000028f0480_0 .net "isr_data_out", 15 0, v0x6000028f01b0_0;  1 drivers
v0x6000028f0510_0 .var "load_isr", 0 0;
v0x6000028f05a0_0 .var "reset", 0 0;
E_0x600000ff5b80 .event posedge, v0x6000028f0090_0;
S_0x7fd1291043c0 .scope module, "dut" "instruction_segment_register" 2 13, 3 1 0, S_0x7fd129104db0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_isr";
    .port_info 3 /INPUT 16 "isr_data_in";
    .port_info 4 /OUTPUT 16 "isr_data_out";
v0x6000028f0090_0 .net "clk", 0 0, v0x6000028f0360_0;  1 drivers
v0x6000028f0120_0 .net "isr_data_in", 15 0, v0x6000028f03f0_0;  1 drivers
v0x6000028f01b0_0 .var "isr_data_out", 15 0;
v0x6000028f0240_0 .net "load_isr", 0 0, v0x6000028f0510_0;  1 drivers
v0x6000028f02d0_0 .net "reset", 0 0, v0x6000028f05a0_0;  1 drivers
E_0x600000ff5bc0 .event posedge, v0x6000028f02d0_0, v0x6000028f0090_0;
    .scope S_0x7fd1291043c0;
T_0 ;
    %wait E_0x600000ff5bc0;
    %load/vec4 v0x6000028f02d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000028f01b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6000028f0240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x6000028f0120_0;
    %assign/vec4 v0x6000028f01b0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fd129104db0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000028f0360_0, 0, 1;
T_1.0 ;
    %delay 5, 0;
    %load/vec4 v0x6000028f0360_0;
    %inv;
    %store/vec4 v0x6000028f0360_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x7fd129104db0;
T_2 ;
    %vpi_call 2 30 "$dumpfile", "instruction_segment_register_tb.vcd" {0 0 0};
    %vpi_call 2 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fd129104db0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000028f05a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000028f0510_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000028f05a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000028f0510_0, 0, 1;
    %pushi/vec4 43981, 0, 16;
    %store/vec4 v0x6000028f03f0_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000028f0510_0, 0, 1;
    %pushi/vec4 4660, 0, 16;
    %store/vec4 v0x6000028f03f0_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000028f0510_0, 0, 1;
    %pushi/vec4 22136, 0, 16;
    %store/vec4 v0x6000028f03f0_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000028f0510_0, 0, 1;
    %delay 50, 0;
    %vpi_call 2 56 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fd129104db0;
T_3 ;
    %wait E_0x600000ff5b80;
    %vpi_call 2 61 "$display", "Time: %d, clk: %b, reset: %b, load_isr: %b, isr_data_in: %h, isr_data_out: %h", $time, v0x6000028f0360_0, v0x6000028f05a0_0, v0x6000028f0510_0, v0x6000028f03f0_0, v0x6000028f0480_0 {0 0 0};
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "InstructionSegmentRegister_tb.v";
    "./InstructionSegmentRegister.v";
