
---------- Begin Simulation Statistics ----------
final_tick                                60248495000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 177390                       # Simulator instruction rate (inst/s)
host_mem_usage                                4425532                       # Number of bytes of host memory used
host_op_rate                                   335790                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    86.78                       # Real time elapsed on the host
host_tick_rate                              694253092                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15394243                       # Number of instructions simulated
sim_ops                                      29140419                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.060248                       # Number of seconds simulated
sim_ticks                                 60248495000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               39                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     80                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     18916380                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             12.049699                       # CPI: cycles per instruction
system.cpu0.discardedOps                      3496219                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    2501448                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        32882                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1828770                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1219                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       88014556                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.082990                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    3319123                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          202                       # TLB misses on write requests
system.cpu0.numCycles                       120496990                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              38775      0.20%      0.20% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               14860976     78.56%     78.77% # Class of committed instruction
system.cpu0.op_class_0::IntMult                 41062      0.22%     78.98% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1365      0.01%     78.99% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                24884      0.13%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  160      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   946      0.01%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1027      0.01%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 27378      0.14%     79.28% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc               112708      0.60%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 446      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::MemRead               2046688     10.82%     90.70% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1656607      8.76%     99.45% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            64978      0.34%     99.80% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           38368      0.20%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                18916380                       # Class of committed instruction
system.cpu0.tickCycles                       32482434                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   39                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     68                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    5394243                       # Number of instructions committed
system.cpu1.committedOps                     10224039                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             22.338054                       # CPI: cycles per instruction
system.cpu1.discardedOps                      3400314                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                     845430                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2007                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    5229878                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        19977                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                      103386580                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.044767                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2144787                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          189                       # TLB misses on write requests
system.cpu1.numCycles                       120496891                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               2098      0.02%      0.02% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                4786820     46.82%     46.84% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   641      0.01%     46.85% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1317      0.01%     46.86% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  189      0.00%     46.86% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     46.86% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                   96      0.00%     46.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     46.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     46.86% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     46.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     46.86% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     46.86% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   916      0.01%     46.87% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     46.87% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   943      0.01%     46.88% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     46.88% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1230      0.01%     46.89% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  843      0.01%     46.90% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     46.90% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     46.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 388      0.00%     46.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     46.90% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     46.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     46.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     46.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     46.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     46.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     46.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     46.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     46.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     46.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     46.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     46.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     46.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     46.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     46.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     46.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     46.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     46.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     46.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     46.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     46.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     46.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     46.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     46.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     46.90% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     46.90% # Class of committed instruction
system.cpu1.op_class_0::MemRead                199681      1.95%     48.86% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               133412      1.30%     50.16% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead             1610      0.02%     50.18% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         5093855     49.82%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                10224039                       # Class of committed instruction
system.cpu1.tickCycles                       17110311                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   30                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1073054                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2147150                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2910522                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1517                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5821109                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1517                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             392188                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       686392                       # Transaction distribution
system.membus.trans_dist::CleanEvict           386662                       # Transaction distribution
system.membus.trans_dist::ReadExReq            681908                       # Transaction distribution
system.membus.trans_dist::ReadExResp           681907                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        392188                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3221245                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3221245                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3221245                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    112671168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    112671168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               112671168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1074096                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1074096    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1074096                       # Request fanout histogram
system.membus.reqLayer4.occupancy          5253576500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               8.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5717090500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  60248495000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1714230                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1714230                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1714230                       # number of overall hits
system.cpu0.icache.overall_hits::total        1714230                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1604840                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1604840                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1604840                       # number of overall misses
system.cpu0.icache.overall_misses::total      1604840                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  45009278500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  45009278500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  45009278500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  45009278500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3319070                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3319070                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3319070                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3319070                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.483521                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.483521                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.483521                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.483521                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 28045.960033                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 28045.960033                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 28045.960033                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 28045.960033                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1604824                       # number of writebacks
system.cpu0.icache.writebacks::total          1604824                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1604840                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1604840                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1604840                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1604840                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  43404438500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  43404438500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  43404438500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  43404438500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.483521                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.483521                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.483521                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.483521                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 27045.960033                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 27045.960033                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 27045.960033                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 27045.960033                       # average overall mshr miss latency
system.cpu0.icache.replacements               1604824                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1714230                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1714230                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1604840                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1604840                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  45009278500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  45009278500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3319070                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3319070                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.483521                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.483521                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 28045.960033                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 28045.960033                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1604840                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1604840                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  43404438500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  43404438500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.483521                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.483521                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 27045.960033                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 27045.960033                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  60248495000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999770                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3319070                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1604840                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             2.068163                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999770                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999986                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         28157400                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        28157400                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  60248495000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  60248495000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  60248495000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  60248495000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  60248495000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  60248495000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3401196                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3401196                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3401196                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3401196                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       723075                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        723075                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       723075                       # number of overall misses
system.cpu0.dcache.overall_misses::total       723075                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  20032778500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  20032778500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  20032778500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  20032778500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      4124271                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4124271                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      4124271                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4124271                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.175322                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.175322                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.175322                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.175322                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 27704.980120                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27704.980120                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 27704.980120                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27704.980120                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       391793                       # number of writebacks
system.cpu0.dcache.writebacks::total           391793                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        86083                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        86083                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        86083                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        86083                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       636992                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       636992                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       636992                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       636992                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  16243879000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  16243879000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  16243879000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  16243879000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.154450                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.154450                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.154450                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.154450                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 25500.915239                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25500.915239                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 25500.915239                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25500.915239                       # average overall mshr miss latency
system.cpu0.dcache.replacements                636976                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1963452                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1963452                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       466434                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       466434                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  11572926000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  11572926000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      2429886                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2429886                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.191957                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.191957                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 24811.497447                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24811.497447                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        18096                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        18096                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       448338                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       448338                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  10717749500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10717749500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.184510                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.184510                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 23905.512136                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23905.512136                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1437744                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1437744                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       256641                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       256641                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   8459852500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   8459852500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.151466                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.151466                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 32963.760662                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32963.760662                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        67987                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        67987                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       188654                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       188654                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   5526129500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   5526129500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 29292.405674                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 29292.405674                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  60248495000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999784                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            4038188                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           636992                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.339464                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999784                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999987                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999987                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         33631160                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        33631160                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  60248495000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  60248495000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  60248495000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2135859                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2135859                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2135859                       # number of overall hits
system.cpu1.icache.overall_hits::total        2135859                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         8885                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8885                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         8885                       # number of overall misses
system.cpu1.icache.overall_misses::total         8885                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    229943000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    229943000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    229943000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    229943000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2144744                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2144744                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2144744                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2144744                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004143                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004143                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004143                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004143                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 25879.909961                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 25879.909961                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 25879.909961                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 25879.909961                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         8869                       # number of writebacks
system.cpu1.icache.writebacks::total             8869                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         8885                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         8885                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         8885                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         8885                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    221058000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    221058000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    221058000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    221058000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004143                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004143                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004143                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004143                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 24879.909961                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 24879.909961                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 24879.909961                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 24879.909961                       # average overall mshr miss latency
system.cpu1.icache.replacements                  8869                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2135859                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2135859                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         8885                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8885                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    229943000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    229943000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2144744                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2144744                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004143                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004143                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 25879.909961                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 25879.909961                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         8885                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         8885                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    221058000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    221058000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004143                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004143                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 24879.909961                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 24879.909961                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  60248495000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999759                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2144744                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8885                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           241.389308                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999759                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         17166837                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        17166837                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  60248495000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  60248495000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  60248495000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  60248495000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  60248495000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  60248495000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      4758916                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4758916                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      4758916                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4758916                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1301300                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1301300                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1301300                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1301300                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 107792145000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 107792145000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 107792145000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 107792145000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6060216                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6060216                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6060216                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6060216                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.214728                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.214728                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.214728                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.214728                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82834.200415                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82834.200415                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82834.200415                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82834.200415                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       645868                       # number of writebacks
system.cpu1.dcache.writebacks::total           645868                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       641430                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       641430                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       641430                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       641430                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       659870                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       659870                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       659870                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       659870                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  53414671000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  53414671000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  53414671000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  53414671000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.108886                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.108886                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.108886                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.108886                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 80947.263855                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 80947.263855                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 80947.263855                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 80947.263855                       # average overall mshr miss latency
system.cpu1.dcache.replacements                659853                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       826491                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         826491                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        16403                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16403                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    416554000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    416554000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       842894                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       842894                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.019460                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.019460                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 25394.988722                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 25394.988722                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          303                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          303                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        16100                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        16100                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    387003000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    387003000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.019101                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.019101                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 24037.453416                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24037.453416                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3932425                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3932425                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1284897                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1284897                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 107375591000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 107375591000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5217322                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5217322                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.246275                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.246275                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 83567.469610                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 83567.469610                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       641127                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       641127                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       643770                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       643770                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  53027668000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  53027668000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.123391                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.123391                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 82370.517421                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 82370.517421                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  60248495000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999775                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5418785                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           659869                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.211910                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           193500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999775                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         49141597                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        49141597                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  60248495000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  60248495000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  60248495000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1276545                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              533982                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7344                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               18620                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1836491                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1276545                       # number of overall hits
system.l2.overall_hits::.cpu0.data             533982                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7344                       # number of overall hits
system.l2.overall_hits::.cpu1.data              18620                       # number of overall hits
system.l2.overall_hits::total                 1836491                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            328295                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            103010                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1541                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            641250                       # number of demand (read+write) misses
system.l2.demand_misses::total                1074096                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           328295                       # number of overall misses
system.l2.overall_misses::.cpu0.data           103010                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1541                       # number of overall misses
system.l2.overall_misses::.cpu1.data           641250                       # number of overall misses
system.l2.overall_misses::total               1074096                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  27535075000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   9403899500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    126332000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  52129745500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      89195052000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  27535075000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   9403899500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    126332000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  52129745500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     89195052000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1604840                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          636992                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            8885                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          659870                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2910587                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1604840                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         636992                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           8885                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         659870                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2910587                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.204566                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.161713                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.173438                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.971782                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.369031                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.204566                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.161713                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.173438                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.971782                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.369031                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83872.964864                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 91291.131929                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81980.532122                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 81293.950097                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83041.973902                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83872.964864                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 91291.131929                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81980.532122                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 81293.950097                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83041.973902                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              686392                       # number of writebacks
system.l2.writebacks::total                    686392                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst       328295                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       103010                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1541                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       641250                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1074096                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       328295                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       103010                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1541                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       641250                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1074096                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  24252125000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   8373799500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    110922000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  45717255500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  78454102000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  24252125000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   8373799500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    110922000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  45717255500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  78454102000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.204566                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.161713                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.173438                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.971782                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.369031                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.204566                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.161713                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.173438                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.971782                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.369031                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73872.964864                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 81291.131929                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71980.532122                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 71293.965692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73041.983212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73872.964864                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 81291.131929                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71980.532122                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 71293.965692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73041.983212                       # average overall mshr miss latency
system.l2.replacements                        1074006                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1037661                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1037661                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1037661                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1037661                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1613693                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1613693                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1613693                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1613693                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          565                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           565                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data           145373                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5143                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                150516                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          43281                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         638627                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              681908                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3702451000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  51909504500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   55611955500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       188654                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       643770                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            832424                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.229420                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.992011                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.819183                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 85544.488344                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 81282.978170                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81553.458091                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        43281                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       638627                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         681908                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3269641000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  45523244500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  48792885500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.229420                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.992011                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.819183                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 75544.488344                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 71282.993829                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71553.472756                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1276545                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7344                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1283889                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       328295                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1541                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           329836                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  27535075000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    126332000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  27661407000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1604840                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         8885                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1613725                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.204566                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.173438                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.204394                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83872.964864                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81980.532122                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83864.123383                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       328295                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1541                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       329836                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  24252125000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    110922000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  24363047000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.204566                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.173438                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.204394                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73872.964864                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71980.532122                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73864.123383                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       388609                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        13477                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            402086                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        59729                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2623                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           62352                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   5701448500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    220241000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5921689500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       448338                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        16100                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        464438                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.133223                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.162919                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.134253                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95455.281354                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 83965.306900                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94971.925520                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        59729                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2623                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        62352                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   5104158500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    194011000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5298169500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.133223                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.162919                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.134253                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 85455.281354                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 73965.306900                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84971.925520                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  60248495000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.542634                       # Cycle average of tags in use
system.l2.tags.total_refs                     5820543                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1075030                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.414308                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.834232                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      123.193592                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      132.728138                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.634485                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      735.152188                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.029135                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.120306                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.129617                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002573                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.717922                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999553                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          148                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          658                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           85                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           93                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  47643902                       # Number of tag accesses
system.l2.tags.data_accesses                 47643902                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  60248495000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst      21010880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       6592640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         98624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      41040000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           68742144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     21010880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        98624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      21109504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     43929088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        43929088                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         328295                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         103010                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1541                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         641250                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1074096                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       686392                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             686392                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        348737010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        109424144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1636954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        681178841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1140976949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    348737010                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1636954                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        350373964                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      729131707                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            729131707                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      729131707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       348737010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       109424144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1636954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       681178841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1870108656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    686240.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    328295.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     98397.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1541.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    641247.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000221976500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        42768                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        42768                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2755636                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             644437                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1074096                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     686392                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1074096                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   686392                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   4616                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   152                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             49227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             43251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             56446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             69926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             79834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             56999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             43553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             72154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             92618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             66466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            62745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           109024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           130846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            49900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            43372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            43119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             42432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             42461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             42415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             42285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             42388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             42598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             42477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             42481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             42413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             49448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            42346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            42350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            42322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            42768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            42454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            42576                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14141110250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5347400000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             34193860250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13222.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31972.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   845040                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  602923                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1074096                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               686392                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  788056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  268105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   12806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     508                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  39376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  43051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  43140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  43102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  43104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  43124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  43065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  43121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  43154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  43269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  43018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  43020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  43002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  42850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  42817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  42769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       307723                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    365.141897                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   204.731782                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   373.324235                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       110246     35.83%     35.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        68288     22.19%     58.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        24932      8.10%     66.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        13122      4.26%     70.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10156      3.30%     73.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         9089      2.95%     76.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8152      2.65%     79.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8368      2.72%     82.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        55370     17.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       307723                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        42768                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.006313                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.523292                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.578301                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          42265     98.82%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           383      0.90%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            73      0.17%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           18      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            6      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            6      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            7      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         42768                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        42768                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.045034                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.041447                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.359111                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            42055     98.33%     98.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               67      0.16%     98.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              136      0.32%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              454      1.06%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               55      0.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         42768                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               68446720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  295424                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                43917696                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                68742144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             43929088                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1136.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       728.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1140.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    729.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.69                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   60248441500                       # Total gap between requests
system.mem_ctrls.avgGap                      34222.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     21010880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      6297408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        98624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     41039808                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     43917696                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 348737009.945227682590                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 104523905.534901738167                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1636953.752952667186                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 681175654.263231039047                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 728942623.380052924156                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       328295                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       103010                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1541                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       641250                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       686392                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  10752993750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   4150772750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     47709000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  19242384750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1497315137000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32754.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     40294.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30959.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     30007.62                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2181428.60                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1186161060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            630440580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          4270362600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1809653940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4755469680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      27030895110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        372563040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        40055546010                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        664.838948                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    719428250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2011620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  57517446750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1011038280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            537368205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3365724600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1772383140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4755469680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      26172147360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1095719040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        38709850305                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        642.503191                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2594966750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2011620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  55641908250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  60248495000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           2078163                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1724053                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1613693                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          646782                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           832424                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          832423                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1613725                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       464438                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      4814504                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1910960                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        26639                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1979592                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8731695                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    205418496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     65842240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1136256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     83567168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              355964160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1074006                       # Total snoops (count)
system.tol2bus.snoopTraffic                  43929088                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3984593                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000381                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.019508                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3983076     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1517      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3984593                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5561908500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         994700686                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          13343967                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         955558858                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2407316387                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  60248495000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
