// Seed: 4016552879
module module_0 ();
endmodule
module module_1 #(
    parameter id_9 = 32'd36
) (
    output supply1 id_0,
    input wor id_1,
    output wor id_2,
    input wire id_3,
    output uwire id_4,
    output supply0 id_5,
    input tri0 id_6,
    output tri0 id_7,
    output tri1 id_8,
    input tri1 _id_9,
    output supply0 id_10,
    output tri1 id_11,
    input wor id_12,
    output supply0 id_13,
    input tri0 id_14,
    input supply0 id_15,
    output wor id_16,
    input uwire id_17
);
  logic [7:0][id_9] id_19;
  ;
  and primCall (id_0, id_1, id_12, id_14, id_15, id_17, id_19, id_3, id_6);
  module_0 modCall_1 ();
endmodule
