{"Source Block": ["hdl/library/common/up_clock_mon.v@82:109@HdlStmProcess", "      up_count_running_m2 <= up_count_running_m1;\n      up_count_running_m3 <= up_count_running_m2;\n    end\n  end\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_d_count <= 'd0;\n      up_count_run <= 1'b0;\n    end else begin\n      if (up_count_running_m3 == 1'b0) begin\n        up_count_run <= 1'b1;\n      end else if (up_count == 'h00) begin\n        up_count_run <= 1'b0;\n      end\n\n      if (up_count_capture_s == 1'b1) begin\n        up_d_count <= d_count;\n      end else if (up_count == 'h00 && up_count_running_m3 == 1'b0) begin\n        up_d_count <= 'h00;\n      end\n    end\n  end\n\n  always @(posedge up_clk) begin\n    if (up_count_run == 1'b0) begin\n      up_count <= 'h01;\n    end else begin\n"], "Clone Blocks": [["hdl/library/common/up_clock_mon.v@70:90", "  // processor reference\n\n  // Capture on the falling edge of running\n  assign up_count_capture_s = up_count_running_m3 == 1'b1 && up_count_running_m2 == 1'b0;\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_count_running_m1 <= 1'b0;\n      up_count_running_m2 <= 1'b0;\n      up_count_running_m3 <= 1'b0;\n    end else begin\n      up_count_running_m1 <= d_count_run_m3;\n      up_count_running_m2 <= up_count_running_m1;\n      up_count_running_m3 <= up_count_running_m2;\n    end\n  end\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_d_count <= 'd0;\n      up_count_run <= 1'b0;\n"]], "Diff Content": {"Delete": [[100, "      end else if (up_count == 'h00 && up_count_running_m3 == 1'b0) begin\n"]], "Add": [[100, "      end else if (up_count == 'h00 && up_count_run != up_count_running_m3) begin\n"]]}}