 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 10
Design : UART_RX
Version: K-2015.06
Date   : Tue Dec 13 02:41:11 2022
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U_edge_bit_counter/edge_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: U_edge_bit_counter/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_RX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_edge_bit_counter/edge_cnt_reg[3]/CK (DFFRX4M)         0.00       0.00 r
  U_edge_bit_counter/edge_cnt_reg[3]/QN (DFFRX4M)         0.60       0.60 r
  U_edge_bit_counter/U27/Y (OAI32X2M)                     0.23       0.82 f
  U_edge_bit_counter/edge_cnt_reg[3]/D (DFFRX4M)          0.00       0.82 f
  data arrival time                                                  0.82

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U_edge_bit_counter/edge_cnt_reg[3]/CK (DFFRX4M)         0.00       0.05 r
  library hold time                                      -0.03       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: U_edge_bit_counter/edge_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: U_edge_bit_counter/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_RX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_edge_bit_counter/edge_cnt_reg[1]/CK (DFFRX4M)         0.00       0.00 r
  U_edge_bit_counter/edge_cnt_reg[1]/QN (DFFRX4M)         0.70       0.70 r
  U_edge_bit_counter/U30/Y (OAI21X2M)                     0.30       1.00 f
  U_edge_bit_counter/edge_cnt_reg[1]/D (DFFRX4M)          0.00       1.00 f
  data arrival time                                                  1.00

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U_edge_bit_counter/edge_cnt_reg[1]/CK (DFFRX4M)         0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: U_edge_bit_counter/bit_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: U_edge_bit_counter/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_RX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_edge_bit_counter/bit_cnt_reg[3]/CK (DFFRX2M)          0.00       0.00 r
  U_edge_bit_counter/bit_cnt_reg[3]/QN (DFFRX2M)          0.70       0.70 r
  U_edge_bit_counter/U23/Y (OAI21X2M)                     0.30       1.00 f
  U_edge_bit_counter/bit_cnt_reg[3]/D (DFFRX2M)           0.00       1.00 f
  data arrival time                                                  1.00

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U_edge_bit_counter/bit_cnt_reg[3]/CK (DFFRX2M)          0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: U_edge_bit_counter/bit_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: U_edge_bit_counter/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_RX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_edge_bit_counter/bit_cnt_reg[1]/CK (DFFRX4M)          0.00       0.00 r
  U_edge_bit_counter/bit_cnt_reg[1]/QN (DFFRX4M)          0.59       0.59 r
  U_edge_bit_counter/U22/Y (OAI2BB2X1M)                   0.42       1.01 f
  U_edge_bit_counter/bit_cnt_reg[1]/D (DFFRX4M)           0.00       1.01 f
  data arrival time                                                  1.01

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U_edge_bit_counter/bit_cnt_reg[1]/CK (DFFRX4M)          0.00       0.05 r
  library hold time                                      -0.06      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: U_strt_check/strt_glitch_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: U_strt_check/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_RX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_strt_check/strt_glitch_reg/CK (DFFRQX2M)              0.00       0.00 r
  U_strt_check/strt_glitch_reg/Q (DFFRQX2M)               0.68       0.68 f
  U_strt_check/U2/Y (AO2B2X2M)                            0.37       1.04 f
  U_strt_check/strt_glitch_reg/D (DFFRQX2M)               0.00       1.04 f
  data arrival time                                                  1.04

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U_strt_check/strt_glitch_reg/CK (DFFRQX2M)              0.00       0.05 r
  library hold time                                      -0.03       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: U_edge_bit_counter/edge_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: U_edge_bit_counter/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_RX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_edge_bit_counter/edge_cnt_reg[2]/CK (DFFRX4M)         0.00       0.00 r
  U_edge_bit_counter/edge_cnt_reg[2]/QN (DFFRX4M)         0.78       0.78 r
  U_edge_bit_counter/U17/Y (OAI21X2M)                     0.33       1.11 f
  U_edge_bit_counter/edge_cnt_reg[2]/D (DFFRX4M)          0.00       1.11 f
  data arrival time                                                  1.11

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U_edge_bit_counter/edge_cnt_reg[2]/CK (DFFRX4M)         0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: U_data_sampling/samp3_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: U_data_sampling/samp3_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_RX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_data_sampling/samp3_reg/CK (DFFQX2M)                  0.00       0.00 r
  U_data_sampling/samp3_reg/Q (DFFQX2M)                   0.57       0.57 f
  U_data_sampling/U17/Y (OAI2BB2X1M)                      0.49       1.06 f
  U_data_sampling/samp3_reg/D (DFFQX2M)                   0.00       1.06 f
  data arrival time                                                  1.06

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U_data_sampling/samp3_reg/CK (DFFQX2M)                  0.00       0.05 r
  library hold time                                      -0.13      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: U_Stop_check/stp_err_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: U_Stop_check/stp_err_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_RX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_Stop_check/stp_err_reg/CK (DFFRQX2M)                  0.00       0.00 r
  U_Stop_check/stp_err_reg/Q (DFFRQX2M)                   0.68       0.68 f
  U_Stop_check/U2/Y (OAI2BB2X1M)                          0.50       1.18 f
  U_Stop_check/stp_err_reg/D (DFFRQX2M)                   0.00       1.18 f
  data arrival time                                                  1.18

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U_Stop_check/stp_err_reg/CK (DFFRQX2M)                  0.00       0.05 r
  library hold time                                      -0.07      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: U_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: U_edge_bit_counter/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_RX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRX4M)         0.00       0.00 r
  U_edge_bit_counter/edge_cnt_reg[0]/QN (DFFRX4M)         0.79       0.79 r
  U_edge_bit_counter/U15/Y (OAI22X1M)                     0.43       1.22 f
  U_edge_bit_counter/edge_cnt_reg[0]/D (DFFRX4M)          0.00       1.22 f
  data arrival time                                                  1.22

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRX4M)         0.00       0.05 r
  library hold time                                      -0.06      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: U_data_sampling/samp1_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: U_data_sampling/samp1_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_RX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_data_sampling/samp1_reg/CK (DFFQX2M)                  0.00       0.00 r
  U_data_sampling/samp1_reg/Q (DFFQX2M)                   0.66       0.66 f
  U_data_sampling/U15/Y (OAI2BB2X1M)                      0.53       1.19 f
  U_data_sampling/samp1_reg/D (DFFQX2M)                   0.00       1.19 f
  data arrival time                                                  1.19

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U_data_sampling/samp1_reg/CK (DFFQX2M)                  0.00       0.05 r
  library hold time                                      -0.13      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


1
