

================================================================
== Vivado HLS Report for 'k2c_matmul'
================================================================
* Date:           Mon Apr  8 23:08:02 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        vlsiProject
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.256|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |    ?|    ?|        66|          -|          -|     ?|    no    |
        | + Loop 1.1      |   64|   64|         1|          -|          -|    64|    no    |
        |- Loop 2         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1      |    ?|    ?|       770|          -|          -|     ?|    no    |
        |  ++ Loop 2.1.1  |  768|  768|        12|          -|          -|    64|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    422|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    164|
|Register         |        -|      -|     667|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      6|    1015|   1297|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |check_best_model_cud_U6  |check_best_model_cud  |        0|      2|  205|  390|
    |check_best_model_dEe_U7  |check_best_model_dEe  |        0|      3|  143|  321|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      5|  348|  711|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |check_best_model_eOg_U8  |check_best_model_eOg  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |col_1_fu_199_p2      |     +    |      0|  0|  15|           7|           1|
    |i_9_fu_224_p2        |     +    |      0|  0|  71|           1|          64|
    |j_1_fu_298_p2        |     +    |      0|  0|  15|           7|           1|
    |k_1_fu_251_p2        |     +    |      0|  0|  71|           1|          64|
    |row_1_fu_165_p2      |     +    |      0|  0|  71|          64|           1|
    |sum1_fu_257_p2       |     +    |      0|  0|  12|          12|          12|
    |sum2_fu_314_p2       |     +    |      0|  0|  17|          13|          13|
    |sum4_fu_304_p2       |     +    |      0|  0|  12|          12|          12|
    |sum_fu_205_p2        |     +    |      0|  0|  17|          13|          13|
    |tmp1_fu_279_p2       |     +    |      0|  0|  12|          12|          12|
    |exitcond1_fu_246_p2  |   icmp   |      0|  0|  29|          64|          64|
    |exitcond2_fu_219_p2  |   icmp   |      0|  0|  29|          64|          64|
    |exitcond3_fu_193_p2  |   icmp   |      0|  0|  11|           7|           8|
    |exitcond4_fu_160_p2  |   icmp   |      0|  0|  29|          64|          64|
    |exitcond_fu_292_p2   |   icmp   |      0|  0|  11|           7|           8|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 422|         348|         401|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |C_address0   |  15|          3|   12|         36|
    |C_d0         |  15|          3|   32|         96|
    |ap_NS_fsm    |  89|         18|    1|         18|
    |col_reg_108  |   9|          2|    7|         14|
    |i_reg_119    |   9|          2|   64|        128|
    |j_reg_141    |   9|          2|    7|         14|
    |k_reg_130    |   9|          2|   64|        128|
    |row_reg_97   |   9|          2|   64|        128|
    +-------------+----+-----------+-----+-----------+
    |Total        | 164|         34|  251|        562|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |B_addr_reg_403     |  11|   0|   11|          0|
    |B_load_1_reg_431   |  32|   0|   32|          0|
    |B_load_reg_436     |  32|   0|   32|          0|
    |C_addr_1_reg_426   |  12|   0|   12|          0|
    |C_load_reg_446     |  32|   0|   32|          0|
    |ap_CS_fsm          |  17|   0|   17|          0|
    |col_reg_108        |   7|   0|    7|          0|
    |i_9_reg_380        |  64|   0|   64|          0|
    |i_reg_119          |  64|   0|   64|          0|
    |inneridx_reg_390   |  12|   0|   12|          0|
    |j_1_reg_416        |   7|   0|    7|          0|
    |j_reg_141          |   7|   0|    7|          0|
    |k_1_reg_398        |  64|   0|   64|          0|
    |k_reg_130          |  64|   0|   64|          0|
    |outrowidx_reg_385  |   7|   0|   13|          6|
    |row_1_reg_349      |  64|   0|   64|          0|
    |row_reg_97         |  64|   0|   64|          0|
    |tmp1_reg_408       |  12|   0|   12|          0|
    |tmp_15_reg_359     |  12|   0|   12|          0|
    |tmp_16_reg_364     |  12|   0|   12|          0|
    |tmp_4_reg_441      |  32|   0|   32|          0|
    |tmp_6_reg_451      |  32|   0|   32|          0|
    |tmp_reg_354        |   7|   0|   13|          6|
    +-------------------+----+----+-----+-----------+
    |Total              | 667|   0|  679|         12|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |  k2c_matmul  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |  k2c_matmul  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |  k2c_matmul  | return value |
|ap_done     | out |    1| ap_ctrl_hs |  k2c_matmul  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |  k2c_matmul  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |  k2c_matmul  | return value |
|C_address0  | out |   12|  ap_memory |       C      |     array    |
|C_ce0       | out |    1|  ap_memory |       C      |     array    |
|C_we0       | out |    1|  ap_memory |       C      |     array    |
|C_d0        | out |   32|  ap_memory |       C      |     array    |
|C_q0        |  in |   32|  ap_memory |       C      |     array    |
|A_address0  | out |   11|  ap_memory |       A      |     array    |
|A_ce0       | out |    1|  ap_memory |       A      |     array    |
|A_q0        |  in |   32|  ap_memory |       A      |     array    |
|A_address1  | out |   11|  ap_memory |       A      |     array    |
|A_ce1       | out |    1|  ap_memory |       A      |     array    |
|A_q1        |  in |   32|  ap_memory |       A      |     array    |
|B_offset    |  in |   64|   ap_none  |   B_offset   |    scalar    |
|outrows     |  in |   64|   ap_none  |    outrows   |    scalar    |
|innerdim    |  in |   64|   ap_none  |   innerdim   |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

