library ieee;
use ieee.std_logic_1164.all;

entity waterControl is
port(
	clk: in std_logic;
	sw_seleccion: in  std_logic
	

);
end waterControl;


architecture behavior of waterControl is
signal led: integer;

begin 
process(clk)
	begin
		if rising_edge(clk) then	
	
			if sw_seleccion='1' then
				led<=1;
				
			else
				led<=0;
			
			
			end if;
		
		
		end if;


end process;



end architecture behavior;
