Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: keypad.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "keypad.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "keypad"
Output Format                      : NGC
Target Device                      : xc3s400-5-pq208

---- Source Options
Top Module Name                    : keypad
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "keypad.v" in library work
Module <keypad> compiled
No errors in compilation
Analysis of file <"keypad.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <keypad> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <keypad>.
Module <keypad> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <c1> in unit <keypad>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <c1> in unit <keypad>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <c1> in unit <keypad>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <c1> in unit <keypad>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <c1> in unit <keypad>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <c2> in unit <keypad>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <c2> in unit <keypad>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <c2> in unit <keypad>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <c2> in unit <keypad>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <c2> in unit <keypad>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <c3> in unit <keypad>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <c3> in unit <keypad>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <c3> in unit <keypad>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <c3> in unit <keypad>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <c3> in unit <keypad>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <c4> in unit <keypad>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <c4> in unit <keypad>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <c4> in unit <keypad>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <c4> in unit <keypad>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <c4> in unit <keypad>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <keypad>.
    Related source file is "keypad.v".
WARNING:Xst:646 - Signal <temp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bclk1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bclk> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <rowtemp>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | 1110                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <disptemp>.
WARNING:Xst:737 - Found 8-bit latch for signal <disp>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 4-bit register for signal <row>.
    Found 16-bit register for signal <disptemp>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  20 D-type flip-flop(s).
Unit <keypad> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 2
 16-bit register                                       : 1
 4-bit register                                        : 1
# Latches                                              : 1
 8-bit latch                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <rowtemp/FSM> on signal <rowtemp[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 1110  | 1110
 1101  | 1101
 1011  | 1011
 0111  | 0111
-------------------
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <disptemp_13> of sequential type is unconnected in block <keypad>.
WARNING:Xst:2677 - Node <disptemp_13> of sequential type is unconnected in block <keypad>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Registers                                            : 19
 Flip-Flops                                            : 19
# Latches                                              : 1
 8-bit latch                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <7> (without init value) has a constant value of 0 in block <LPM_LATCH_1>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <keypad> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block keypad, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 23
 Flip-Flops                                            : 23

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : keypad.ngr
Top Level Output File Name         : keypad
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 24

Cell Usage :
# BELS                             : 89
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 9
#      LUT2_L                      : 10
#      LUT3                        : 7
#      LUT4                        : 53
#      LUT4_D                      : 1
#      LUT4_L                      : 4
#      MUXF5                       : 2
#      VCC                         : 1
# FlipFlops/Latches                : 30
#      FD                          : 19
#      FDE                         : 4
#      LD                          : 7
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 5
#      OBUF                        : 18
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-5 

 Number of Slices:                       47  out of   3584     1%  
 Number of Slice Flip Flops:             23  out of   7168     0%  
 Number of 4 input LUTs:                 85  out of   7168     1%  
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of    141    17%  
    IOB Flip Flops:                       7
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 23    |
disp_or0000(disp_or000032:O)       | NONE(*)(disp_0)        | 7     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.037ns (Maximum Frequency: 247.693MHz)
   Minimum input arrival time before clock: 5.588ns
   Maximum output required time after clock: 6.216ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.037ns (frequency: 247.693MHz)
  Total number of paths / destination ports: 120 / 23
-------------------------------------------------------------------------
Delay:               4.037ns (Levels of Logic = 2)
  Source:            rowtemp_FSM_FFd3 (FF)
  Destination:       disptemp_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: rowtemp_FSM_FFd3 to disptemp_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              12   0.626   1.245  rowtemp_FSM_FFd3 (rowtemp_FSM_FFd3)
     LUT4_D:I0->O         14   0.479   1.032  disptemp_mux0000<15>14 (disptemp_mux0000<15>14)
     LUT4:I3->O            1   0.479   0.000  disptemp_mux0000<9>1 (disptemp_mux0000<9>)
     FD:D                      0.176          disptemp_6
    ----------------------------------------
    Total                      4.037ns (1.760ns logic, 2.277ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 154 / 19
-------------------------------------------------------------------------
Offset:              5.588ns (Levels of Logic = 4)
  Source:            key0 (PAD)
  Destination:       disptemp_3 (FF)
  Destination Clock: clk rising

  Data Path: key0 to disptemp_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   0.715   1.305  c1 (bkey0)
     LUT4:I0->O            8   0.479   1.216  disptemp_mux0000<0>11 (N1)
     LUT4:I0->O            1   0.479   0.740  disptemp_mux0000<10>11_SW3 (N15)
     LUT4:I2->O            1   0.479   0.000  disptemp_mux0000<8>1 (disptemp_mux0000<8>)
     FD:D                      0.176          disptemp_7
    ----------------------------------------
    Total                      5.588ns (2.328ns logic, 3.260ns route)
                                       (41.7% logic, 58.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'disp_or0000'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              6.141ns (Levels of Logic = 1)
  Source:            disp_6 (LATCH)
  Destination:       disp<6> (PAD)
  Source Clock:      disp_or0000 falling

  Data Path: disp_6 to disp<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.551   0.681  disp_6 (disp_6)
     OBUF:I->O                 4.909          disp_6_OBUF (disp<6>)
    ----------------------------------------
    Total                      6.141ns (5.460ns logic, 0.681ns route)
                                       (88.9% logic, 11.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              6.216ns (Levels of Logic = 1)
  Source:            row_3 (FF)
  Destination:       row<3> (PAD)
  Source Clock:      clk rising

  Data Path: row_3 to row<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.626   0.681  row_3 (row_3)
     OBUF:I->O                 4.909          row_3_OBUF (row<3>)
    ----------------------------------------
    Total                      6.216ns (5.535ns logic, 0.681ns route)
                                       (89.0% logic, 11.0% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.14 secs
 
--> 

Total memory usage is 4513560 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    2 (   0 filtered)

