#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000204c405bb00 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v00000204c40f1550_0 .net "PC", 31 0, L_00000204c417b370;  1 drivers
v00000204c40f1eb0_0 .net "cycles_consumed", 31 0, v00000204c40f30d0_0;  1 drivers
v00000204c40f1870_0 .var "input_clk", 0 0;
v00000204c40f1910_0 .var "rst", 0 0;
S_00000204c3e89f80 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_00000204c405bb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_00000204c4031340 .functor NOR 1, v00000204c40f1870_0, v00000204c40dcc00_0, C4<0>, C4<0>;
L_00000204c4030bd0 .functor AND 1, v00000204c40c4760_0, v00000204c40c4300_0, C4<1>, C4<1>;
L_00000204c4030a80 .functor AND 1, L_00000204c4030bd0, L_00000204c40f19b0, C4<1>, C4<1>;
L_00000204c40308c0 .functor AND 1, v00000204c40b2ca0_0, v00000204c40b31a0_0, C4<1>, C4<1>;
L_00000204c4030930 .functor AND 1, L_00000204c40308c0, L_00000204c40f1a50, C4<1>, C4<1>;
L_00000204c40309a0 .functor AND 1, v00000204c40dca20_0, v00000204c40dc3e0_0, C4<1>, C4<1>;
L_00000204c4031260 .functor AND 1, L_00000204c40309a0, L_00000204c40f1af0, C4<1>, C4<1>;
L_00000204c4030cb0 .functor AND 1, v00000204c40c4760_0, v00000204c40c4300_0, C4<1>, C4<1>;
L_00000204c40301c0 .functor AND 1, L_00000204c4030cb0, L_00000204c40f2810, C4<1>, C4<1>;
L_00000204c40313b0 .functor AND 1, v00000204c40b2ca0_0, v00000204c40b31a0_0, C4<1>, C4<1>;
L_00000204c402f900 .functor AND 1, L_00000204c40313b0, L_00000204c40f29f0, C4<1>, C4<1>;
L_00000204c402f9e0 .functor AND 1, v00000204c40dca20_0, v00000204c40dc3e0_0, C4<1>, C4<1>;
L_00000204c402fa50 .functor AND 1, L_00000204c402f9e0, L_00000204c40f2b30, C4<1>, C4<1>;
L_00000204c40f5860 .functor NOT 1, L_00000204c4031340, C4<0>, C4<0>, C4<0>;
L_00000204c40f5630 .functor NOT 1, L_00000204c4031340, C4<0>, C4<0>, C4<0>;
L_00000204c415b150 .functor NOT 1, L_00000204c4031340, C4<0>, C4<0>, C4<0>;
L_00000204c415bb60 .functor NOT 1, L_00000204c4031340, C4<0>, C4<0>, C4<0>;
L_00000204c415bc40 .functor NOT 1, L_00000204c4031340, C4<0>, C4<0>, C4<0>;
L_00000204c417b370 .functor BUFZ 32, v00000204c40db580_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000204c40dee60_0 .net "EX1_ALU_OPER1", 31 0, L_00000204c40f5e80;  1 drivers
v00000204c40e0260_0 .net "EX1_ALU_OPER2", 31 0, L_00000204c415b070;  1 drivers
v00000204c40df5e0_0 .net "EX1_PC", 31 0, v00000204c40c2fa0_0;  1 drivers
v00000204c40e0940_0 .net "EX1_PFC", 31 0, v00000204c40c1c40_0;  1 drivers
v00000204c40dec80_0 .net "EX1_PFC_to_IF", 31 0, L_00000204c40f0470;  1 drivers
v00000204c40e0120_0 .net "EX1_forward_to_B", 31 0, v00000204c40c1060_0;  1 drivers
v00000204c40dff40_0 .net "EX1_is_beq", 0 0, v00000204c40c0b60_0;  1 drivers
v00000204c40e0da0_0 .net "EX1_is_bne", 0 0, v00000204c40c2be0_0;  1 drivers
v00000204c40df680_0 .net "EX1_is_jal", 0 0, v00000204c40c1880_0;  1 drivers
v00000204c40dfea0_0 .net "EX1_is_jr", 0 0, v00000204c40c0d40_0;  1 drivers
v00000204c40e03a0_0 .net "EX1_is_oper2_immed", 0 0, v00000204c40c2140_0;  1 drivers
v00000204c40e0e40_0 .net "EX1_memread", 0 0, v00000204c40c3040_0;  1 drivers
v00000204c40df9a0_0 .net "EX1_memwrite", 0 0, v00000204c40c1ec0_0;  1 drivers
v00000204c40dfae0_0 .net "EX1_opcode", 11 0, v00000204c40c25a0_0;  1 drivers
v00000204c40e0bc0_0 .net "EX1_predicted", 0 0, v00000204c40c1f60_0;  1 drivers
v00000204c40e0c60_0 .net "EX1_rd_ind", 4 0, v00000204c40c1740_0;  1 drivers
v00000204c40df2c0_0 .net "EX1_rd_indzero", 0 0, v00000204c40c1100_0;  1 drivers
v00000204c40e0760_0 .net "EX1_regwrite", 0 0, v00000204c40c2280_0;  1 drivers
v00000204c40def00_0 .net "EX1_rs1", 31 0, v00000204c40c2c80_0;  1 drivers
v00000204c40e09e0_0 .net "EX1_rs1_ind", 4 0, v00000204c40c16a0_0;  1 drivers
v00000204c40df0e0_0 .net "EX1_rs2", 31 0, v00000204c40c2000_0;  1 drivers
v00000204c40e0d00_0 .net "EX1_rs2_ind", 4 0, v00000204c40c0ca0_0;  1 drivers
v00000204c40df180_0 .net "EX1_rs2_out", 31 0, L_00000204c415aa50;  1 drivers
v00000204c40df220_0 .net "EX2_ALU_OPER1", 31 0, v00000204c40c4580_0;  1 drivers
v00000204c40e0a80_0 .net "EX2_ALU_OPER2", 31 0, v00000204c40c3d60_0;  1 drivers
v00000204c40e0ee0_0 .net "EX2_ALU_OUT", 31 0, L_00000204c40ef4d0;  1 drivers
v00000204c40debe0_0 .net "EX2_PC", 31 0, v00000204c40c3900_0;  1 drivers
v00000204c40df720_0 .net "EX2_PFC_to_IF", 31 0, v00000204c40c4120_0;  1 drivers
v00000204c40dffe0_0 .net "EX2_forward_to_B", 31 0, v00000204c40c3860_0;  1 drivers
v00000204c40e1200_0 .net "EX2_is_beq", 0 0, v00000204c40c37c0_0;  1 drivers
v00000204c40df400_0 .net "EX2_is_bne", 0 0, v00000204c40c39a0_0;  1 drivers
v00000204c40ded20_0 .net "EX2_is_jal", 0 0, v00000204c40c3a40_0;  1 drivers
v00000204c40df4a0_0 .net "EX2_is_jr", 0 0, v00000204c40c3e00_0;  1 drivers
v00000204c40e0b20_0 .net "EX2_is_oper2_immed", 0 0, v00000204c40c41c0_0;  1 drivers
v00000204c40e0f80_0 .net "EX2_memread", 0 0, v00000204c40c3ea0_0;  1 drivers
v00000204c40e1020_0 .net "EX2_memwrite", 0 0, v00000204c40c4440_0;  1 drivers
v00000204c40e10c0_0 .net "EX2_opcode", 11 0, v00000204c40c3400_0;  1 drivers
v00000204c40e0440_0 .net "EX2_predicted", 0 0, v00000204c40c44e0_0;  1 drivers
v00000204c40df860_0 .net "EX2_rd_ind", 4 0, v00000204c40c3f40_0;  1 drivers
v00000204c40e1160_0 .net "EX2_rd_indzero", 0 0, v00000204c40c4300_0;  1 drivers
v00000204c40df540_0 .net "EX2_regwrite", 0 0, v00000204c40c4760_0;  1 drivers
v00000204c40df900_0 .net "EX2_rs1", 31 0, v00000204c40c34a0_0;  1 drivers
v00000204c40e0800_0 .net "EX2_rs1_ind", 4 0, v00000204c40c30e0_0;  1 drivers
v00000204c40e0080_0 .net "EX2_rs2_ind", 4 0, v00000204c40c3180_0;  1 drivers
v00000204c40e0300_0 .net "EX2_rs2_out", 31 0, v00000204c40c3220_0;  1 drivers
v00000204c40dfa40_0 .net "ID_INST", 31 0, v00000204c40c55d0_0;  1 drivers
v00000204c40df040_0 .net "ID_PC", 31 0, v00000204c40c5710_0;  1 drivers
v00000204c40e04e0_0 .net "ID_PFC_to_EX", 31 0, L_00000204c40eca50;  1 drivers
v00000204c40dfb80_0 .net "ID_PFC_to_IF", 31 0, L_00000204c40edc70;  1 drivers
v00000204c40dfc20_0 .net "ID_forward_to_B", 31 0, L_00000204c40edbd0;  1 drivers
v00000204c40dfcc0_0 .net "ID_is_beq", 0 0, L_00000204c40ee350;  1 drivers
v00000204c40deaa0_0 .net "ID_is_bne", 0 0, L_00000204c40ee670;  1 drivers
v00000204c40dfd60_0 .net "ID_is_j", 0 0, L_00000204c40ed950;  1 drivers
v00000204c40e0580_0 .net "ID_is_jal", 0 0, L_00000204c40eceb0;  1 drivers
v00000204c40e01c0_0 .net "ID_is_jr", 0 0, L_00000204c40ed450;  1 drivers
v00000204c40e0620_0 .net "ID_is_oper2_immed", 0 0, L_00000204c40f4e50;  1 drivers
v00000204c40e06c0_0 .net "ID_memread", 0 0, L_00000204c40ec2d0;  1 drivers
v00000204c40deb40_0 .net "ID_memwrite", 0 0, L_00000204c40ec370;  1 drivers
v00000204c40dedc0_0 .net "ID_opcode", 11 0, v00000204c40da040_0;  1 drivers
v00000204c40defa0_0 .net "ID_predicted", 0 0, v00000204c40c8af0_0;  1 drivers
v00000204c40e15c0_0 .net "ID_rd_ind", 4 0, v00000204c40d9f00_0;  1 drivers
v00000204c40e17a0_0 .net "ID_regwrite", 0 0, L_00000204c40ec050;  1 drivers
v00000204c40e12a0_0 .net "ID_rs1", 31 0, v00000204c40cd2d0_0;  1 drivers
v00000204c40e1660_0 .net "ID_rs1_ind", 4 0, v00000204c40db620_0;  1 drivers
v00000204c40e1700_0 .net "ID_rs2", 31 0, v00000204c40ccf10_0;  1 drivers
v00000204c40e1340_0 .net "ID_rs2_ind", 4 0, v00000204c40da400_0;  1 drivers
v00000204c40e13e0_0 .net "IF_INST", 31 0, L_00000204c40f5080;  1 drivers
v00000204c40e1840_0 .net "IF_pc", 31 0, v00000204c40db580_0;  1 drivers
v00000204c40e1980_0 .net "MEM_ALU_OUT", 31 0, v00000204c40b36a0_0;  1 drivers
v00000204c40e18e0_0 .net "MEM_Data_mem_out", 31 0, v00000204c40dd560_0;  1 drivers
v00000204c40e1480_0 .net "MEM_memread", 0 0, v00000204c40b1b20_0;  1 drivers
v00000204c40e1520_0 .net "MEM_memwrite", 0 0, v00000204c40b1080_0;  1 drivers
v00000204c40f26d0_0 .net "MEM_opcode", 11 0, v00000204c40b3740_0;  1 drivers
v00000204c40f23b0_0 .net "MEM_rd_ind", 4 0, v00000204c40b2ac0_0;  1 drivers
v00000204c40f1ff0_0 .net "MEM_rd_indzero", 0 0, v00000204c40b31a0_0;  1 drivers
v00000204c40f2450_0 .net "MEM_regwrite", 0 0, v00000204c40b2ca0_0;  1 drivers
v00000204c40f1370_0 .net "MEM_rs2", 31 0, v00000204c40b2160_0;  1 drivers
v00000204c40f2c70_0 .net "PC", 31 0, L_00000204c417b370;  alias, 1 drivers
v00000204c40f3350_0 .net "STALL_ID1_FLUSH", 0 0, v00000204c40c8870_0;  1 drivers
v00000204c40f2090_0 .net "STALL_ID2_FLUSH", 0 0, v00000204c40c93b0_0;  1 drivers
v00000204c40f33f0_0 .net "STALL_IF_FLUSH", 0 0, v00000204c40cc0b0_0;  1 drivers
v00000204c40f2d10_0 .net "WB_ALU_OUT", 31 0, v00000204c40dc980_0;  1 drivers
v00000204c40f3490_0 .net "WB_Data_mem_out", 31 0, v00000204c40dd100_0;  1 drivers
v00000204c40f1cd0_0 .net "WB_memread", 0 0, v00000204c40de500_0;  1 drivers
v00000204c40f2db0_0 .net "WB_rd_ind", 4 0, v00000204c40dc2a0_0;  1 drivers
v00000204c40f2ef0_0 .net "WB_rd_indzero", 0 0, v00000204c40dc3e0_0;  1 drivers
v00000204c40f14b0_0 .net "WB_regwrite", 0 0, v00000204c40dca20_0;  1 drivers
v00000204c40f1230_0 .net "Wrong_prediction", 0 0, L_00000204c415bd20;  1 drivers
v00000204c40f2130_0 .net *"_ivl_1", 0 0, L_00000204c4030bd0;  1 drivers
v00000204c40f2a90_0 .net *"_ivl_13", 0 0, L_00000204c40309a0;  1 drivers
v00000204c40f3530_0 .net *"_ivl_14", 0 0, L_00000204c40f1af0;  1 drivers
v00000204c40f24f0_0 .net *"_ivl_19", 0 0, L_00000204c4030cb0;  1 drivers
v00000204c40f35d0_0 .net *"_ivl_2", 0 0, L_00000204c40f19b0;  1 drivers
v00000204c40f1c30_0 .net *"_ivl_20", 0 0, L_00000204c40f2810;  1 drivers
v00000204c40f21d0_0 .net *"_ivl_25", 0 0, L_00000204c40313b0;  1 drivers
v00000204c40f2950_0 .net *"_ivl_26", 0 0, L_00000204c40f29f0;  1 drivers
v00000204c40f3670_0 .net *"_ivl_31", 0 0, L_00000204c402f9e0;  1 drivers
v00000204c40f2e50_0 .net *"_ivl_32", 0 0, L_00000204c40f2b30;  1 drivers
v00000204c40f15f0_0 .net *"_ivl_40", 31 0, L_00000204c40ec550;  1 drivers
L_00000204c4110c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000204c40f2270_0 .net *"_ivl_43", 26 0, L_00000204c4110c58;  1 drivers
L_00000204c4110ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000204c40f28b0_0 .net/2u *"_ivl_44", 31 0, L_00000204c4110ca0;  1 drivers
v00000204c40f2590_0 .net *"_ivl_52", 31 0, L_00000204c4164020;  1 drivers
L_00000204c4110d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000204c40f1410_0 .net *"_ivl_55", 26 0, L_00000204c4110d30;  1 drivers
L_00000204c4110d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000204c40f2f90_0 .net/2u *"_ivl_56", 31 0, L_00000204c4110d78;  1 drivers
v00000204c40f1690_0 .net *"_ivl_7", 0 0, L_00000204c40308c0;  1 drivers
v00000204c40f3210_0 .net *"_ivl_8", 0 0, L_00000204c40f1a50;  1 drivers
v00000204c40f3710_0 .net "alu_selA", 1 0, L_00000204c40f1b90;  1 drivers
v00000204c40f2310_0 .net "alu_selB", 1 0, L_00000204c40f3990;  1 drivers
v00000204c40f3030_0 .net "clk", 0 0, L_00000204c4031340;  1 drivers
v00000204c40f30d0_0 .var "cycles_consumed", 31 0;
v00000204c40f3170_0 .net "exhaz", 0 0, L_00000204c4030930;  1 drivers
v00000204c40f2bd0_0 .net "exhaz2", 0 0, L_00000204c402f900;  1 drivers
v00000204c40f1d70_0 .net "hlt", 0 0, v00000204c40dcc00_0;  1 drivers
v00000204c40f2630_0 .net "idhaz", 0 0, L_00000204c4030a80;  1 drivers
v00000204c40f1f50_0 .net "idhaz2", 0 0, L_00000204c40301c0;  1 drivers
v00000204c40f17d0_0 .net "if_id_write", 0 0, v00000204c40ca530_0;  1 drivers
v00000204c40f1190_0 .net "input_clk", 0 0, v00000204c40f1870_0;  1 drivers
v00000204c40f1730_0 .net "is_branch_and_taken", 0 0, L_00000204c40f40c0;  1 drivers
v00000204c40f32b0_0 .net "memhaz", 0 0, L_00000204c4031260;  1 drivers
v00000204c40f37b0_0 .net "memhaz2", 0 0, L_00000204c402fa50;  1 drivers
v00000204c40f1050_0 .net "pc_src", 2 0, L_00000204c40eddb0;  1 drivers
v00000204c40f10f0_0 .net "pc_write", 0 0, v00000204c40cb110_0;  1 drivers
v00000204c40f2770_0 .net "rst", 0 0, v00000204c40f1910_0;  1 drivers
v00000204c40f1e10_0 .net "store_rs2_forward", 1 0, L_00000204c40f3f30;  1 drivers
v00000204c40f12d0_0 .net "wdata_to_reg_file", 31 0, L_00000204c415bbd0;  1 drivers
E_00000204c4038ad0/0 .event negedge, v00000204c40c9c70_0;
E_00000204c4038ad0/1 .event posedge, v00000204c40b22a0_0;
E_00000204c4038ad0 .event/or E_00000204c4038ad0/0, E_00000204c4038ad0/1;
L_00000204c40f19b0 .cmp/eq 5, v00000204c40c3f40_0, v00000204c40c16a0_0;
L_00000204c40f1a50 .cmp/eq 5, v00000204c40b2ac0_0, v00000204c40c16a0_0;
L_00000204c40f1af0 .cmp/eq 5, v00000204c40dc2a0_0, v00000204c40c16a0_0;
L_00000204c40f2810 .cmp/eq 5, v00000204c40c3f40_0, v00000204c40c0ca0_0;
L_00000204c40f29f0 .cmp/eq 5, v00000204c40b2ac0_0, v00000204c40c0ca0_0;
L_00000204c40f2b30 .cmp/eq 5, v00000204c40dc2a0_0, v00000204c40c0ca0_0;
L_00000204c40ec550 .concat [ 5 27 0 0], v00000204c40d9f00_0, L_00000204c4110c58;
L_00000204c40ec5f0 .cmp/ne 32, L_00000204c40ec550, L_00000204c4110ca0;
L_00000204c4164020 .concat [ 5 27 0 0], v00000204c40c3f40_0, L_00000204c4110d30;
L_00000204c4164480 .cmp/ne 32, L_00000204c4164020, L_00000204c4110d78;
S_00000204c3e996a0 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_00000204c3e89f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_00000204c4030540 .functor NOT 1, L_00000204c4030930, C4<0>, C4<0>, C4<0>;
L_00000204c402fb30 .functor AND 1, L_00000204c4031260, L_00000204c4030540, C4<1>, C4<1>;
L_00000204c40311f0 .functor OR 1, L_00000204c4030a80, L_00000204c402fb30, C4<0>, C4<0>;
L_00000204c4030c40 .functor OR 1, L_00000204c4030a80, L_00000204c4030930, C4<0>, C4<0>;
v00000204c405b5e0_0 .net *"_ivl_12", 0 0, L_00000204c4030c40;  1 drivers
v00000204c405a820_0 .net *"_ivl_2", 0 0, L_00000204c4030540;  1 drivers
v00000204c405aa00_0 .net *"_ivl_5", 0 0, L_00000204c402fb30;  1 drivers
v00000204c405a0a0_0 .net *"_ivl_7", 0 0, L_00000204c40311f0;  1 drivers
v00000204c405a280_0 .net "alu_selA", 1 0, L_00000204c40f1b90;  alias, 1 drivers
v00000204c4059c40_0 .net "exhaz", 0 0, L_00000204c4030930;  alias, 1 drivers
v00000204c405a320_0 .net "idhaz", 0 0, L_00000204c4030a80;  alias, 1 drivers
v00000204c405b540_0 .net "memhaz", 0 0, L_00000204c4031260;  alias, 1 drivers
L_00000204c40f1b90 .concat8 [ 1 1 0 0], L_00000204c40311f0, L_00000204c4030c40;
S_00000204c3e56000 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_00000204c3e89f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_00000204c402fc80 .functor NOT 1, L_00000204c402f900, C4<0>, C4<0>, C4<0>;
L_00000204c402fd60 .functor AND 1, L_00000204c402fa50, L_00000204c402fc80, C4<1>, C4<1>;
L_00000204c402fdd0 .functor OR 1, L_00000204c40301c0, L_00000204c402fd60, C4<0>, C4<0>;
L_00000204c402fe40 .functor NOT 1, v00000204c40c2140_0, C4<0>, C4<0>, C4<0>;
L_00000204c402feb0 .functor AND 1, L_00000204c402fdd0, L_00000204c402fe40, C4<1>, C4<1>;
L_00000204c4030230 .functor OR 1, L_00000204c40301c0, L_00000204c402f900, C4<0>, C4<0>;
L_00000204c40302a0 .functor NOT 1, v00000204c40c2140_0, C4<0>, C4<0>, C4<0>;
L_00000204c4030310 .functor AND 1, L_00000204c4030230, L_00000204c40302a0, C4<1>, C4<1>;
v00000204c405abe0_0 .net "EX1_is_oper2_immed", 0 0, v00000204c40c2140_0;  alias, 1 drivers
v00000204c405ac80_0 .net *"_ivl_11", 0 0, L_00000204c402feb0;  1 drivers
v00000204c405afa0_0 .net *"_ivl_16", 0 0, L_00000204c4030230;  1 drivers
v00000204c405ad20_0 .net *"_ivl_17", 0 0, L_00000204c40302a0;  1 drivers
v00000204c405a500_0 .net *"_ivl_2", 0 0, L_00000204c402fc80;  1 drivers
v00000204c405b2c0_0 .net *"_ivl_20", 0 0, L_00000204c4030310;  1 drivers
v00000204c405a460_0 .net *"_ivl_5", 0 0, L_00000204c402fd60;  1 drivers
v00000204c405b040_0 .net *"_ivl_7", 0 0, L_00000204c402fdd0;  1 drivers
v00000204c4059ec0_0 .net *"_ivl_8", 0 0, L_00000204c402fe40;  1 drivers
v00000204c405a5a0_0 .net "alu_selB", 1 0, L_00000204c40f3990;  alias, 1 drivers
v00000204c405a640_0 .net "exhaz", 0 0, L_00000204c402f900;  alias, 1 drivers
v00000204c405a6e0_0 .net "idhaz", 0 0, L_00000204c40301c0;  alias, 1 drivers
v00000204c405b220_0 .net "memhaz", 0 0, L_00000204c402fa50;  alias, 1 drivers
L_00000204c40f3990 .concat8 [ 1 1 0 0], L_00000204c402feb0, L_00000204c4030310;
S_00000204c3e56190 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_00000204c3e89f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_00000204c4031570 .functor NOT 1, L_00000204c402f900, C4<0>, C4<0>, C4<0>;
L_00000204c4031420 .functor AND 1, L_00000204c402fa50, L_00000204c4031570, C4<1>, C4<1>;
L_00000204c4031730 .functor OR 1, L_00000204c40301c0, L_00000204c4031420, C4<0>, C4<0>;
L_00000204c40316c0 .functor OR 1, L_00000204c40301c0, L_00000204c402f900, C4<0>, C4<0>;
v00000204c405b720_0 .net *"_ivl_12", 0 0, L_00000204c40316c0;  1 drivers
v00000204c405b400_0 .net *"_ivl_2", 0 0, L_00000204c4031570;  1 drivers
v00000204c4059ba0_0 .net *"_ivl_5", 0 0, L_00000204c4031420;  1 drivers
v00000204c405a780_0 .net *"_ivl_7", 0 0, L_00000204c4031730;  1 drivers
v00000204c4059ce0_0 .net "exhaz", 0 0, L_00000204c402f900;  alias, 1 drivers
v00000204c4059d80_0 .net "idhaz", 0 0, L_00000204c40301c0;  alias, 1 drivers
v00000204c3fd3680_0 .net "memhaz", 0 0, L_00000204c402fa50;  alias, 1 drivers
v00000204c3fd4580_0 .net "store_rs2_forward", 1 0, L_00000204c40f3f30;  alias, 1 drivers
L_00000204c40f3f30 .concat8 [ 1 1 0 0], L_00000204c4031730, L_00000204c40316c0;
S_00000204c3e069c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_00000204c3e89f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v00000204c3fd3720_0 .net "EX_ALU_OUT", 31 0, L_00000204c40ef4d0;  alias, 1 drivers
v00000204c3fd37c0_0 .net "EX_memread", 0 0, v00000204c40c3ea0_0;  alias, 1 drivers
v00000204c3fc0150_0 .net "EX_memwrite", 0 0, v00000204c40c4440_0;  alias, 1 drivers
v00000204c3fc0290_0 .net "EX_opcode", 11 0, v00000204c40c3400_0;  alias, 1 drivers
v00000204c40b1440_0 .net "EX_rd_ind", 4 0, v00000204c40c3f40_0;  alias, 1 drivers
v00000204c40b2200_0 .net "EX_rd_indzero", 0 0, L_00000204c4164480;  1 drivers
v00000204c40b3420_0 .net "EX_regwrite", 0 0, v00000204c40c4760_0;  alias, 1 drivers
v00000204c40b2840_0 .net "EX_rs2_out", 31 0, v00000204c40c3220_0;  alias, 1 drivers
v00000204c40b36a0_0 .var "MEM_ALU_OUT", 31 0;
v00000204c40b1b20_0 .var "MEM_memread", 0 0;
v00000204c40b1080_0 .var "MEM_memwrite", 0 0;
v00000204c40b3740_0 .var "MEM_opcode", 11 0;
v00000204c40b2ac0_0 .var "MEM_rd_ind", 4 0;
v00000204c40b31a0_0 .var "MEM_rd_indzero", 0 0;
v00000204c40b2ca0_0 .var "MEM_regwrite", 0 0;
v00000204c40b2160_0 .var "MEM_rs2", 31 0;
v00000204c40b1260_0 .net "clk", 0 0, L_00000204c415bb60;  1 drivers
v00000204c40b22a0_0 .net "rst", 0 0, v00000204c40f1910_0;  alias, 1 drivers
E_00000204c4039590 .event posedge, v00000204c40b22a0_0, v00000204c40b1260_0;
S_00000204c3e06b50 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_00000204c3e89f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_00000204c3e61470 .param/l "add" 0 9 6, C4<000000100000>;
P_00000204c3e614a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000204c3e614e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000204c3e61518 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000204c3e61550 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000204c3e61588 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000204c3e615c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000204c3e615f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000204c3e61630 .param/l "j" 0 9 19, C4<000010000000>;
P_00000204c3e61668 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000204c3e616a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000204c3e616d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000204c3e61710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000204c3e61748 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000204c3e61780 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000204c3e617b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000204c3e617f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000204c3e61828 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000204c3e61860 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000204c3e61898 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000204c3e618d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000204c3e61908 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000204c3e61940 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000204c3e61978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000204c3e619b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000204c415a5f0 .functor XOR 1, L_00000204c415a580, v00000204c40c44e0_0, C4<0>, C4<0>;
L_00000204c415a740 .functor NOT 1, L_00000204c415a5f0, C4<0>, C4<0>, C4<0>;
L_00000204c415be00 .functor OR 1, v00000204c40f1910_0, L_00000204c415a740, C4<0>, C4<0>;
L_00000204c415bd20 .functor NOT 1, L_00000204c415be00, C4<0>, C4<0>, C4<0>;
v00000204c40b5e50_0 .net "ALU_OP", 3 0, v00000204c40b5bd0_0;  1 drivers
v00000204c40b83d0_0 .net "BranchDecision", 0 0, L_00000204c415a580;  1 drivers
v00000204c40b85b0_0 .net "CF", 0 0, v00000204c40b56d0_0;  1 drivers
v00000204c40b8330_0 .net "EX_opcode", 11 0, v00000204c40c3400_0;  alias, 1 drivers
v00000204c40b7f70_0 .net "Wrong_prediction", 0 0, L_00000204c415bd20;  alias, 1 drivers
v00000204c40b8470_0 .net "ZF", 0 0, L_00000204c415b1c0;  1 drivers
L_00000204c4110ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000204c40b8f10_0 .net/2u *"_ivl_0", 31 0, L_00000204c4110ce8;  1 drivers
v00000204c40b7ed0_0 .net *"_ivl_11", 0 0, L_00000204c415be00;  1 drivers
v00000204c40b8510_0 .net *"_ivl_2", 31 0, L_00000204c40ef430;  1 drivers
v00000204c40b81f0_0 .net *"_ivl_6", 0 0, L_00000204c415a5f0;  1 drivers
v00000204c40b8bf0_0 .net *"_ivl_8", 0 0, L_00000204c415a740;  1 drivers
v00000204c40b8650_0 .net "alu_out", 31 0, L_00000204c40ef4d0;  alias, 1 drivers
v00000204c40b8150_0 .net "alu_outw", 31 0, v00000204c40b5b30_0;  1 drivers
v00000204c40b80b0_0 .net "is_beq", 0 0, v00000204c40c37c0_0;  alias, 1 drivers
v00000204c40b8290_0 .net "is_bne", 0 0, v00000204c40c39a0_0;  alias, 1 drivers
v00000204c40b8790_0 .net "is_jal", 0 0, v00000204c40c3a40_0;  alias, 1 drivers
v00000204c40b86f0_0 .net "oper1", 31 0, v00000204c40c4580_0;  alias, 1 drivers
v00000204c40b88d0_0 .net "oper2", 31 0, v00000204c40c3d60_0;  alias, 1 drivers
v00000204c40b8830_0 .net "pc", 31 0, v00000204c40c3900_0;  alias, 1 drivers
v00000204c40b8970_0 .net "predicted", 0 0, v00000204c40c44e0_0;  alias, 1 drivers
v00000204c40b8010_0 .net "rst", 0 0, v00000204c40f1910_0;  alias, 1 drivers
L_00000204c40ef430 .arith/sum 32, v00000204c40c3900_0, L_00000204c4110ce8;
L_00000204c40ef4d0 .functor MUXZ 32, v00000204c40b5b30_0, L_00000204c40ef430, v00000204c40c3a40_0, C4<>;
S_00000204c3e79ad0 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_00000204c3e06b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_00000204c415b540 .functor AND 1, v00000204c40c37c0_0, L_00000204c415a3c0, C4<1>, C4<1>;
L_00000204c415b3f0 .functor NOT 1, L_00000204c415a3c0, C4<0>, C4<0>, C4<0>;
L_00000204c415a430 .functor AND 1, v00000204c40c39a0_0, L_00000204c415b3f0, C4<1>, C4<1>;
L_00000204c415a580 .functor OR 1, L_00000204c415b540, L_00000204c415a430, C4<0>, C4<0>;
v00000204c40b5590_0 .net "BranchDecision", 0 0, L_00000204c415a580;  alias, 1 drivers
v00000204c40b6030_0 .net *"_ivl_2", 0 0, L_00000204c415b3f0;  1 drivers
v00000204c40b7250_0 .net "is_beq", 0 0, v00000204c40c37c0_0;  alias, 1 drivers
v00000204c40b7390_0 .net "is_beq_taken", 0 0, L_00000204c415b540;  1 drivers
v00000204c40b74d0_0 .net "is_bne", 0 0, v00000204c40c39a0_0;  alias, 1 drivers
v00000204c40b7430_0 .net "is_bne_taken", 0 0, L_00000204c415a430;  1 drivers
v00000204c40b6cb0_0 .net "is_eq", 0 0, L_00000204c415a3c0;  1 drivers
v00000204c40b7570_0 .net "oper1", 31 0, v00000204c40c4580_0;  alias, 1 drivers
v00000204c40b7750_0 .net "oper2", 31 0, v00000204c40c3d60_0;  alias, 1 drivers
S_00000204c3e79c60 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_00000204c3e79ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_00000204c415acf0 .functor XOR 1, L_00000204c40f0a10, L_00000204c40f05b0, C4<0>, C4<0>;
L_00000204c415b620 .functor XOR 1, L_00000204c40f0b50, L_00000204c40f0c90, C4<0>, C4<0>;
L_00000204c415ab30 .functor XOR 1, L_00000204c40ef610, L_00000204c40f0fb0, C4<0>, C4<0>;
L_00000204c415add0 .functor XOR 1, L_00000204c40efcf0, L_00000204c40efd90, C4<0>, C4<0>;
L_00000204c415ac10 .functor XOR 1, L_00000204c40efe30, L_00000204c40efed0, C4<0>, C4<0>;
L_00000204c415ba80 .functor XOR 1, L_00000204c40eff70, L_00000204c40f0010, C4<0>, C4<0>;
L_00000204c415aeb0 .functor XOR 1, L_00000204c4167ae0, L_00000204c41677c0, C4<0>, C4<0>;
L_00000204c415b380 .functor XOR 1, L_00000204c41679a0, L_00000204c4167d60, C4<0>, C4<0>;
L_00000204c415b770 .functor XOR 1, L_00000204c4169020, L_00000204c4167e00, C4<0>, C4<0>;
L_00000204c415b230 .functor XOR 1, L_00000204c4167fe0, L_00000204c41695c0, C4<0>, C4<0>;
L_00000204c415b460 .functor XOR 1, L_00000204c4167360, L_00000204c41686c0, C4<0>, C4<0>;
L_00000204c415ac80 .functor XOR 1, L_00000204c41690c0, L_00000204c4167f40, C4<0>, C4<0>;
L_00000204c415af20 .functor XOR 1, L_00000204c4168080, L_00000204c4169520, C4<0>, C4<0>;
L_00000204c415a820 .functor XOR 1, L_00000204c4166fa0, L_00000204c4168c60, C4<0>, C4<0>;
L_00000204c415b4d0 .functor XOR 1, L_00000204c41689e0, L_00000204c41692a0, C4<0>, C4<0>;
L_00000204c415ae40 .functor XOR 1, L_00000204c4168120, L_00000204c41688a0, C4<0>, C4<0>;
L_00000204c415baf0 .functor XOR 1, L_00000204c4169160, L_00000204c4169200, C4<0>, C4<0>;
L_00000204c415b2a0 .functor XOR 1, L_00000204c4167400, L_00000204c4169660, C4<0>, C4<0>;
L_00000204c415b700 .functor XOR 1, L_00000204c4169700, L_00000204c4169340, C4<0>, C4<0>;
L_00000204c4159f60 .functor XOR 1, L_00000204c4168b20, L_00000204c4167c20, C4<0>, C4<0>;
L_00000204c415af90 .functor XOR 1, L_00000204c4167720, L_00000204c4167cc0, C4<0>, C4<0>;
L_00000204c415b310 .functor XOR 1, L_00000204c4168300, L_00000204c4167180, C4<0>, C4<0>;
L_00000204c415a0b0 .functor XOR 1, L_00000204c4168a80, L_00000204c41683a0, C4<0>, C4<0>;
L_00000204c415a120 .functor XOR 1, L_00000204c4168d00, L_00000204c4168e40, C4<0>, C4<0>;
L_00000204c415a270 .functor XOR 1, L_00000204c4168620, L_00000204c4168bc0, C4<0>, C4<0>;
L_00000204c415a200 .functor XOR 1, L_00000204c41681c0, L_00000204c4168940, C4<0>, C4<0>;
L_00000204c415a2e0 .functor XOR 1, L_00000204c4167860, L_00000204c41693e0, C4<0>, C4<0>;
L_00000204c415b690 .functor XOR 1, L_00000204c4168260, L_00000204c4168ee0, C4<0>, C4<0>;
L_00000204c415a660 .functor XOR 1, L_00000204c4167040, L_00000204c4169480, C4<0>, C4<0>;
L_00000204c415a350 .functor XOR 1, L_00000204c41670e0, L_00000204c4168da0, C4<0>, C4<0>;
L_00000204c415a900 .functor XOR 1, L_00000204c4167220, L_00000204c4167900, C4<0>, C4<0>;
L_00000204c415a6d0 .functor XOR 1, L_00000204c4167ea0, L_00000204c4168f80, C4<0>, C4<0>;
L_00000204c415a3c0/0/0 .functor OR 1, L_00000204c41672c0, L_00000204c41674a0, L_00000204c4167540, L_00000204c41684e0;
L_00000204c415a3c0/0/4 .functor OR 1, L_00000204c4168580, L_00000204c41675e0, L_00000204c4168800, L_00000204c4167680;
L_00000204c415a3c0/0/8 .functor OR 1, L_00000204c4167a40, L_00000204c4167b80, L_00000204c4168760, L_00000204c4169de0;
L_00000204c415a3c0/0/12 .functor OR 1, L_00000204c4169ca0, L_00000204c41698e0, L_00000204c4169c00, L_00000204c4169e80;
L_00000204c415a3c0/0/16 .functor OR 1, L_00000204c4169980, L_00000204c4169d40, L_00000204c41697a0, L_00000204c4169ac0;
L_00000204c415a3c0/0/20 .functor OR 1, L_00000204c4169a20, L_00000204c4169840, L_00000204c4169b60, L_00000204c4163a80;
L_00000204c415a3c0/0/24 .functor OR 1, L_00000204c41642a0, L_00000204c4162e00, L_00000204c4162ea0, L_00000204c4163e40;
L_00000204c415a3c0/0/28 .functor OR 1, L_00000204c4162cc0, L_00000204c4163120, L_00000204c4162b80, L_00000204c4162d60;
L_00000204c415a3c0/1/0 .functor OR 1, L_00000204c415a3c0/0/0, L_00000204c415a3c0/0/4, L_00000204c415a3c0/0/8, L_00000204c415a3c0/0/12;
L_00000204c415a3c0/1/4 .functor OR 1, L_00000204c415a3c0/0/16, L_00000204c415a3c0/0/20, L_00000204c415a3c0/0/24, L_00000204c415a3c0/0/28;
L_00000204c415a3c0 .functor NOR 1, L_00000204c415a3c0/1/0, L_00000204c415a3c0/1/4, C4<0>, C4<0>;
v00000204c40b2b60_0 .net *"_ivl_0", 0 0, L_00000204c415acf0;  1 drivers
v00000204c40b2520_0 .net *"_ivl_101", 0 0, L_00000204c4169200;  1 drivers
v00000204c40b2020_0 .net *"_ivl_102", 0 0, L_00000204c415b2a0;  1 drivers
v00000204c40b2f20_0 .net *"_ivl_105", 0 0, L_00000204c4167400;  1 drivers
v00000204c40b2fc0_0 .net *"_ivl_107", 0 0, L_00000204c4169660;  1 drivers
v00000204c40b18a0_0 .net *"_ivl_108", 0 0, L_00000204c415b700;  1 drivers
v00000204c40b3240_0 .net *"_ivl_11", 0 0, L_00000204c40f0c90;  1 drivers
v00000204c40b2980_0 .net *"_ivl_111", 0 0, L_00000204c4169700;  1 drivers
v00000204c40b34c0_0 .net *"_ivl_113", 0 0, L_00000204c4169340;  1 drivers
v00000204c40b3600_0 .net *"_ivl_114", 0 0, L_00000204c4159f60;  1 drivers
v00000204c40b1a80_0 .net *"_ivl_117", 0 0, L_00000204c4168b20;  1 drivers
v00000204c40b32e0_0 .net *"_ivl_119", 0 0, L_00000204c4167c20;  1 drivers
v00000204c40b1760_0 .net *"_ivl_12", 0 0, L_00000204c415ab30;  1 drivers
v00000204c40b3060_0 .net *"_ivl_120", 0 0, L_00000204c415af90;  1 drivers
v00000204c40b3380_0 .net *"_ivl_123", 0 0, L_00000204c4167720;  1 drivers
v00000204c40b20c0_0 .net *"_ivl_125", 0 0, L_00000204c4167cc0;  1 drivers
v00000204c40b1620_0 .net *"_ivl_126", 0 0, L_00000204c415b310;  1 drivers
v00000204c40b37e0_0 .net *"_ivl_129", 0 0, L_00000204c4168300;  1 drivers
v00000204c40b3560_0 .net *"_ivl_131", 0 0, L_00000204c4167180;  1 drivers
v00000204c40b3100_0 .net *"_ivl_132", 0 0, L_00000204c415a0b0;  1 drivers
v00000204c40b1120_0 .net *"_ivl_135", 0 0, L_00000204c4168a80;  1 drivers
v00000204c40b11c0_0 .net *"_ivl_137", 0 0, L_00000204c41683a0;  1 drivers
v00000204c40b19e0_0 .net *"_ivl_138", 0 0, L_00000204c415a120;  1 drivers
v00000204c40b1300_0 .net *"_ivl_141", 0 0, L_00000204c4168d00;  1 drivers
v00000204c40b1940_0 .net *"_ivl_143", 0 0, L_00000204c4168e40;  1 drivers
v00000204c40b2480_0 .net *"_ivl_144", 0 0, L_00000204c415a270;  1 drivers
v00000204c40b25c0_0 .net *"_ivl_147", 0 0, L_00000204c4168620;  1 drivers
v00000204c40b1c60_0 .net *"_ivl_149", 0 0, L_00000204c4168bc0;  1 drivers
v00000204c40b13a0_0 .net *"_ivl_15", 0 0, L_00000204c40ef610;  1 drivers
v00000204c40b2c00_0 .net *"_ivl_150", 0 0, L_00000204c415a200;  1 drivers
v00000204c40b14e0_0 .net *"_ivl_153", 0 0, L_00000204c41681c0;  1 drivers
v00000204c40b1800_0 .net *"_ivl_155", 0 0, L_00000204c4168940;  1 drivers
v00000204c40b2700_0 .net *"_ivl_156", 0 0, L_00000204c415a2e0;  1 drivers
v00000204c40b1580_0 .net *"_ivl_159", 0 0, L_00000204c4167860;  1 drivers
v00000204c40b2340_0 .net *"_ivl_161", 0 0, L_00000204c41693e0;  1 drivers
v00000204c40b16c0_0 .net *"_ivl_162", 0 0, L_00000204c415b690;  1 drivers
v00000204c40b1bc0_0 .net *"_ivl_165", 0 0, L_00000204c4168260;  1 drivers
v00000204c40b2660_0 .net *"_ivl_167", 0 0, L_00000204c4168ee0;  1 drivers
v00000204c40b2d40_0 .net *"_ivl_168", 0 0, L_00000204c415a660;  1 drivers
v00000204c40b27a0_0 .net *"_ivl_17", 0 0, L_00000204c40f0fb0;  1 drivers
v00000204c40b28e0_0 .net *"_ivl_171", 0 0, L_00000204c4167040;  1 drivers
v00000204c40b2a20_0 .net *"_ivl_173", 0 0, L_00000204c4169480;  1 drivers
v00000204c40b23e0_0 .net *"_ivl_174", 0 0, L_00000204c415a350;  1 drivers
v00000204c40b2de0_0 .net *"_ivl_177", 0 0, L_00000204c41670e0;  1 drivers
v00000204c40b2e80_0 .net *"_ivl_179", 0 0, L_00000204c4168da0;  1 drivers
v00000204c40b1d00_0 .net *"_ivl_18", 0 0, L_00000204c415add0;  1 drivers
v00000204c40b1da0_0 .net *"_ivl_180", 0 0, L_00000204c415a900;  1 drivers
v00000204c40b1e40_0 .net *"_ivl_183", 0 0, L_00000204c4167220;  1 drivers
v00000204c40b1ee0_0 .net *"_ivl_185", 0 0, L_00000204c4167900;  1 drivers
v00000204c40b4dc0_0 .net *"_ivl_186", 0 0, L_00000204c415a6d0;  1 drivers
v00000204c40b3ba0_0 .net *"_ivl_190", 0 0, L_00000204c4167ea0;  1 drivers
v00000204c40b3880_0 .net *"_ivl_192", 0 0, L_00000204c4168f80;  1 drivers
v00000204c40b40a0_0 .net *"_ivl_194", 0 0, L_00000204c41672c0;  1 drivers
v00000204c40b4320_0 .net *"_ivl_196", 0 0, L_00000204c41674a0;  1 drivers
v00000204c40b48c0_0 .net *"_ivl_198", 0 0, L_00000204c4167540;  1 drivers
v00000204c40b45a0_0 .net *"_ivl_200", 0 0, L_00000204c41684e0;  1 drivers
v00000204c40b46e0_0 .net *"_ivl_202", 0 0, L_00000204c4168580;  1 drivers
v00000204c40b4b40_0 .net *"_ivl_204", 0 0, L_00000204c41675e0;  1 drivers
v00000204c40b4640_0 .net *"_ivl_206", 0 0, L_00000204c4168800;  1 drivers
v00000204c40b4be0_0 .net *"_ivl_208", 0 0, L_00000204c4167680;  1 drivers
v00000204c40b3d80_0 .net *"_ivl_21", 0 0, L_00000204c40efcf0;  1 drivers
v00000204c40b39c0_0 .net *"_ivl_210", 0 0, L_00000204c4167a40;  1 drivers
v00000204c40b4820_0 .net *"_ivl_212", 0 0, L_00000204c4167b80;  1 drivers
v00000204c40b3c40_0 .net *"_ivl_214", 0 0, L_00000204c4168760;  1 drivers
v00000204c40b3b00_0 .net *"_ivl_216", 0 0, L_00000204c4169de0;  1 drivers
v00000204c40b4780_0 .net *"_ivl_218", 0 0, L_00000204c4169ca0;  1 drivers
v00000204c40b3f60_0 .net *"_ivl_220", 0 0, L_00000204c41698e0;  1 drivers
v00000204c40b4aa0_0 .net *"_ivl_222", 0 0, L_00000204c4169c00;  1 drivers
v00000204c40b3a60_0 .net *"_ivl_224", 0 0, L_00000204c4169e80;  1 drivers
v00000204c40b4960_0 .net *"_ivl_226", 0 0, L_00000204c4169980;  1 drivers
v00000204c40b4a00_0 .net *"_ivl_228", 0 0, L_00000204c4169d40;  1 drivers
v00000204c40b4d20_0 .net *"_ivl_23", 0 0, L_00000204c40efd90;  1 drivers
v00000204c40b4c80_0 .net *"_ivl_230", 0 0, L_00000204c41697a0;  1 drivers
v00000204c40b4e60_0 .net *"_ivl_232", 0 0, L_00000204c4169ac0;  1 drivers
v00000204c40b4f00_0 .net *"_ivl_234", 0 0, L_00000204c4169a20;  1 drivers
v00000204c40b3ce0_0 .net *"_ivl_236", 0 0, L_00000204c4169840;  1 drivers
v00000204c40b41e0_0 .net *"_ivl_238", 0 0, L_00000204c4169b60;  1 drivers
v00000204c40b3920_0 .net *"_ivl_24", 0 0, L_00000204c415ac10;  1 drivers
v00000204c40b3e20_0 .net *"_ivl_240", 0 0, L_00000204c4163a80;  1 drivers
v00000204c40b3ec0_0 .net *"_ivl_242", 0 0, L_00000204c41642a0;  1 drivers
v00000204c40b4000_0 .net *"_ivl_244", 0 0, L_00000204c4162e00;  1 drivers
v00000204c40b4500_0 .net *"_ivl_246", 0 0, L_00000204c4162ea0;  1 drivers
v00000204c40b4140_0 .net *"_ivl_248", 0 0, L_00000204c4163e40;  1 drivers
v00000204c40b4280_0 .net *"_ivl_250", 0 0, L_00000204c4162cc0;  1 drivers
v00000204c40b43c0_0 .net *"_ivl_252", 0 0, L_00000204c4163120;  1 drivers
v00000204c40b4460_0 .net *"_ivl_254", 0 0, L_00000204c4162b80;  1 drivers
v00000204c3fd3e00_0 .net *"_ivl_256", 0 0, L_00000204c4162d60;  1 drivers
v00000204c40b54f0_0 .net *"_ivl_27", 0 0, L_00000204c40efe30;  1 drivers
v00000204c40b5810_0 .net *"_ivl_29", 0 0, L_00000204c40efed0;  1 drivers
v00000204c40b5770_0 .net *"_ivl_3", 0 0, L_00000204c40f0a10;  1 drivers
v00000204c40b5450_0 .net *"_ivl_30", 0 0, L_00000204c415ba80;  1 drivers
v00000204c40b6fd0_0 .net *"_ivl_33", 0 0, L_00000204c40eff70;  1 drivers
v00000204c40b6e90_0 .net *"_ivl_35", 0 0, L_00000204c40f0010;  1 drivers
v00000204c40b6850_0 .net *"_ivl_36", 0 0, L_00000204c415aeb0;  1 drivers
v00000204c40b60d0_0 .net *"_ivl_39", 0 0, L_00000204c4167ae0;  1 drivers
v00000204c40b5d10_0 .net *"_ivl_41", 0 0, L_00000204c41677c0;  1 drivers
v00000204c40b6df0_0 .net *"_ivl_42", 0 0, L_00000204c415b380;  1 drivers
v00000204c40b65d0_0 .net *"_ivl_45", 0 0, L_00000204c41679a0;  1 drivers
v00000204c40b7070_0 .net *"_ivl_47", 0 0, L_00000204c4167d60;  1 drivers
v00000204c40b77f0_0 .net *"_ivl_48", 0 0, L_00000204c415b770;  1 drivers
v00000204c40b68f0_0 .net *"_ivl_5", 0 0, L_00000204c40f05b0;  1 drivers
v00000204c40b7110_0 .net *"_ivl_51", 0 0, L_00000204c4169020;  1 drivers
v00000204c40b58b0_0 .net *"_ivl_53", 0 0, L_00000204c4167e00;  1 drivers
v00000204c40b59f0_0 .net *"_ivl_54", 0 0, L_00000204c415b230;  1 drivers
v00000204c40b5270_0 .net *"_ivl_57", 0 0, L_00000204c4167fe0;  1 drivers
v00000204c40b63f0_0 .net *"_ivl_59", 0 0, L_00000204c41695c0;  1 drivers
v00000204c40b62b0_0 .net *"_ivl_6", 0 0, L_00000204c415b620;  1 drivers
v00000204c40b67b0_0 .net *"_ivl_60", 0 0, L_00000204c415b460;  1 drivers
v00000204c40b6210_0 .net *"_ivl_63", 0 0, L_00000204c4167360;  1 drivers
v00000204c40b6670_0 .net *"_ivl_65", 0 0, L_00000204c41686c0;  1 drivers
v00000204c40b6350_0 .net *"_ivl_66", 0 0, L_00000204c415ac80;  1 drivers
v00000204c40b6170_0 .net *"_ivl_69", 0 0, L_00000204c41690c0;  1 drivers
v00000204c40b6b70_0 .net *"_ivl_71", 0 0, L_00000204c4167f40;  1 drivers
v00000204c40b6f30_0 .net *"_ivl_72", 0 0, L_00000204c415af20;  1 drivers
v00000204c40b6a30_0 .net *"_ivl_75", 0 0, L_00000204c4168080;  1 drivers
v00000204c40b5f90_0 .net *"_ivl_77", 0 0, L_00000204c4169520;  1 drivers
v00000204c40b5ef0_0 .net *"_ivl_78", 0 0, L_00000204c415a820;  1 drivers
v00000204c40b72f0_0 .net *"_ivl_81", 0 0, L_00000204c4166fa0;  1 drivers
v00000204c40b5310_0 .net *"_ivl_83", 0 0, L_00000204c4168c60;  1 drivers
v00000204c40b6990_0 .net *"_ivl_84", 0 0, L_00000204c415b4d0;  1 drivers
v00000204c40b76b0_0 .net *"_ivl_87", 0 0, L_00000204c41689e0;  1 drivers
v00000204c40b5950_0 .net *"_ivl_89", 0 0, L_00000204c41692a0;  1 drivers
v00000204c40b5090_0 .net *"_ivl_9", 0 0, L_00000204c40f0b50;  1 drivers
v00000204c40b6490_0 .net *"_ivl_90", 0 0, L_00000204c415ae40;  1 drivers
v00000204c40b7610_0 .net *"_ivl_93", 0 0, L_00000204c4168120;  1 drivers
v00000204c40b6ad0_0 .net *"_ivl_95", 0 0, L_00000204c41688a0;  1 drivers
v00000204c40b6530_0 .net *"_ivl_96", 0 0, L_00000204c415baf0;  1 drivers
v00000204c40b53b0_0 .net *"_ivl_99", 0 0, L_00000204c4169160;  1 drivers
v00000204c40b6710_0 .net "a", 31 0, v00000204c40c4580_0;  alias, 1 drivers
v00000204c40b71b0_0 .net "b", 31 0, v00000204c40c3d60_0;  alias, 1 drivers
v00000204c40b6c10_0 .net "out", 0 0, L_00000204c415a3c0;  alias, 1 drivers
v00000204c40b5130_0 .net "temp", 31 0, L_00000204c4168440;  1 drivers
L_00000204c40f0a10 .part v00000204c40c4580_0, 0, 1;
L_00000204c40f05b0 .part v00000204c40c3d60_0, 0, 1;
L_00000204c40f0b50 .part v00000204c40c4580_0, 1, 1;
L_00000204c40f0c90 .part v00000204c40c3d60_0, 1, 1;
L_00000204c40ef610 .part v00000204c40c4580_0, 2, 1;
L_00000204c40f0fb0 .part v00000204c40c3d60_0, 2, 1;
L_00000204c40efcf0 .part v00000204c40c4580_0, 3, 1;
L_00000204c40efd90 .part v00000204c40c3d60_0, 3, 1;
L_00000204c40efe30 .part v00000204c40c4580_0, 4, 1;
L_00000204c40efed0 .part v00000204c40c3d60_0, 4, 1;
L_00000204c40eff70 .part v00000204c40c4580_0, 5, 1;
L_00000204c40f0010 .part v00000204c40c3d60_0, 5, 1;
L_00000204c4167ae0 .part v00000204c40c4580_0, 6, 1;
L_00000204c41677c0 .part v00000204c40c3d60_0, 6, 1;
L_00000204c41679a0 .part v00000204c40c4580_0, 7, 1;
L_00000204c4167d60 .part v00000204c40c3d60_0, 7, 1;
L_00000204c4169020 .part v00000204c40c4580_0, 8, 1;
L_00000204c4167e00 .part v00000204c40c3d60_0, 8, 1;
L_00000204c4167fe0 .part v00000204c40c4580_0, 9, 1;
L_00000204c41695c0 .part v00000204c40c3d60_0, 9, 1;
L_00000204c4167360 .part v00000204c40c4580_0, 10, 1;
L_00000204c41686c0 .part v00000204c40c3d60_0, 10, 1;
L_00000204c41690c0 .part v00000204c40c4580_0, 11, 1;
L_00000204c4167f40 .part v00000204c40c3d60_0, 11, 1;
L_00000204c4168080 .part v00000204c40c4580_0, 12, 1;
L_00000204c4169520 .part v00000204c40c3d60_0, 12, 1;
L_00000204c4166fa0 .part v00000204c40c4580_0, 13, 1;
L_00000204c4168c60 .part v00000204c40c3d60_0, 13, 1;
L_00000204c41689e0 .part v00000204c40c4580_0, 14, 1;
L_00000204c41692a0 .part v00000204c40c3d60_0, 14, 1;
L_00000204c4168120 .part v00000204c40c4580_0, 15, 1;
L_00000204c41688a0 .part v00000204c40c3d60_0, 15, 1;
L_00000204c4169160 .part v00000204c40c4580_0, 16, 1;
L_00000204c4169200 .part v00000204c40c3d60_0, 16, 1;
L_00000204c4167400 .part v00000204c40c4580_0, 17, 1;
L_00000204c4169660 .part v00000204c40c3d60_0, 17, 1;
L_00000204c4169700 .part v00000204c40c4580_0, 18, 1;
L_00000204c4169340 .part v00000204c40c3d60_0, 18, 1;
L_00000204c4168b20 .part v00000204c40c4580_0, 19, 1;
L_00000204c4167c20 .part v00000204c40c3d60_0, 19, 1;
L_00000204c4167720 .part v00000204c40c4580_0, 20, 1;
L_00000204c4167cc0 .part v00000204c40c3d60_0, 20, 1;
L_00000204c4168300 .part v00000204c40c4580_0, 21, 1;
L_00000204c4167180 .part v00000204c40c3d60_0, 21, 1;
L_00000204c4168a80 .part v00000204c40c4580_0, 22, 1;
L_00000204c41683a0 .part v00000204c40c3d60_0, 22, 1;
L_00000204c4168d00 .part v00000204c40c4580_0, 23, 1;
L_00000204c4168e40 .part v00000204c40c3d60_0, 23, 1;
L_00000204c4168620 .part v00000204c40c4580_0, 24, 1;
L_00000204c4168bc0 .part v00000204c40c3d60_0, 24, 1;
L_00000204c41681c0 .part v00000204c40c4580_0, 25, 1;
L_00000204c4168940 .part v00000204c40c3d60_0, 25, 1;
L_00000204c4167860 .part v00000204c40c4580_0, 26, 1;
L_00000204c41693e0 .part v00000204c40c3d60_0, 26, 1;
L_00000204c4168260 .part v00000204c40c4580_0, 27, 1;
L_00000204c4168ee0 .part v00000204c40c3d60_0, 27, 1;
L_00000204c4167040 .part v00000204c40c4580_0, 28, 1;
L_00000204c4169480 .part v00000204c40c3d60_0, 28, 1;
L_00000204c41670e0 .part v00000204c40c4580_0, 29, 1;
L_00000204c4168da0 .part v00000204c40c3d60_0, 29, 1;
L_00000204c4167220 .part v00000204c40c4580_0, 30, 1;
L_00000204c4167900 .part v00000204c40c3d60_0, 30, 1;
LS_00000204c4168440_0_0 .concat8 [ 1 1 1 1], L_00000204c415acf0, L_00000204c415b620, L_00000204c415ab30, L_00000204c415add0;
LS_00000204c4168440_0_4 .concat8 [ 1 1 1 1], L_00000204c415ac10, L_00000204c415ba80, L_00000204c415aeb0, L_00000204c415b380;
LS_00000204c4168440_0_8 .concat8 [ 1 1 1 1], L_00000204c415b770, L_00000204c415b230, L_00000204c415b460, L_00000204c415ac80;
LS_00000204c4168440_0_12 .concat8 [ 1 1 1 1], L_00000204c415af20, L_00000204c415a820, L_00000204c415b4d0, L_00000204c415ae40;
LS_00000204c4168440_0_16 .concat8 [ 1 1 1 1], L_00000204c415baf0, L_00000204c415b2a0, L_00000204c415b700, L_00000204c4159f60;
LS_00000204c4168440_0_20 .concat8 [ 1 1 1 1], L_00000204c415af90, L_00000204c415b310, L_00000204c415a0b0, L_00000204c415a120;
LS_00000204c4168440_0_24 .concat8 [ 1 1 1 1], L_00000204c415a270, L_00000204c415a200, L_00000204c415a2e0, L_00000204c415b690;
LS_00000204c4168440_0_28 .concat8 [ 1 1 1 1], L_00000204c415a660, L_00000204c415a350, L_00000204c415a900, L_00000204c415a6d0;
LS_00000204c4168440_1_0 .concat8 [ 4 4 4 4], LS_00000204c4168440_0_0, LS_00000204c4168440_0_4, LS_00000204c4168440_0_8, LS_00000204c4168440_0_12;
LS_00000204c4168440_1_4 .concat8 [ 4 4 4 4], LS_00000204c4168440_0_16, LS_00000204c4168440_0_20, LS_00000204c4168440_0_24, LS_00000204c4168440_0_28;
L_00000204c4168440 .concat8 [ 16 16 0 0], LS_00000204c4168440_1_0, LS_00000204c4168440_1_4;
L_00000204c4167ea0 .part v00000204c40c4580_0, 31, 1;
L_00000204c4168f80 .part v00000204c40c3d60_0, 31, 1;
L_00000204c41672c0 .part L_00000204c4168440, 0, 1;
L_00000204c41674a0 .part L_00000204c4168440, 1, 1;
L_00000204c4167540 .part L_00000204c4168440, 2, 1;
L_00000204c41684e0 .part L_00000204c4168440, 3, 1;
L_00000204c4168580 .part L_00000204c4168440, 4, 1;
L_00000204c41675e0 .part L_00000204c4168440, 5, 1;
L_00000204c4168800 .part L_00000204c4168440, 6, 1;
L_00000204c4167680 .part L_00000204c4168440, 7, 1;
L_00000204c4167a40 .part L_00000204c4168440, 8, 1;
L_00000204c4167b80 .part L_00000204c4168440, 9, 1;
L_00000204c4168760 .part L_00000204c4168440, 10, 1;
L_00000204c4169de0 .part L_00000204c4168440, 11, 1;
L_00000204c4169ca0 .part L_00000204c4168440, 12, 1;
L_00000204c41698e0 .part L_00000204c4168440, 13, 1;
L_00000204c4169c00 .part L_00000204c4168440, 14, 1;
L_00000204c4169e80 .part L_00000204c4168440, 15, 1;
L_00000204c4169980 .part L_00000204c4168440, 16, 1;
L_00000204c4169d40 .part L_00000204c4168440, 17, 1;
L_00000204c41697a0 .part L_00000204c4168440, 18, 1;
L_00000204c4169ac0 .part L_00000204c4168440, 19, 1;
L_00000204c4169a20 .part L_00000204c4168440, 20, 1;
L_00000204c4169840 .part L_00000204c4168440, 21, 1;
L_00000204c4169b60 .part L_00000204c4168440, 22, 1;
L_00000204c4163a80 .part L_00000204c4168440, 23, 1;
L_00000204c41642a0 .part L_00000204c4168440, 24, 1;
L_00000204c4162e00 .part L_00000204c4168440, 25, 1;
L_00000204c4162ea0 .part L_00000204c4168440, 26, 1;
L_00000204c4163e40 .part L_00000204c4168440, 27, 1;
L_00000204c4162cc0 .part L_00000204c4168440, 28, 1;
L_00000204c4163120 .part L_00000204c4168440, 29, 1;
L_00000204c4162b80 .part L_00000204c4168440, 30, 1;
L_00000204c4162d60 .part L_00000204c4168440, 31, 1;
S_00000204c3ebc8c0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_00000204c3e06b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_00000204c4038b50 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_00000204c415b1c0 .functor NOT 1, L_00000204c40f0830, C4<0>, C4<0>, C4<0>;
v00000204c40b6d50_0 .net "A", 31 0, v00000204c40c4580_0;  alias, 1 drivers
v00000204c40b51d0_0 .net "ALUOP", 3 0, v00000204c40b5bd0_0;  alias, 1 drivers
v00000204c40b5630_0 .net "B", 31 0, v00000204c40c3d60_0;  alias, 1 drivers
v00000204c40b56d0_0 .var "CF", 0 0;
v00000204c40b5a90_0 .net "ZF", 0 0, L_00000204c415b1c0;  alias, 1 drivers
v00000204c40b5db0_0 .net *"_ivl_1", 0 0, L_00000204c40f0830;  1 drivers
v00000204c40b5b30_0 .var "res", 31 0;
E_00000204c4039190 .event anyedge, v00000204c40b51d0_0, v00000204c40b6710_0, v00000204c40b71b0_0, v00000204c40b56d0_0;
L_00000204c40f0830 .reduce/or v00000204c40b5b30_0;
S_00000204c3ebca50 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_00000204c3e06b50;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_00000204c406be40 .param/l "add" 0 9 6, C4<000000100000>;
P_00000204c406be78 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000204c406beb0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000204c406bee8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000204c406bf20 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000204c406bf58 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000204c406bf90 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000204c406bfc8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000204c406c000 .param/l "j" 0 9 19, C4<000010000000>;
P_00000204c406c038 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000204c406c070 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000204c406c0a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000204c406c0e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000204c406c118 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000204c406c150 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000204c406c188 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000204c406c1c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000204c406c1f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000204c406c230 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000204c406c268 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000204c406c2a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000204c406c2d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000204c406c310 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000204c406c348 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000204c406c380 .param/l "xori" 0 9 12, C4<001110000000>;
v00000204c40b5bd0_0 .var "ALU_OP", 3 0;
v00000204c40b5c70_0 .net "opcode", 11 0, v00000204c40c3400_0;  alias, 1 drivers
E_00000204c4038c50 .event anyedge, v00000204c3fc0290_0;
S_00000204c3ec3170 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_00000204c3e89f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v00000204c40c0fc0_0 .net "EX1_forward_to_B", 31 0, v00000204c40c1060_0;  alias, 1 drivers
v00000204c40c28c0_0 .net "EX_PFC", 31 0, v00000204c40c1c40_0;  alias, 1 drivers
v00000204c40c0a20_0 .net "EX_PFC_to_IF", 31 0, L_00000204c40f0470;  alias, 1 drivers
v00000204c40c1600_0 .net "alu_selA", 1 0, L_00000204c40f1b90;  alias, 1 drivers
v00000204c40c17e0_0 .net "alu_selB", 1 0, L_00000204c40f3990;  alias, 1 drivers
v00000204c40c2a00_0 .net "ex_haz", 31 0, v00000204c40b36a0_0;  alias, 1 drivers
v00000204c40c2960_0 .net "id_haz", 31 0, L_00000204c40ef4d0;  alias, 1 drivers
v00000204c40c2820_0 .net "is_jr", 0 0, v00000204c40c0d40_0;  alias, 1 drivers
v00000204c40c2aa0_0 .net "mem_haz", 31 0, L_00000204c415bbd0;  alias, 1 drivers
v00000204c40c26e0_0 .net "oper1", 31 0, L_00000204c40f5e80;  alias, 1 drivers
v00000204c40c14c0_0 .net "oper2", 31 0, L_00000204c415b070;  alias, 1 drivers
v00000204c40c2e60_0 .net "pc", 31 0, v00000204c40c2fa0_0;  alias, 1 drivers
v00000204c40c0f20_0 .net "rs1", 31 0, v00000204c40c2c80_0;  alias, 1 drivers
v00000204c40c2640_0 .net "rs2_in", 31 0, v00000204c40c2000_0;  alias, 1 drivers
v00000204c40c1e20_0 .net "rs2_out", 31 0, L_00000204c415aa50;  alias, 1 drivers
v00000204c40c2b40_0 .net "store_rs2_forward", 1 0, L_00000204c40f3f30;  alias, 1 drivers
L_00000204c40f0470 .functor MUXZ 32, v00000204c40c1c40_0, L_00000204c40f5e80, v00000204c40c0d40_0, C4<>;
S_00000204c3ec3300 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_00000204c3ec3170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000204c4039710 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000204c40f41a0 .functor NOT 1, L_00000204c40ef110, C4<0>, C4<0>, C4<0>;
L_00000204c40f4520 .functor NOT 1, L_00000204c40eea30, C4<0>, C4<0>, C4<0>;
L_00000204c40f4830 .functor NOT 1, L_00000204c40f0790, C4<0>, C4<0>, C4<0>;
L_00000204c40f5010 .functor NOT 1, L_00000204c40ef7f0, C4<0>, C4<0>, C4<0>;
L_00000204c40f4c90 .functor AND 32, L_00000204c40f56a0, v00000204c40c2c80_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000204c40f5160 .functor AND 32, L_00000204c40f4590, L_00000204c415bbd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000204c40f4a60 .functor OR 32, L_00000204c40f4c90, L_00000204c40f5160, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000204c40f4d00 .functor AND 32, L_00000204c40f4980, v00000204c40b36a0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000204c40f4d70 .functor OR 32, L_00000204c40f4a60, L_00000204c40f4d00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000204c40f5f60 .functor AND 32, L_00000204c40f49f0, L_00000204c40ef4d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000204c40f5e80 .functor OR 32, L_00000204c40f4d70, L_00000204c40f5f60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000204c40b7bb0_0 .net *"_ivl_1", 0 0, L_00000204c40ef110;  1 drivers
v00000204c40b7c50_0 .net *"_ivl_13", 0 0, L_00000204c40f0790;  1 drivers
v00000204c40b7cf0_0 .net *"_ivl_14", 0 0, L_00000204c40f4830;  1 drivers
v00000204c40b7d90_0 .net *"_ivl_19", 0 0, L_00000204c40eee90;  1 drivers
v00000204c40b7e30_0 .net *"_ivl_2", 0 0, L_00000204c40f41a0;  1 drivers
v00000204c40bc4e0_0 .net *"_ivl_23", 0 0, L_00000204c40eefd0;  1 drivers
v00000204c40bcc60_0 .net *"_ivl_27", 0 0, L_00000204c40ef7f0;  1 drivers
v00000204c40bb0e0_0 .net *"_ivl_28", 0 0, L_00000204c40f5010;  1 drivers
v00000204c40bcd00_0 .net *"_ivl_33", 0 0, L_00000204c40ee850;  1 drivers
v00000204c40bb4a0_0 .net *"_ivl_37", 0 0, L_00000204c40f01f0;  1 drivers
v00000204c40bcee0_0 .net *"_ivl_40", 31 0, L_00000204c40f4c90;  1 drivers
v00000204c40bc300_0 .net *"_ivl_42", 31 0, L_00000204c40f5160;  1 drivers
v00000204c40bc9e0_0 .net *"_ivl_44", 31 0, L_00000204c40f4a60;  1 drivers
v00000204c40bafa0_0 .net *"_ivl_46", 31 0, L_00000204c40f4d00;  1 drivers
v00000204c40bbf40_0 .net *"_ivl_48", 31 0, L_00000204c40f4d70;  1 drivers
v00000204c40bcbc0_0 .net *"_ivl_50", 31 0, L_00000204c40f5f60;  1 drivers
v00000204c40bb7c0_0 .net *"_ivl_7", 0 0, L_00000204c40eea30;  1 drivers
v00000204c40bc120_0 .net *"_ivl_8", 0 0, L_00000204c40f4520;  1 drivers
v00000204c40baa00_0 .net "ina", 31 0, v00000204c40c2c80_0;  alias, 1 drivers
v00000204c40babe0_0 .net "inb", 31 0, L_00000204c415bbd0;  alias, 1 drivers
v00000204c40bad20_0 .net "inc", 31 0, v00000204c40b36a0_0;  alias, 1 drivers
v00000204c40bb720_0 .net "ind", 31 0, L_00000204c40ef4d0;  alias, 1 drivers
v00000204c40bb180_0 .net "out", 31 0, L_00000204c40f5e80;  alias, 1 drivers
v00000204c40bc580_0 .net "s0", 31 0, L_00000204c40f56a0;  1 drivers
v00000204c40bcda0_0 .net "s1", 31 0, L_00000204c40f4590;  1 drivers
v00000204c40bc800_0 .net "s2", 31 0, L_00000204c40f4980;  1 drivers
v00000204c40bc6c0_0 .net "s3", 31 0, L_00000204c40f49f0;  1 drivers
v00000204c40baaa0_0 .net "sel", 1 0, L_00000204c40f1b90;  alias, 1 drivers
L_00000204c40ef110 .part L_00000204c40f1b90, 1, 1;
LS_00000204c40ef750_0_0 .concat [ 1 1 1 1], L_00000204c40f41a0, L_00000204c40f41a0, L_00000204c40f41a0, L_00000204c40f41a0;
LS_00000204c40ef750_0_4 .concat [ 1 1 1 1], L_00000204c40f41a0, L_00000204c40f41a0, L_00000204c40f41a0, L_00000204c40f41a0;
LS_00000204c40ef750_0_8 .concat [ 1 1 1 1], L_00000204c40f41a0, L_00000204c40f41a0, L_00000204c40f41a0, L_00000204c40f41a0;
LS_00000204c40ef750_0_12 .concat [ 1 1 1 1], L_00000204c40f41a0, L_00000204c40f41a0, L_00000204c40f41a0, L_00000204c40f41a0;
LS_00000204c40ef750_0_16 .concat [ 1 1 1 1], L_00000204c40f41a0, L_00000204c40f41a0, L_00000204c40f41a0, L_00000204c40f41a0;
LS_00000204c40ef750_0_20 .concat [ 1 1 1 1], L_00000204c40f41a0, L_00000204c40f41a0, L_00000204c40f41a0, L_00000204c40f41a0;
LS_00000204c40ef750_0_24 .concat [ 1 1 1 1], L_00000204c40f41a0, L_00000204c40f41a0, L_00000204c40f41a0, L_00000204c40f41a0;
LS_00000204c40ef750_0_28 .concat [ 1 1 1 1], L_00000204c40f41a0, L_00000204c40f41a0, L_00000204c40f41a0, L_00000204c40f41a0;
LS_00000204c40ef750_1_0 .concat [ 4 4 4 4], LS_00000204c40ef750_0_0, LS_00000204c40ef750_0_4, LS_00000204c40ef750_0_8, LS_00000204c40ef750_0_12;
LS_00000204c40ef750_1_4 .concat [ 4 4 4 4], LS_00000204c40ef750_0_16, LS_00000204c40ef750_0_20, LS_00000204c40ef750_0_24, LS_00000204c40ef750_0_28;
L_00000204c40ef750 .concat [ 16 16 0 0], LS_00000204c40ef750_1_0, LS_00000204c40ef750_1_4;
L_00000204c40eea30 .part L_00000204c40f1b90, 0, 1;
LS_00000204c40ef570_0_0 .concat [ 1 1 1 1], L_00000204c40f4520, L_00000204c40f4520, L_00000204c40f4520, L_00000204c40f4520;
LS_00000204c40ef570_0_4 .concat [ 1 1 1 1], L_00000204c40f4520, L_00000204c40f4520, L_00000204c40f4520, L_00000204c40f4520;
LS_00000204c40ef570_0_8 .concat [ 1 1 1 1], L_00000204c40f4520, L_00000204c40f4520, L_00000204c40f4520, L_00000204c40f4520;
LS_00000204c40ef570_0_12 .concat [ 1 1 1 1], L_00000204c40f4520, L_00000204c40f4520, L_00000204c40f4520, L_00000204c40f4520;
LS_00000204c40ef570_0_16 .concat [ 1 1 1 1], L_00000204c40f4520, L_00000204c40f4520, L_00000204c40f4520, L_00000204c40f4520;
LS_00000204c40ef570_0_20 .concat [ 1 1 1 1], L_00000204c40f4520, L_00000204c40f4520, L_00000204c40f4520, L_00000204c40f4520;
LS_00000204c40ef570_0_24 .concat [ 1 1 1 1], L_00000204c40f4520, L_00000204c40f4520, L_00000204c40f4520, L_00000204c40f4520;
LS_00000204c40ef570_0_28 .concat [ 1 1 1 1], L_00000204c40f4520, L_00000204c40f4520, L_00000204c40f4520, L_00000204c40f4520;
LS_00000204c40ef570_1_0 .concat [ 4 4 4 4], LS_00000204c40ef570_0_0, LS_00000204c40ef570_0_4, LS_00000204c40ef570_0_8, LS_00000204c40ef570_0_12;
LS_00000204c40ef570_1_4 .concat [ 4 4 4 4], LS_00000204c40ef570_0_16, LS_00000204c40ef570_0_20, LS_00000204c40ef570_0_24, LS_00000204c40ef570_0_28;
L_00000204c40ef570 .concat [ 16 16 0 0], LS_00000204c40ef570_1_0, LS_00000204c40ef570_1_4;
L_00000204c40f0790 .part L_00000204c40f1b90, 1, 1;
LS_00000204c40ee8f0_0_0 .concat [ 1 1 1 1], L_00000204c40f4830, L_00000204c40f4830, L_00000204c40f4830, L_00000204c40f4830;
LS_00000204c40ee8f0_0_4 .concat [ 1 1 1 1], L_00000204c40f4830, L_00000204c40f4830, L_00000204c40f4830, L_00000204c40f4830;
LS_00000204c40ee8f0_0_8 .concat [ 1 1 1 1], L_00000204c40f4830, L_00000204c40f4830, L_00000204c40f4830, L_00000204c40f4830;
LS_00000204c40ee8f0_0_12 .concat [ 1 1 1 1], L_00000204c40f4830, L_00000204c40f4830, L_00000204c40f4830, L_00000204c40f4830;
LS_00000204c40ee8f0_0_16 .concat [ 1 1 1 1], L_00000204c40f4830, L_00000204c40f4830, L_00000204c40f4830, L_00000204c40f4830;
LS_00000204c40ee8f0_0_20 .concat [ 1 1 1 1], L_00000204c40f4830, L_00000204c40f4830, L_00000204c40f4830, L_00000204c40f4830;
LS_00000204c40ee8f0_0_24 .concat [ 1 1 1 1], L_00000204c40f4830, L_00000204c40f4830, L_00000204c40f4830, L_00000204c40f4830;
LS_00000204c40ee8f0_0_28 .concat [ 1 1 1 1], L_00000204c40f4830, L_00000204c40f4830, L_00000204c40f4830, L_00000204c40f4830;
LS_00000204c40ee8f0_1_0 .concat [ 4 4 4 4], LS_00000204c40ee8f0_0_0, LS_00000204c40ee8f0_0_4, LS_00000204c40ee8f0_0_8, LS_00000204c40ee8f0_0_12;
LS_00000204c40ee8f0_1_4 .concat [ 4 4 4 4], LS_00000204c40ee8f0_0_16, LS_00000204c40ee8f0_0_20, LS_00000204c40ee8f0_0_24, LS_00000204c40ee8f0_0_28;
L_00000204c40ee8f0 .concat [ 16 16 0 0], LS_00000204c40ee8f0_1_0, LS_00000204c40ee8f0_1_4;
L_00000204c40eee90 .part L_00000204c40f1b90, 0, 1;
LS_00000204c40eeb70_0_0 .concat [ 1 1 1 1], L_00000204c40eee90, L_00000204c40eee90, L_00000204c40eee90, L_00000204c40eee90;
LS_00000204c40eeb70_0_4 .concat [ 1 1 1 1], L_00000204c40eee90, L_00000204c40eee90, L_00000204c40eee90, L_00000204c40eee90;
LS_00000204c40eeb70_0_8 .concat [ 1 1 1 1], L_00000204c40eee90, L_00000204c40eee90, L_00000204c40eee90, L_00000204c40eee90;
LS_00000204c40eeb70_0_12 .concat [ 1 1 1 1], L_00000204c40eee90, L_00000204c40eee90, L_00000204c40eee90, L_00000204c40eee90;
LS_00000204c40eeb70_0_16 .concat [ 1 1 1 1], L_00000204c40eee90, L_00000204c40eee90, L_00000204c40eee90, L_00000204c40eee90;
LS_00000204c40eeb70_0_20 .concat [ 1 1 1 1], L_00000204c40eee90, L_00000204c40eee90, L_00000204c40eee90, L_00000204c40eee90;
LS_00000204c40eeb70_0_24 .concat [ 1 1 1 1], L_00000204c40eee90, L_00000204c40eee90, L_00000204c40eee90, L_00000204c40eee90;
LS_00000204c40eeb70_0_28 .concat [ 1 1 1 1], L_00000204c40eee90, L_00000204c40eee90, L_00000204c40eee90, L_00000204c40eee90;
LS_00000204c40eeb70_1_0 .concat [ 4 4 4 4], LS_00000204c40eeb70_0_0, LS_00000204c40eeb70_0_4, LS_00000204c40eeb70_0_8, LS_00000204c40eeb70_0_12;
LS_00000204c40eeb70_1_4 .concat [ 4 4 4 4], LS_00000204c40eeb70_0_16, LS_00000204c40eeb70_0_20, LS_00000204c40eeb70_0_24, LS_00000204c40eeb70_0_28;
L_00000204c40eeb70 .concat [ 16 16 0 0], LS_00000204c40eeb70_1_0, LS_00000204c40eeb70_1_4;
L_00000204c40eefd0 .part L_00000204c40f1b90, 1, 1;
LS_00000204c40ef1b0_0_0 .concat [ 1 1 1 1], L_00000204c40eefd0, L_00000204c40eefd0, L_00000204c40eefd0, L_00000204c40eefd0;
LS_00000204c40ef1b0_0_4 .concat [ 1 1 1 1], L_00000204c40eefd0, L_00000204c40eefd0, L_00000204c40eefd0, L_00000204c40eefd0;
LS_00000204c40ef1b0_0_8 .concat [ 1 1 1 1], L_00000204c40eefd0, L_00000204c40eefd0, L_00000204c40eefd0, L_00000204c40eefd0;
LS_00000204c40ef1b0_0_12 .concat [ 1 1 1 1], L_00000204c40eefd0, L_00000204c40eefd0, L_00000204c40eefd0, L_00000204c40eefd0;
LS_00000204c40ef1b0_0_16 .concat [ 1 1 1 1], L_00000204c40eefd0, L_00000204c40eefd0, L_00000204c40eefd0, L_00000204c40eefd0;
LS_00000204c40ef1b0_0_20 .concat [ 1 1 1 1], L_00000204c40eefd0, L_00000204c40eefd0, L_00000204c40eefd0, L_00000204c40eefd0;
LS_00000204c40ef1b0_0_24 .concat [ 1 1 1 1], L_00000204c40eefd0, L_00000204c40eefd0, L_00000204c40eefd0, L_00000204c40eefd0;
LS_00000204c40ef1b0_0_28 .concat [ 1 1 1 1], L_00000204c40eefd0, L_00000204c40eefd0, L_00000204c40eefd0, L_00000204c40eefd0;
LS_00000204c40ef1b0_1_0 .concat [ 4 4 4 4], LS_00000204c40ef1b0_0_0, LS_00000204c40ef1b0_0_4, LS_00000204c40ef1b0_0_8, LS_00000204c40ef1b0_0_12;
LS_00000204c40ef1b0_1_4 .concat [ 4 4 4 4], LS_00000204c40ef1b0_0_16, LS_00000204c40ef1b0_0_20, LS_00000204c40ef1b0_0_24, LS_00000204c40ef1b0_0_28;
L_00000204c40ef1b0 .concat [ 16 16 0 0], LS_00000204c40ef1b0_1_0, LS_00000204c40ef1b0_1_4;
L_00000204c40ef7f0 .part L_00000204c40f1b90, 0, 1;
LS_00000204c40eec10_0_0 .concat [ 1 1 1 1], L_00000204c40f5010, L_00000204c40f5010, L_00000204c40f5010, L_00000204c40f5010;
LS_00000204c40eec10_0_4 .concat [ 1 1 1 1], L_00000204c40f5010, L_00000204c40f5010, L_00000204c40f5010, L_00000204c40f5010;
LS_00000204c40eec10_0_8 .concat [ 1 1 1 1], L_00000204c40f5010, L_00000204c40f5010, L_00000204c40f5010, L_00000204c40f5010;
LS_00000204c40eec10_0_12 .concat [ 1 1 1 1], L_00000204c40f5010, L_00000204c40f5010, L_00000204c40f5010, L_00000204c40f5010;
LS_00000204c40eec10_0_16 .concat [ 1 1 1 1], L_00000204c40f5010, L_00000204c40f5010, L_00000204c40f5010, L_00000204c40f5010;
LS_00000204c40eec10_0_20 .concat [ 1 1 1 1], L_00000204c40f5010, L_00000204c40f5010, L_00000204c40f5010, L_00000204c40f5010;
LS_00000204c40eec10_0_24 .concat [ 1 1 1 1], L_00000204c40f5010, L_00000204c40f5010, L_00000204c40f5010, L_00000204c40f5010;
LS_00000204c40eec10_0_28 .concat [ 1 1 1 1], L_00000204c40f5010, L_00000204c40f5010, L_00000204c40f5010, L_00000204c40f5010;
LS_00000204c40eec10_1_0 .concat [ 4 4 4 4], LS_00000204c40eec10_0_0, LS_00000204c40eec10_0_4, LS_00000204c40eec10_0_8, LS_00000204c40eec10_0_12;
LS_00000204c40eec10_1_4 .concat [ 4 4 4 4], LS_00000204c40eec10_0_16, LS_00000204c40eec10_0_20, LS_00000204c40eec10_0_24, LS_00000204c40eec10_0_28;
L_00000204c40eec10 .concat [ 16 16 0 0], LS_00000204c40eec10_1_0, LS_00000204c40eec10_1_4;
L_00000204c40ee850 .part L_00000204c40f1b90, 1, 1;
LS_00000204c40ef9d0_0_0 .concat [ 1 1 1 1], L_00000204c40ee850, L_00000204c40ee850, L_00000204c40ee850, L_00000204c40ee850;
LS_00000204c40ef9d0_0_4 .concat [ 1 1 1 1], L_00000204c40ee850, L_00000204c40ee850, L_00000204c40ee850, L_00000204c40ee850;
LS_00000204c40ef9d0_0_8 .concat [ 1 1 1 1], L_00000204c40ee850, L_00000204c40ee850, L_00000204c40ee850, L_00000204c40ee850;
LS_00000204c40ef9d0_0_12 .concat [ 1 1 1 1], L_00000204c40ee850, L_00000204c40ee850, L_00000204c40ee850, L_00000204c40ee850;
LS_00000204c40ef9d0_0_16 .concat [ 1 1 1 1], L_00000204c40ee850, L_00000204c40ee850, L_00000204c40ee850, L_00000204c40ee850;
LS_00000204c40ef9d0_0_20 .concat [ 1 1 1 1], L_00000204c40ee850, L_00000204c40ee850, L_00000204c40ee850, L_00000204c40ee850;
LS_00000204c40ef9d0_0_24 .concat [ 1 1 1 1], L_00000204c40ee850, L_00000204c40ee850, L_00000204c40ee850, L_00000204c40ee850;
LS_00000204c40ef9d0_0_28 .concat [ 1 1 1 1], L_00000204c40ee850, L_00000204c40ee850, L_00000204c40ee850, L_00000204c40ee850;
LS_00000204c40ef9d0_1_0 .concat [ 4 4 4 4], LS_00000204c40ef9d0_0_0, LS_00000204c40ef9d0_0_4, LS_00000204c40ef9d0_0_8, LS_00000204c40ef9d0_0_12;
LS_00000204c40ef9d0_1_4 .concat [ 4 4 4 4], LS_00000204c40ef9d0_0_16, LS_00000204c40ef9d0_0_20, LS_00000204c40ef9d0_0_24, LS_00000204c40ef9d0_0_28;
L_00000204c40ef9d0 .concat [ 16 16 0 0], LS_00000204c40ef9d0_1_0, LS_00000204c40ef9d0_1_4;
L_00000204c40f01f0 .part L_00000204c40f1b90, 0, 1;
LS_00000204c40ee990_0_0 .concat [ 1 1 1 1], L_00000204c40f01f0, L_00000204c40f01f0, L_00000204c40f01f0, L_00000204c40f01f0;
LS_00000204c40ee990_0_4 .concat [ 1 1 1 1], L_00000204c40f01f0, L_00000204c40f01f0, L_00000204c40f01f0, L_00000204c40f01f0;
LS_00000204c40ee990_0_8 .concat [ 1 1 1 1], L_00000204c40f01f0, L_00000204c40f01f0, L_00000204c40f01f0, L_00000204c40f01f0;
LS_00000204c40ee990_0_12 .concat [ 1 1 1 1], L_00000204c40f01f0, L_00000204c40f01f0, L_00000204c40f01f0, L_00000204c40f01f0;
LS_00000204c40ee990_0_16 .concat [ 1 1 1 1], L_00000204c40f01f0, L_00000204c40f01f0, L_00000204c40f01f0, L_00000204c40f01f0;
LS_00000204c40ee990_0_20 .concat [ 1 1 1 1], L_00000204c40f01f0, L_00000204c40f01f0, L_00000204c40f01f0, L_00000204c40f01f0;
LS_00000204c40ee990_0_24 .concat [ 1 1 1 1], L_00000204c40f01f0, L_00000204c40f01f0, L_00000204c40f01f0, L_00000204c40f01f0;
LS_00000204c40ee990_0_28 .concat [ 1 1 1 1], L_00000204c40f01f0, L_00000204c40f01f0, L_00000204c40f01f0, L_00000204c40f01f0;
LS_00000204c40ee990_1_0 .concat [ 4 4 4 4], LS_00000204c40ee990_0_0, LS_00000204c40ee990_0_4, LS_00000204c40ee990_0_8, LS_00000204c40ee990_0_12;
LS_00000204c40ee990_1_4 .concat [ 4 4 4 4], LS_00000204c40ee990_0_16, LS_00000204c40ee990_0_20, LS_00000204c40ee990_0_24, LS_00000204c40ee990_0_28;
L_00000204c40ee990 .concat [ 16 16 0 0], LS_00000204c40ee990_1_0, LS_00000204c40ee990_1_4;
S_00000204c3e78230 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000204c3ec3300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000204c40f56a0 .functor AND 32, L_00000204c40ef750, L_00000204c40ef570, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000204c40b8b50_0 .net "in1", 31 0, L_00000204c40ef750;  1 drivers
v00000204c40b8a10_0 .net "in2", 31 0, L_00000204c40ef570;  1 drivers
v00000204c40b8c90_0 .net "out", 31 0, L_00000204c40f56a0;  alias, 1 drivers
S_00000204c3e783c0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000204c3ec3300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000204c40f4590 .functor AND 32, L_00000204c40ee8f0, L_00000204c40eeb70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000204c40b8e70_0 .net "in1", 31 0, L_00000204c40ee8f0;  1 drivers
v00000204c40b8ab0_0 .net "in2", 31 0, L_00000204c40eeb70;  1 drivers
v00000204c40b8d30_0 .net "out", 31 0, L_00000204c40f4590;  alias, 1 drivers
S_00000204c3eb1570 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000204c3ec3300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000204c40f4980 .functor AND 32, L_00000204c40ef1b0, L_00000204c40eec10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000204c40b8dd0_0 .net "in1", 31 0, L_00000204c40ef1b0;  1 drivers
v00000204c40b7a70_0 .net "in2", 31 0, L_00000204c40eec10;  1 drivers
v00000204c40b7890_0 .net "out", 31 0, L_00000204c40f4980;  alias, 1 drivers
S_00000204c40b9bc0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000204c3ec3300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000204c40f49f0 .functor AND 32, L_00000204c40ef9d0, L_00000204c40ee990, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000204c40b7930_0 .net "in1", 31 0, L_00000204c40ef9d0;  1 drivers
v00000204c40b79d0_0 .net "in2", 31 0, L_00000204c40ee990;  1 drivers
v00000204c40b7b10_0 .net "out", 31 0, L_00000204c40f49f0;  alias, 1 drivers
S_00000204c40b9d50 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_00000204c3ec3170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000204c4038dd0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000204c40f5d30 .functor NOT 1, L_00000204c40eead0, C4<0>, C4<0>, C4<0>;
L_00000204c40f5c50 .functor NOT 1, L_00000204c40f0d30, C4<0>, C4<0>, C4<0>;
L_00000204c40f5cc0 .functor NOT 1, L_00000204c40efbb0, C4<0>, C4<0>, C4<0>;
L_00000204c402fba0 .functor NOT 1, L_00000204c40f0f10, C4<0>, C4<0>, C4<0>;
L_00000204c415b8c0 .functor AND 32, L_00000204c40f5ef0, v00000204c40c1060_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000204c415a7b0 .functor AND 32, L_00000204c40f5da0, L_00000204c415bbd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000204c415aba0 .functor OR 32, L_00000204c415b8c0, L_00000204c415a7b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000204c415b0e0 .functor AND 32, L_00000204c40f5e10, v00000204c40b36a0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000204c4159fd0 .functor OR 32, L_00000204c415aba0, L_00000204c415b0e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000204c415b7e0 .functor AND 32, L_00000204c415b5b0, L_00000204c40ef4d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000204c415b070 .functor OR 32, L_00000204c4159fd0, L_00000204c415b7e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000204c40bc8a0_0 .net *"_ivl_1", 0 0, L_00000204c40eead0;  1 drivers
v00000204c40bb2c0_0 .net *"_ivl_13", 0 0, L_00000204c40efbb0;  1 drivers
v00000204c40bc760_0 .net *"_ivl_14", 0 0, L_00000204c40f5cc0;  1 drivers
v00000204c40ba8c0_0 .net *"_ivl_19", 0 0, L_00000204c40f0510;  1 drivers
v00000204c40bc080_0 .net *"_ivl_2", 0 0, L_00000204c40f5d30;  1 drivers
v00000204c40bcf80_0 .net *"_ivl_23", 0 0, L_00000204c40ef890;  1 drivers
v00000204c40bb900_0 .net *"_ivl_27", 0 0, L_00000204c40f0f10;  1 drivers
v00000204c40bd020_0 .net *"_ivl_28", 0 0, L_00000204c402fba0;  1 drivers
v00000204c40bb040_0 .net *"_ivl_33", 0 0, L_00000204c40f06f0;  1 drivers
v00000204c40ba960_0 .net *"_ivl_37", 0 0, L_00000204c40eef30;  1 drivers
v00000204c40bc940_0 .net *"_ivl_40", 31 0, L_00000204c415b8c0;  1 drivers
v00000204c40bb5e0_0 .net *"_ivl_42", 31 0, L_00000204c415a7b0;  1 drivers
v00000204c40bb9a0_0 .net *"_ivl_44", 31 0, L_00000204c415aba0;  1 drivers
v00000204c40bab40_0 .net *"_ivl_46", 31 0, L_00000204c415b0e0;  1 drivers
v00000204c40badc0_0 .net *"_ivl_48", 31 0, L_00000204c4159fd0;  1 drivers
v00000204c40bae60_0 .net *"_ivl_50", 31 0, L_00000204c415b7e0;  1 drivers
v00000204c40bc1c0_0 .net *"_ivl_7", 0 0, L_00000204c40f0d30;  1 drivers
v00000204c40bbd60_0 .net *"_ivl_8", 0 0, L_00000204c40f5c50;  1 drivers
v00000204c40bb360_0 .net "ina", 31 0, v00000204c40c1060_0;  alias, 1 drivers
v00000204c40bc260_0 .net "inb", 31 0, L_00000204c415bbd0;  alias, 1 drivers
v00000204c40bb540_0 .net "inc", 31 0, v00000204c40b36a0_0;  alias, 1 drivers
v00000204c40bbc20_0 .net "ind", 31 0, L_00000204c40ef4d0;  alias, 1 drivers
v00000204c40bb680_0 .net "out", 31 0, L_00000204c415b070;  alias, 1 drivers
v00000204c40bbcc0_0 .net "s0", 31 0, L_00000204c40f5ef0;  1 drivers
v00000204c40bba40_0 .net "s1", 31 0, L_00000204c40f5da0;  1 drivers
v00000204c40bbae0_0 .net "s2", 31 0, L_00000204c40f5e10;  1 drivers
v00000204c40bbb80_0 .net "s3", 31 0, L_00000204c415b5b0;  1 drivers
v00000204c40bbea0_0 .net "sel", 1 0, L_00000204c40f3990;  alias, 1 drivers
L_00000204c40eead0 .part L_00000204c40f3990, 1, 1;
LS_00000204c40f0150_0_0 .concat [ 1 1 1 1], L_00000204c40f5d30, L_00000204c40f5d30, L_00000204c40f5d30, L_00000204c40f5d30;
LS_00000204c40f0150_0_4 .concat [ 1 1 1 1], L_00000204c40f5d30, L_00000204c40f5d30, L_00000204c40f5d30, L_00000204c40f5d30;
LS_00000204c40f0150_0_8 .concat [ 1 1 1 1], L_00000204c40f5d30, L_00000204c40f5d30, L_00000204c40f5d30, L_00000204c40f5d30;
LS_00000204c40f0150_0_12 .concat [ 1 1 1 1], L_00000204c40f5d30, L_00000204c40f5d30, L_00000204c40f5d30, L_00000204c40f5d30;
LS_00000204c40f0150_0_16 .concat [ 1 1 1 1], L_00000204c40f5d30, L_00000204c40f5d30, L_00000204c40f5d30, L_00000204c40f5d30;
LS_00000204c40f0150_0_20 .concat [ 1 1 1 1], L_00000204c40f5d30, L_00000204c40f5d30, L_00000204c40f5d30, L_00000204c40f5d30;
LS_00000204c40f0150_0_24 .concat [ 1 1 1 1], L_00000204c40f5d30, L_00000204c40f5d30, L_00000204c40f5d30, L_00000204c40f5d30;
LS_00000204c40f0150_0_28 .concat [ 1 1 1 1], L_00000204c40f5d30, L_00000204c40f5d30, L_00000204c40f5d30, L_00000204c40f5d30;
LS_00000204c40f0150_1_0 .concat [ 4 4 4 4], LS_00000204c40f0150_0_0, LS_00000204c40f0150_0_4, LS_00000204c40f0150_0_8, LS_00000204c40f0150_0_12;
LS_00000204c40f0150_1_4 .concat [ 4 4 4 4], LS_00000204c40f0150_0_16, LS_00000204c40f0150_0_20, LS_00000204c40f0150_0_24, LS_00000204c40f0150_0_28;
L_00000204c40f0150 .concat [ 16 16 0 0], LS_00000204c40f0150_1_0, LS_00000204c40f0150_1_4;
L_00000204c40f0d30 .part L_00000204c40f3990, 0, 1;
LS_00000204c40f0970_0_0 .concat [ 1 1 1 1], L_00000204c40f5c50, L_00000204c40f5c50, L_00000204c40f5c50, L_00000204c40f5c50;
LS_00000204c40f0970_0_4 .concat [ 1 1 1 1], L_00000204c40f5c50, L_00000204c40f5c50, L_00000204c40f5c50, L_00000204c40f5c50;
LS_00000204c40f0970_0_8 .concat [ 1 1 1 1], L_00000204c40f5c50, L_00000204c40f5c50, L_00000204c40f5c50, L_00000204c40f5c50;
LS_00000204c40f0970_0_12 .concat [ 1 1 1 1], L_00000204c40f5c50, L_00000204c40f5c50, L_00000204c40f5c50, L_00000204c40f5c50;
LS_00000204c40f0970_0_16 .concat [ 1 1 1 1], L_00000204c40f5c50, L_00000204c40f5c50, L_00000204c40f5c50, L_00000204c40f5c50;
LS_00000204c40f0970_0_20 .concat [ 1 1 1 1], L_00000204c40f5c50, L_00000204c40f5c50, L_00000204c40f5c50, L_00000204c40f5c50;
LS_00000204c40f0970_0_24 .concat [ 1 1 1 1], L_00000204c40f5c50, L_00000204c40f5c50, L_00000204c40f5c50, L_00000204c40f5c50;
LS_00000204c40f0970_0_28 .concat [ 1 1 1 1], L_00000204c40f5c50, L_00000204c40f5c50, L_00000204c40f5c50, L_00000204c40f5c50;
LS_00000204c40f0970_1_0 .concat [ 4 4 4 4], LS_00000204c40f0970_0_0, LS_00000204c40f0970_0_4, LS_00000204c40f0970_0_8, LS_00000204c40f0970_0_12;
LS_00000204c40f0970_1_4 .concat [ 4 4 4 4], LS_00000204c40f0970_0_16, LS_00000204c40f0970_0_20, LS_00000204c40f0970_0_24, LS_00000204c40f0970_0_28;
L_00000204c40f0970 .concat [ 16 16 0 0], LS_00000204c40f0970_1_0, LS_00000204c40f0970_1_4;
L_00000204c40efbb0 .part L_00000204c40f3990, 1, 1;
LS_00000204c40f0dd0_0_0 .concat [ 1 1 1 1], L_00000204c40f5cc0, L_00000204c40f5cc0, L_00000204c40f5cc0, L_00000204c40f5cc0;
LS_00000204c40f0dd0_0_4 .concat [ 1 1 1 1], L_00000204c40f5cc0, L_00000204c40f5cc0, L_00000204c40f5cc0, L_00000204c40f5cc0;
LS_00000204c40f0dd0_0_8 .concat [ 1 1 1 1], L_00000204c40f5cc0, L_00000204c40f5cc0, L_00000204c40f5cc0, L_00000204c40f5cc0;
LS_00000204c40f0dd0_0_12 .concat [ 1 1 1 1], L_00000204c40f5cc0, L_00000204c40f5cc0, L_00000204c40f5cc0, L_00000204c40f5cc0;
LS_00000204c40f0dd0_0_16 .concat [ 1 1 1 1], L_00000204c40f5cc0, L_00000204c40f5cc0, L_00000204c40f5cc0, L_00000204c40f5cc0;
LS_00000204c40f0dd0_0_20 .concat [ 1 1 1 1], L_00000204c40f5cc0, L_00000204c40f5cc0, L_00000204c40f5cc0, L_00000204c40f5cc0;
LS_00000204c40f0dd0_0_24 .concat [ 1 1 1 1], L_00000204c40f5cc0, L_00000204c40f5cc0, L_00000204c40f5cc0, L_00000204c40f5cc0;
LS_00000204c40f0dd0_0_28 .concat [ 1 1 1 1], L_00000204c40f5cc0, L_00000204c40f5cc0, L_00000204c40f5cc0, L_00000204c40f5cc0;
LS_00000204c40f0dd0_1_0 .concat [ 4 4 4 4], LS_00000204c40f0dd0_0_0, LS_00000204c40f0dd0_0_4, LS_00000204c40f0dd0_0_8, LS_00000204c40f0dd0_0_12;
LS_00000204c40f0dd0_1_4 .concat [ 4 4 4 4], LS_00000204c40f0dd0_0_16, LS_00000204c40f0dd0_0_20, LS_00000204c40f0dd0_0_24, LS_00000204c40f0dd0_0_28;
L_00000204c40f0dd0 .concat [ 16 16 0 0], LS_00000204c40f0dd0_1_0, LS_00000204c40f0dd0_1_4;
L_00000204c40f0510 .part L_00000204c40f3990, 0, 1;
LS_00000204c40eecb0_0_0 .concat [ 1 1 1 1], L_00000204c40f0510, L_00000204c40f0510, L_00000204c40f0510, L_00000204c40f0510;
LS_00000204c40eecb0_0_4 .concat [ 1 1 1 1], L_00000204c40f0510, L_00000204c40f0510, L_00000204c40f0510, L_00000204c40f0510;
LS_00000204c40eecb0_0_8 .concat [ 1 1 1 1], L_00000204c40f0510, L_00000204c40f0510, L_00000204c40f0510, L_00000204c40f0510;
LS_00000204c40eecb0_0_12 .concat [ 1 1 1 1], L_00000204c40f0510, L_00000204c40f0510, L_00000204c40f0510, L_00000204c40f0510;
LS_00000204c40eecb0_0_16 .concat [ 1 1 1 1], L_00000204c40f0510, L_00000204c40f0510, L_00000204c40f0510, L_00000204c40f0510;
LS_00000204c40eecb0_0_20 .concat [ 1 1 1 1], L_00000204c40f0510, L_00000204c40f0510, L_00000204c40f0510, L_00000204c40f0510;
LS_00000204c40eecb0_0_24 .concat [ 1 1 1 1], L_00000204c40f0510, L_00000204c40f0510, L_00000204c40f0510, L_00000204c40f0510;
LS_00000204c40eecb0_0_28 .concat [ 1 1 1 1], L_00000204c40f0510, L_00000204c40f0510, L_00000204c40f0510, L_00000204c40f0510;
LS_00000204c40eecb0_1_0 .concat [ 4 4 4 4], LS_00000204c40eecb0_0_0, LS_00000204c40eecb0_0_4, LS_00000204c40eecb0_0_8, LS_00000204c40eecb0_0_12;
LS_00000204c40eecb0_1_4 .concat [ 4 4 4 4], LS_00000204c40eecb0_0_16, LS_00000204c40eecb0_0_20, LS_00000204c40eecb0_0_24, LS_00000204c40eecb0_0_28;
L_00000204c40eecb0 .concat [ 16 16 0 0], LS_00000204c40eecb0_1_0, LS_00000204c40eecb0_1_4;
L_00000204c40ef890 .part L_00000204c40f3990, 1, 1;
LS_00000204c40f0bf0_0_0 .concat [ 1 1 1 1], L_00000204c40ef890, L_00000204c40ef890, L_00000204c40ef890, L_00000204c40ef890;
LS_00000204c40f0bf0_0_4 .concat [ 1 1 1 1], L_00000204c40ef890, L_00000204c40ef890, L_00000204c40ef890, L_00000204c40ef890;
LS_00000204c40f0bf0_0_8 .concat [ 1 1 1 1], L_00000204c40ef890, L_00000204c40ef890, L_00000204c40ef890, L_00000204c40ef890;
LS_00000204c40f0bf0_0_12 .concat [ 1 1 1 1], L_00000204c40ef890, L_00000204c40ef890, L_00000204c40ef890, L_00000204c40ef890;
LS_00000204c40f0bf0_0_16 .concat [ 1 1 1 1], L_00000204c40ef890, L_00000204c40ef890, L_00000204c40ef890, L_00000204c40ef890;
LS_00000204c40f0bf0_0_20 .concat [ 1 1 1 1], L_00000204c40ef890, L_00000204c40ef890, L_00000204c40ef890, L_00000204c40ef890;
LS_00000204c40f0bf0_0_24 .concat [ 1 1 1 1], L_00000204c40ef890, L_00000204c40ef890, L_00000204c40ef890, L_00000204c40ef890;
LS_00000204c40f0bf0_0_28 .concat [ 1 1 1 1], L_00000204c40ef890, L_00000204c40ef890, L_00000204c40ef890, L_00000204c40ef890;
LS_00000204c40f0bf0_1_0 .concat [ 4 4 4 4], LS_00000204c40f0bf0_0_0, LS_00000204c40f0bf0_0_4, LS_00000204c40f0bf0_0_8, LS_00000204c40f0bf0_0_12;
LS_00000204c40f0bf0_1_4 .concat [ 4 4 4 4], LS_00000204c40f0bf0_0_16, LS_00000204c40f0bf0_0_20, LS_00000204c40f0bf0_0_24, LS_00000204c40f0bf0_0_28;
L_00000204c40f0bf0 .concat [ 16 16 0 0], LS_00000204c40f0bf0_1_0, LS_00000204c40f0bf0_1_4;
L_00000204c40f0f10 .part L_00000204c40f3990, 0, 1;
LS_00000204c40eed50_0_0 .concat [ 1 1 1 1], L_00000204c402fba0, L_00000204c402fba0, L_00000204c402fba0, L_00000204c402fba0;
LS_00000204c40eed50_0_4 .concat [ 1 1 1 1], L_00000204c402fba0, L_00000204c402fba0, L_00000204c402fba0, L_00000204c402fba0;
LS_00000204c40eed50_0_8 .concat [ 1 1 1 1], L_00000204c402fba0, L_00000204c402fba0, L_00000204c402fba0, L_00000204c402fba0;
LS_00000204c40eed50_0_12 .concat [ 1 1 1 1], L_00000204c402fba0, L_00000204c402fba0, L_00000204c402fba0, L_00000204c402fba0;
LS_00000204c40eed50_0_16 .concat [ 1 1 1 1], L_00000204c402fba0, L_00000204c402fba0, L_00000204c402fba0, L_00000204c402fba0;
LS_00000204c40eed50_0_20 .concat [ 1 1 1 1], L_00000204c402fba0, L_00000204c402fba0, L_00000204c402fba0, L_00000204c402fba0;
LS_00000204c40eed50_0_24 .concat [ 1 1 1 1], L_00000204c402fba0, L_00000204c402fba0, L_00000204c402fba0, L_00000204c402fba0;
LS_00000204c40eed50_0_28 .concat [ 1 1 1 1], L_00000204c402fba0, L_00000204c402fba0, L_00000204c402fba0, L_00000204c402fba0;
LS_00000204c40eed50_1_0 .concat [ 4 4 4 4], LS_00000204c40eed50_0_0, LS_00000204c40eed50_0_4, LS_00000204c40eed50_0_8, LS_00000204c40eed50_0_12;
LS_00000204c40eed50_1_4 .concat [ 4 4 4 4], LS_00000204c40eed50_0_16, LS_00000204c40eed50_0_20, LS_00000204c40eed50_0_24, LS_00000204c40eed50_0_28;
L_00000204c40eed50 .concat [ 16 16 0 0], LS_00000204c40eed50_1_0, LS_00000204c40eed50_1_4;
L_00000204c40f06f0 .part L_00000204c40f3990, 1, 1;
LS_00000204c40f0290_0_0 .concat [ 1 1 1 1], L_00000204c40f06f0, L_00000204c40f06f0, L_00000204c40f06f0, L_00000204c40f06f0;
LS_00000204c40f0290_0_4 .concat [ 1 1 1 1], L_00000204c40f06f0, L_00000204c40f06f0, L_00000204c40f06f0, L_00000204c40f06f0;
LS_00000204c40f0290_0_8 .concat [ 1 1 1 1], L_00000204c40f06f0, L_00000204c40f06f0, L_00000204c40f06f0, L_00000204c40f06f0;
LS_00000204c40f0290_0_12 .concat [ 1 1 1 1], L_00000204c40f06f0, L_00000204c40f06f0, L_00000204c40f06f0, L_00000204c40f06f0;
LS_00000204c40f0290_0_16 .concat [ 1 1 1 1], L_00000204c40f06f0, L_00000204c40f06f0, L_00000204c40f06f0, L_00000204c40f06f0;
LS_00000204c40f0290_0_20 .concat [ 1 1 1 1], L_00000204c40f06f0, L_00000204c40f06f0, L_00000204c40f06f0, L_00000204c40f06f0;
LS_00000204c40f0290_0_24 .concat [ 1 1 1 1], L_00000204c40f06f0, L_00000204c40f06f0, L_00000204c40f06f0, L_00000204c40f06f0;
LS_00000204c40f0290_0_28 .concat [ 1 1 1 1], L_00000204c40f06f0, L_00000204c40f06f0, L_00000204c40f06f0, L_00000204c40f06f0;
LS_00000204c40f0290_1_0 .concat [ 4 4 4 4], LS_00000204c40f0290_0_0, LS_00000204c40f0290_0_4, LS_00000204c40f0290_0_8, LS_00000204c40f0290_0_12;
LS_00000204c40f0290_1_4 .concat [ 4 4 4 4], LS_00000204c40f0290_0_16, LS_00000204c40f0290_0_20, LS_00000204c40f0290_0_24, LS_00000204c40f0290_0_28;
L_00000204c40f0290 .concat [ 16 16 0 0], LS_00000204c40f0290_1_0, LS_00000204c40f0290_1_4;
L_00000204c40eef30 .part L_00000204c40f3990, 0, 1;
LS_00000204c40eedf0_0_0 .concat [ 1 1 1 1], L_00000204c40eef30, L_00000204c40eef30, L_00000204c40eef30, L_00000204c40eef30;
LS_00000204c40eedf0_0_4 .concat [ 1 1 1 1], L_00000204c40eef30, L_00000204c40eef30, L_00000204c40eef30, L_00000204c40eef30;
LS_00000204c40eedf0_0_8 .concat [ 1 1 1 1], L_00000204c40eef30, L_00000204c40eef30, L_00000204c40eef30, L_00000204c40eef30;
LS_00000204c40eedf0_0_12 .concat [ 1 1 1 1], L_00000204c40eef30, L_00000204c40eef30, L_00000204c40eef30, L_00000204c40eef30;
LS_00000204c40eedf0_0_16 .concat [ 1 1 1 1], L_00000204c40eef30, L_00000204c40eef30, L_00000204c40eef30, L_00000204c40eef30;
LS_00000204c40eedf0_0_20 .concat [ 1 1 1 1], L_00000204c40eef30, L_00000204c40eef30, L_00000204c40eef30, L_00000204c40eef30;
LS_00000204c40eedf0_0_24 .concat [ 1 1 1 1], L_00000204c40eef30, L_00000204c40eef30, L_00000204c40eef30, L_00000204c40eef30;
LS_00000204c40eedf0_0_28 .concat [ 1 1 1 1], L_00000204c40eef30, L_00000204c40eef30, L_00000204c40eef30, L_00000204c40eef30;
LS_00000204c40eedf0_1_0 .concat [ 4 4 4 4], LS_00000204c40eedf0_0_0, LS_00000204c40eedf0_0_4, LS_00000204c40eedf0_0_8, LS_00000204c40eedf0_0_12;
LS_00000204c40eedf0_1_4 .concat [ 4 4 4 4], LS_00000204c40eedf0_0_16, LS_00000204c40eedf0_0_20, LS_00000204c40eedf0_0_24, LS_00000204c40eedf0_0_28;
L_00000204c40eedf0 .concat [ 16 16 0 0], LS_00000204c40eedf0_1_0, LS_00000204c40eedf0_1_4;
S_00000204c40b9ee0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000204c40b9d50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000204c40f5ef0 .functor AND 32, L_00000204c40f0150, L_00000204c40f0970, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000204c40bac80_0 .net "in1", 31 0, L_00000204c40f0150;  1 drivers
v00000204c40baf00_0 .net "in2", 31 0, L_00000204c40f0970;  1 drivers
v00000204c40bc3a0_0 .net "out", 31 0, L_00000204c40f5ef0;  alias, 1 drivers
S_00000204c40b9a30 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000204c40b9d50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000204c40f5da0 .functor AND 32, L_00000204c40f0dd0, L_00000204c40eecb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000204c40bbe00_0 .net "in1", 31 0, L_00000204c40f0dd0;  1 drivers
v00000204c40bb860_0 .net "in2", 31 0, L_00000204c40eecb0;  1 drivers
v00000204c40bca80_0 .net "out", 31 0, L_00000204c40f5da0;  alias, 1 drivers
S_00000204c40ba070 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000204c40b9d50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000204c40f5e10 .functor AND 32, L_00000204c40f0bf0, L_00000204c40eed50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000204c40bc440_0 .net "in1", 31 0, L_00000204c40f0bf0;  1 drivers
v00000204c40bcb20_0 .net "in2", 31 0, L_00000204c40eed50;  1 drivers
v00000204c40bce40_0 .net "out", 31 0, L_00000204c40f5e10;  alias, 1 drivers
S_00000204c40ba520 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000204c40b9d50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000204c415b5b0 .functor AND 32, L_00000204c40f0290, L_00000204c40eedf0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000204c40bb400_0 .net "in1", 31 0, L_00000204c40f0290;  1 drivers
v00000204c40bc620_0 .net "in2", 31 0, L_00000204c40eedf0;  1 drivers
v00000204c40bb220_0 .net "out", 31 0, L_00000204c415b5b0;  alias, 1 drivers
S_00000204c40ba390 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_00000204c3ec3170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000204c4039810 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000204c415a510 .functor NOT 1, L_00000204c40ef6b0, C4<0>, C4<0>, C4<0>;
L_00000204c415ba10 .functor NOT 1, L_00000204c40f0ab0, C4<0>, C4<0>, C4<0>;
L_00000204c415a4a0 .functor NOT 1, L_00000204c40f0650, C4<0>, C4<0>, C4<0>;
L_00000204c415b850 .functor NOT 1, L_00000204c40ef390, C4<0>, C4<0>, C4<0>;
L_00000204c415ad60 .functor AND 32, L_00000204c415a190, v00000204c40c2000_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000204c415a040 .functor AND 32, L_00000204c415aac0, L_00000204c415bbd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000204c415a890 .functor OR 32, L_00000204c415ad60, L_00000204c415a040, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000204c415a970 .functor AND 32, L_00000204c415b9a0, v00000204c40b36a0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000204c415b000 .functor OR 32, L_00000204c415a890, L_00000204c415a970, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000204c415b930 .functor AND 32, L_00000204c415a9e0, L_00000204c40ef4d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000204c415aa50 .functor OR 32, L_00000204c415b000, L_00000204c415b930, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000204c40bdf20_0 .net *"_ivl_1", 0 0, L_00000204c40ef6b0;  1 drivers
v00000204c40bdac0_0 .net *"_ivl_13", 0 0, L_00000204c40f0650;  1 drivers
v00000204c40bdc00_0 .net *"_ivl_14", 0 0, L_00000204c415a4a0;  1 drivers
v00000204c40be560_0 .net *"_ivl_19", 0 0, L_00000204c40f08d0;  1 drivers
v00000204c40bdca0_0 .net *"_ivl_2", 0 0, L_00000204c415a510;  1 drivers
v00000204c40bdd40_0 .net *"_ivl_23", 0 0, L_00000204c40efa70;  1 drivers
v00000204c40bd0c0_0 .net *"_ivl_27", 0 0, L_00000204c40ef390;  1 drivers
v00000204c40bdde0_0 .net *"_ivl_28", 0 0, L_00000204c415b850;  1 drivers
v00000204c40bde80_0 .net *"_ivl_33", 0 0, L_00000204c40efb10;  1 drivers
v00000204c40bd2a0_0 .net *"_ivl_37", 0 0, L_00000204c40f0e70;  1 drivers
v00000204c40be100_0 .net *"_ivl_40", 31 0, L_00000204c415ad60;  1 drivers
v00000204c40bd480_0 .net *"_ivl_42", 31 0, L_00000204c415a040;  1 drivers
v00000204c40bd3e0_0 .net *"_ivl_44", 31 0, L_00000204c415a890;  1 drivers
v00000204c40bdfc0_0 .net *"_ivl_46", 31 0, L_00000204c415a970;  1 drivers
v00000204c40bd840_0 .net *"_ivl_48", 31 0, L_00000204c415b000;  1 drivers
v00000204c40be380_0 .net *"_ivl_50", 31 0, L_00000204c415b930;  1 drivers
v00000204c40bd520_0 .net *"_ivl_7", 0 0, L_00000204c40f0ab0;  1 drivers
v00000204c40be060_0 .net *"_ivl_8", 0 0, L_00000204c415ba10;  1 drivers
v00000204c40be1a0_0 .net "ina", 31 0, v00000204c40c2000_0;  alias, 1 drivers
v00000204c40bd700_0 .net "inb", 31 0, L_00000204c415bbd0;  alias, 1 drivers
v00000204c40be2e0_0 .net "inc", 31 0, v00000204c40b36a0_0;  alias, 1 drivers
v00000204c40bd200_0 .net "ind", 31 0, L_00000204c40ef4d0;  alias, 1 drivers
v00000204c40bd5c0_0 .net "out", 31 0, L_00000204c415aa50;  alias, 1 drivers
v00000204c40be240_0 .net "s0", 31 0, L_00000204c415a190;  1 drivers
v00000204c40bd7a0_0 .net "s1", 31 0, L_00000204c415aac0;  1 drivers
v00000204c40bd980_0 .net "s2", 31 0, L_00000204c415b9a0;  1 drivers
v00000204c40c2f00_0 .net "s3", 31 0, L_00000204c415a9e0;  1 drivers
v00000204c40c0ac0_0 .net "sel", 1 0, L_00000204c40f3f30;  alias, 1 drivers
L_00000204c40ef6b0 .part L_00000204c40f3f30, 1, 1;
LS_00000204c40ef930_0_0 .concat [ 1 1 1 1], L_00000204c415a510, L_00000204c415a510, L_00000204c415a510, L_00000204c415a510;
LS_00000204c40ef930_0_4 .concat [ 1 1 1 1], L_00000204c415a510, L_00000204c415a510, L_00000204c415a510, L_00000204c415a510;
LS_00000204c40ef930_0_8 .concat [ 1 1 1 1], L_00000204c415a510, L_00000204c415a510, L_00000204c415a510, L_00000204c415a510;
LS_00000204c40ef930_0_12 .concat [ 1 1 1 1], L_00000204c415a510, L_00000204c415a510, L_00000204c415a510, L_00000204c415a510;
LS_00000204c40ef930_0_16 .concat [ 1 1 1 1], L_00000204c415a510, L_00000204c415a510, L_00000204c415a510, L_00000204c415a510;
LS_00000204c40ef930_0_20 .concat [ 1 1 1 1], L_00000204c415a510, L_00000204c415a510, L_00000204c415a510, L_00000204c415a510;
LS_00000204c40ef930_0_24 .concat [ 1 1 1 1], L_00000204c415a510, L_00000204c415a510, L_00000204c415a510, L_00000204c415a510;
LS_00000204c40ef930_0_28 .concat [ 1 1 1 1], L_00000204c415a510, L_00000204c415a510, L_00000204c415a510, L_00000204c415a510;
LS_00000204c40ef930_1_0 .concat [ 4 4 4 4], LS_00000204c40ef930_0_0, LS_00000204c40ef930_0_4, LS_00000204c40ef930_0_8, LS_00000204c40ef930_0_12;
LS_00000204c40ef930_1_4 .concat [ 4 4 4 4], LS_00000204c40ef930_0_16, LS_00000204c40ef930_0_20, LS_00000204c40ef930_0_24, LS_00000204c40ef930_0_28;
L_00000204c40ef930 .concat [ 16 16 0 0], LS_00000204c40ef930_1_0, LS_00000204c40ef930_1_4;
L_00000204c40f0ab0 .part L_00000204c40f3f30, 0, 1;
LS_00000204c40f0330_0_0 .concat [ 1 1 1 1], L_00000204c415ba10, L_00000204c415ba10, L_00000204c415ba10, L_00000204c415ba10;
LS_00000204c40f0330_0_4 .concat [ 1 1 1 1], L_00000204c415ba10, L_00000204c415ba10, L_00000204c415ba10, L_00000204c415ba10;
LS_00000204c40f0330_0_8 .concat [ 1 1 1 1], L_00000204c415ba10, L_00000204c415ba10, L_00000204c415ba10, L_00000204c415ba10;
LS_00000204c40f0330_0_12 .concat [ 1 1 1 1], L_00000204c415ba10, L_00000204c415ba10, L_00000204c415ba10, L_00000204c415ba10;
LS_00000204c40f0330_0_16 .concat [ 1 1 1 1], L_00000204c415ba10, L_00000204c415ba10, L_00000204c415ba10, L_00000204c415ba10;
LS_00000204c40f0330_0_20 .concat [ 1 1 1 1], L_00000204c415ba10, L_00000204c415ba10, L_00000204c415ba10, L_00000204c415ba10;
LS_00000204c40f0330_0_24 .concat [ 1 1 1 1], L_00000204c415ba10, L_00000204c415ba10, L_00000204c415ba10, L_00000204c415ba10;
LS_00000204c40f0330_0_28 .concat [ 1 1 1 1], L_00000204c415ba10, L_00000204c415ba10, L_00000204c415ba10, L_00000204c415ba10;
LS_00000204c40f0330_1_0 .concat [ 4 4 4 4], LS_00000204c40f0330_0_0, LS_00000204c40f0330_0_4, LS_00000204c40f0330_0_8, LS_00000204c40f0330_0_12;
LS_00000204c40f0330_1_4 .concat [ 4 4 4 4], LS_00000204c40f0330_0_16, LS_00000204c40f0330_0_20, LS_00000204c40f0330_0_24, LS_00000204c40f0330_0_28;
L_00000204c40f0330 .concat [ 16 16 0 0], LS_00000204c40f0330_1_0, LS_00000204c40f0330_1_4;
L_00000204c40f0650 .part L_00000204c40f3f30, 1, 1;
LS_00000204c40f03d0_0_0 .concat [ 1 1 1 1], L_00000204c415a4a0, L_00000204c415a4a0, L_00000204c415a4a0, L_00000204c415a4a0;
LS_00000204c40f03d0_0_4 .concat [ 1 1 1 1], L_00000204c415a4a0, L_00000204c415a4a0, L_00000204c415a4a0, L_00000204c415a4a0;
LS_00000204c40f03d0_0_8 .concat [ 1 1 1 1], L_00000204c415a4a0, L_00000204c415a4a0, L_00000204c415a4a0, L_00000204c415a4a0;
LS_00000204c40f03d0_0_12 .concat [ 1 1 1 1], L_00000204c415a4a0, L_00000204c415a4a0, L_00000204c415a4a0, L_00000204c415a4a0;
LS_00000204c40f03d0_0_16 .concat [ 1 1 1 1], L_00000204c415a4a0, L_00000204c415a4a0, L_00000204c415a4a0, L_00000204c415a4a0;
LS_00000204c40f03d0_0_20 .concat [ 1 1 1 1], L_00000204c415a4a0, L_00000204c415a4a0, L_00000204c415a4a0, L_00000204c415a4a0;
LS_00000204c40f03d0_0_24 .concat [ 1 1 1 1], L_00000204c415a4a0, L_00000204c415a4a0, L_00000204c415a4a0, L_00000204c415a4a0;
LS_00000204c40f03d0_0_28 .concat [ 1 1 1 1], L_00000204c415a4a0, L_00000204c415a4a0, L_00000204c415a4a0, L_00000204c415a4a0;
LS_00000204c40f03d0_1_0 .concat [ 4 4 4 4], LS_00000204c40f03d0_0_0, LS_00000204c40f03d0_0_4, LS_00000204c40f03d0_0_8, LS_00000204c40f03d0_0_12;
LS_00000204c40f03d0_1_4 .concat [ 4 4 4 4], LS_00000204c40f03d0_0_16, LS_00000204c40f03d0_0_20, LS_00000204c40f03d0_0_24, LS_00000204c40f03d0_0_28;
L_00000204c40f03d0 .concat [ 16 16 0 0], LS_00000204c40f03d0_1_0, LS_00000204c40f03d0_1_4;
L_00000204c40f08d0 .part L_00000204c40f3f30, 0, 1;
LS_00000204c40efc50_0_0 .concat [ 1 1 1 1], L_00000204c40f08d0, L_00000204c40f08d0, L_00000204c40f08d0, L_00000204c40f08d0;
LS_00000204c40efc50_0_4 .concat [ 1 1 1 1], L_00000204c40f08d0, L_00000204c40f08d0, L_00000204c40f08d0, L_00000204c40f08d0;
LS_00000204c40efc50_0_8 .concat [ 1 1 1 1], L_00000204c40f08d0, L_00000204c40f08d0, L_00000204c40f08d0, L_00000204c40f08d0;
LS_00000204c40efc50_0_12 .concat [ 1 1 1 1], L_00000204c40f08d0, L_00000204c40f08d0, L_00000204c40f08d0, L_00000204c40f08d0;
LS_00000204c40efc50_0_16 .concat [ 1 1 1 1], L_00000204c40f08d0, L_00000204c40f08d0, L_00000204c40f08d0, L_00000204c40f08d0;
LS_00000204c40efc50_0_20 .concat [ 1 1 1 1], L_00000204c40f08d0, L_00000204c40f08d0, L_00000204c40f08d0, L_00000204c40f08d0;
LS_00000204c40efc50_0_24 .concat [ 1 1 1 1], L_00000204c40f08d0, L_00000204c40f08d0, L_00000204c40f08d0, L_00000204c40f08d0;
LS_00000204c40efc50_0_28 .concat [ 1 1 1 1], L_00000204c40f08d0, L_00000204c40f08d0, L_00000204c40f08d0, L_00000204c40f08d0;
LS_00000204c40efc50_1_0 .concat [ 4 4 4 4], LS_00000204c40efc50_0_0, LS_00000204c40efc50_0_4, LS_00000204c40efc50_0_8, LS_00000204c40efc50_0_12;
LS_00000204c40efc50_1_4 .concat [ 4 4 4 4], LS_00000204c40efc50_0_16, LS_00000204c40efc50_0_20, LS_00000204c40efc50_0_24, LS_00000204c40efc50_0_28;
L_00000204c40efc50 .concat [ 16 16 0 0], LS_00000204c40efc50_1_0, LS_00000204c40efc50_1_4;
L_00000204c40efa70 .part L_00000204c40f3f30, 1, 1;
LS_00000204c40ef070_0_0 .concat [ 1 1 1 1], L_00000204c40efa70, L_00000204c40efa70, L_00000204c40efa70, L_00000204c40efa70;
LS_00000204c40ef070_0_4 .concat [ 1 1 1 1], L_00000204c40efa70, L_00000204c40efa70, L_00000204c40efa70, L_00000204c40efa70;
LS_00000204c40ef070_0_8 .concat [ 1 1 1 1], L_00000204c40efa70, L_00000204c40efa70, L_00000204c40efa70, L_00000204c40efa70;
LS_00000204c40ef070_0_12 .concat [ 1 1 1 1], L_00000204c40efa70, L_00000204c40efa70, L_00000204c40efa70, L_00000204c40efa70;
LS_00000204c40ef070_0_16 .concat [ 1 1 1 1], L_00000204c40efa70, L_00000204c40efa70, L_00000204c40efa70, L_00000204c40efa70;
LS_00000204c40ef070_0_20 .concat [ 1 1 1 1], L_00000204c40efa70, L_00000204c40efa70, L_00000204c40efa70, L_00000204c40efa70;
LS_00000204c40ef070_0_24 .concat [ 1 1 1 1], L_00000204c40efa70, L_00000204c40efa70, L_00000204c40efa70, L_00000204c40efa70;
LS_00000204c40ef070_0_28 .concat [ 1 1 1 1], L_00000204c40efa70, L_00000204c40efa70, L_00000204c40efa70, L_00000204c40efa70;
LS_00000204c40ef070_1_0 .concat [ 4 4 4 4], LS_00000204c40ef070_0_0, LS_00000204c40ef070_0_4, LS_00000204c40ef070_0_8, LS_00000204c40ef070_0_12;
LS_00000204c40ef070_1_4 .concat [ 4 4 4 4], LS_00000204c40ef070_0_16, LS_00000204c40ef070_0_20, LS_00000204c40ef070_0_24, LS_00000204c40ef070_0_28;
L_00000204c40ef070 .concat [ 16 16 0 0], LS_00000204c40ef070_1_0, LS_00000204c40ef070_1_4;
L_00000204c40ef390 .part L_00000204c40f3f30, 0, 1;
LS_00000204c40ef250_0_0 .concat [ 1 1 1 1], L_00000204c415b850, L_00000204c415b850, L_00000204c415b850, L_00000204c415b850;
LS_00000204c40ef250_0_4 .concat [ 1 1 1 1], L_00000204c415b850, L_00000204c415b850, L_00000204c415b850, L_00000204c415b850;
LS_00000204c40ef250_0_8 .concat [ 1 1 1 1], L_00000204c415b850, L_00000204c415b850, L_00000204c415b850, L_00000204c415b850;
LS_00000204c40ef250_0_12 .concat [ 1 1 1 1], L_00000204c415b850, L_00000204c415b850, L_00000204c415b850, L_00000204c415b850;
LS_00000204c40ef250_0_16 .concat [ 1 1 1 1], L_00000204c415b850, L_00000204c415b850, L_00000204c415b850, L_00000204c415b850;
LS_00000204c40ef250_0_20 .concat [ 1 1 1 1], L_00000204c415b850, L_00000204c415b850, L_00000204c415b850, L_00000204c415b850;
LS_00000204c40ef250_0_24 .concat [ 1 1 1 1], L_00000204c415b850, L_00000204c415b850, L_00000204c415b850, L_00000204c415b850;
LS_00000204c40ef250_0_28 .concat [ 1 1 1 1], L_00000204c415b850, L_00000204c415b850, L_00000204c415b850, L_00000204c415b850;
LS_00000204c40ef250_1_0 .concat [ 4 4 4 4], LS_00000204c40ef250_0_0, LS_00000204c40ef250_0_4, LS_00000204c40ef250_0_8, LS_00000204c40ef250_0_12;
LS_00000204c40ef250_1_4 .concat [ 4 4 4 4], LS_00000204c40ef250_0_16, LS_00000204c40ef250_0_20, LS_00000204c40ef250_0_24, LS_00000204c40ef250_0_28;
L_00000204c40ef250 .concat [ 16 16 0 0], LS_00000204c40ef250_1_0, LS_00000204c40ef250_1_4;
L_00000204c40efb10 .part L_00000204c40f3f30, 1, 1;
LS_00000204c40f00b0_0_0 .concat [ 1 1 1 1], L_00000204c40efb10, L_00000204c40efb10, L_00000204c40efb10, L_00000204c40efb10;
LS_00000204c40f00b0_0_4 .concat [ 1 1 1 1], L_00000204c40efb10, L_00000204c40efb10, L_00000204c40efb10, L_00000204c40efb10;
LS_00000204c40f00b0_0_8 .concat [ 1 1 1 1], L_00000204c40efb10, L_00000204c40efb10, L_00000204c40efb10, L_00000204c40efb10;
LS_00000204c40f00b0_0_12 .concat [ 1 1 1 1], L_00000204c40efb10, L_00000204c40efb10, L_00000204c40efb10, L_00000204c40efb10;
LS_00000204c40f00b0_0_16 .concat [ 1 1 1 1], L_00000204c40efb10, L_00000204c40efb10, L_00000204c40efb10, L_00000204c40efb10;
LS_00000204c40f00b0_0_20 .concat [ 1 1 1 1], L_00000204c40efb10, L_00000204c40efb10, L_00000204c40efb10, L_00000204c40efb10;
LS_00000204c40f00b0_0_24 .concat [ 1 1 1 1], L_00000204c40efb10, L_00000204c40efb10, L_00000204c40efb10, L_00000204c40efb10;
LS_00000204c40f00b0_0_28 .concat [ 1 1 1 1], L_00000204c40efb10, L_00000204c40efb10, L_00000204c40efb10, L_00000204c40efb10;
LS_00000204c40f00b0_1_0 .concat [ 4 4 4 4], LS_00000204c40f00b0_0_0, LS_00000204c40f00b0_0_4, LS_00000204c40f00b0_0_8, LS_00000204c40f00b0_0_12;
LS_00000204c40f00b0_1_4 .concat [ 4 4 4 4], LS_00000204c40f00b0_0_16, LS_00000204c40f00b0_0_20, LS_00000204c40f00b0_0_24, LS_00000204c40f00b0_0_28;
L_00000204c40f00b0 .concat [ 16 16 0 0], LS_00000204c40f00b0_1_0, LS_00000204c40f00b0_1_4;
L_00000204c40f0e70 .part L_00000204c40f3f30, 0, 1;
LS_00000204c40ef2f0_0_0 .concat [ 1 1 1 1], L_00000204c40f0e70, L_00000204c40f0e70, L_00000204c40f0e70, L_00000204c40f0e70;
LS_00000204c40ef2f0_0_4 .concat [ 1 1 1 1], L_00000204c40f0e70, L_00000204c40f0e70, L_00000204c40f0e70, L_00000204c40f0e70;
LS_00000204c40ef2f0_0_8 .concat [ 1 1 1 1], L_00000204c40f0e70, L_00000204c40f0e70, L_00000204c40f0e70, L_00000204c40f0e70;
LS_00000204c40ef2f0_0_12 .concat [ 1 1 1 1], L_00000204c40f0e70, L_00000204c40f0e70, L_00000204c40f0e70, L_00000204c40f0e70;
LS_00000204c40ef2f0_0_16 .concat [ 1 1 1 1], L_00000204c40f0e70, L_00000204c40f0e70, L_00000204c40f0e70, L_00000204c40f0e70;
LS_00000204c40ef2f0_0_20 .concat [ 1 1 1 1], L_00000204c40f0e70, L_00000204c40f0e70, L_00000204c40f0e70, L_00000204c40f0e70;
LS_00000204c40ef2f0_0_24 .concat [ 1 1 1 1], L_00000204c40f0e70, L_00000204c40f0e70, L_00000204c40f0e70, L_00000204c40f0e70;
LS_00000204c40ef2f0_0_28 .concat [ 1 1 1 1], L_00000204c40f0e70, L_00000204c40f0e70, L_00000204c40f0e70, L_00000204c40f0e70;
LS_00000204c40ef2f0_1_0 .concat [ 4 4 4 4], LS_00000204c40ef2f0_0_0, LS_00000204c40ef2f0_0_4, LS_00000204c40ef2f0_0_8, LS_00000204c40ef2f0_0_12;
LS_00000204c40ef2f0_1_4 .concat [ 4 4 4 4], LS_00000204c40ef2f0_0_16, LS_00000204c40ef2f0_0_20, LS_00000204c40ef2f0_0_24, LS_00000204c40ef2f0_0_28;
L_00000204c40ef2f0 .concat [ 16 16 0 0], LS_00000204c40ef2f0_1_0, LS_00000204c40ef2f0_1_4;
S_00000204c40ba6b0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000204c40ba390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000204c415a190 .functor AND 32, L_00000204c40ef930, L_00000204c40f0330, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000204c40bbfe0_0 .net "in1", 31 0, L_00000204c40ef930;  1 drivers
v00000204c40bd660_0 .net "in2", 31 0, L_00000204c40f0330;  1 drivers
v00000204c40be6a0_0 .net "out", 31 0, L_00000204c415a190;  alias, 1 drivers
S_00000204c40b98a0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000204c40ba390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000204c415aac0 .functor AND 32, L_00000204c40f03d0, L_00000204c40efc50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000204c40bd160_0 .net "in1", 31 0, L_00000204c40f03d0;  1 drivers
v00000204c40be4c0_0 .net "in2", 31 0, L_00000204c40efc50;  1 drivers
v00000204c40bd340_0 .net "out", 31 0, L_00000204c415aac0;  alias, 1 drivers
S_00000204c40ba200 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000204c40ba390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000204c415b9a0 .functor AND 32, L_00000204c40ef070, L_00000204c40ef250, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000204c40bd8e0_0 .net "in1", 31 0, L_00000204c40ef070;  1 drivers
v00000204c40be420_0 .net "in2", 31 0, L_00000204c40ef250;  1 drivers
v00000204c40bda20_0 .net "out", 31 0, L_00000204c415b9a0;  alias, 1 drivers
S_00000204c40bebe0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000204c40ba390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000204c415a9e0 .functor AND 32, L_00000204c40f00b0, L_00000204c40ef2f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000204c40be740_0 .net "in1", 31 0, L_00000204c40f00b0;  1 drivers
v00000204c40bdb60_0 .net "in2", 31 0, L_00000204c40ef2f0;  1 drivers
v00000204c40be600_0 .net "out", 31 0, L_00000204c415a9e0;  alias, 1 drivers
S_00000204c40bf860 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_00000204c3e89f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_00000204c40c4890 .param/l "add" 0 9 6, C4<000000100000>;
P_00000204c40c48c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000204c40c4900 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000204c40c4938 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000204c40c4970 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000204c40c49a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000204c40c49e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000204c40c4a18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000204c40c4a50 .param/l "j" 0 9 19, C4<000010000000>;
P_00000204c40c4a88 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000204c40c4ac0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000204c40c4af8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000204c40c4b30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000204c40c4b68 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000204c40c4ba0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000204c40c4bd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000204c40c4c10 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000204c40c4c48 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000204c40c4c80 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000204c40c4cb8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000204c40c4cf0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000204c40c4d28 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000204c40c4d60 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000204c40c4d98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000204c40c4dd0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000204c40c2fa0_0 .var "EX1_PC", 31 0;
v00000204c40c1c40_0 .var "EX1_PFC", 31 0;
v00000204c40c1060_0 .var "EX1_forward_to_B", 31 0;
v00000204c40c0b60_0 .var "EX1_is_beq", 0 0;
v00000204c40c2be0_0 .var "EX1_is_bne", 0 0;
v00000204c40c1880_0 .var "EX1_is_jal", 0 0;
v00000204c40c0d40_0 .var "EX1_is_jr", 0 0;
v00000204c40c2140_0 .var "EX1_is_oper2_immed", 0 0;
v00000204c40c3040_0 .var "EX1_memread", 0 0;
v00000204c40c1ec0_0 .var "EX1_memwrite", 0 0;
v00000204c40c25a0_0 .var "EX1_opcode", 11 0;
v00000204c40c1f60_0 .var "EX1_predicted", 0 0;
v00000204c40c1740_0 .var "EX1_rd_ind", 4 0;
v00000204c40c1100_0 .var "EX1_rd_indzero", 0 0;
v00000204c40c2280_0 .var "EX1_regwrite", 0 0;
v00000204c40c2c80_0 .var "EX1_rs1", 31 0;
v00000204c40c16a0_0 .var "EX1_rs1_ind", 4 0;
v00000204c40c2000_0 .var "EX1_rs2", 31 0;
v00000204c40c0ca0_0 .var "EX1_rs2_ind", 4 0;
v00000204c40c1ce0_0 .net "FLUSH", 0 0, v00000204c40c8870_0;  alias, 1 drivers
v00000204c40c1b00_0 .net "ID_PC", 31 0, v00000204c40c5710_0;  alias, 1 drivers
v00000204c40c1d80_0 .net "ID_PFC_to_EX", 31 0, L_00000204c40eca50;  alias, 1 drivers
v00000204c40c1420_0 .net "ID_forward_to_B", 31 0, L_00000204c40edbd0;  alias, 1 drivers
v00000204c40c0de0_0 .net "ID_is_beq", 0 0, L_00000204c40ee350;  alias, 1 drivers
v00000204c40c21e0_0 .net "ID_is_bne", 0 0, L_00000204c40ee670;  alias, 1 drivers
v00000204c40c0980_0 .net "ID_is_jal", 0 0, L_00000204c40eceb0;  alias, 1 drivers
v00000204c40c19c0_0 .net "ID_is_jr", 0 0, L_00000204c40ed450;  alias, 1 drivers
v00000204c40c1ba0_0 .net "ID_is_oper2_immed", 0 0, L_00000204c40f4e50;  alias, 1 drivers
v00000204c40c1a60_0 .net "ID_memread", 0 0, L_00000204c40ec2d0;  alias, 1 drivers
v00000204c40c0c00_0 .net "ID_memwrite", 0 0, L_00000204c40ec370;  alias, 1 drivers
v00000204c40c2d20_0 .net "ID_opcode", 11 0, v00000204c40da040_0;  alias, 1 drivers
v00000204c40c20a0_0 .net "ID_predicted", 0 0, v00000204c40c8af0_0;  alias, 1 drivers
v00000204c40c2320_0 .net "ID_rd_ind", 4 0, v00000204c40d9f00_0;  alias, 1 drivers
v00000204c40c2dc0_0 .net "ID_rd_indzero", 0 0, L_00000204c40ec5f0;  1 drivers
v00000204c40c08e0_0 .net "ID_regwrite", 0 0, L_00000204c40ec050;  alias, 1 drivers
v00000204c40c1920_0 .net "ID_rs1", 31 0, v00000204c40cd2d0_0;  alias, 1 drivers
v00000204c40c11a0_0 .net "ID_rs1_ind", 4 0, v00000204c40db620_0;  alias, 1 drivers
v00000204c40c23c0_0 .net "ID_rs2", 31 0, v00000204c40ccf10_0;  alias, 1 drivers
v00000204c40c2460_0 .net "ID_rs2_ind", 4 0, v00000204c40da400_0;  alias, 1 drivers
v00000204c40c12e0_0 .net "clk", 0 0, L_00000204c40f5630;  1 drivers
v00000204c40c0e80_0 .net "rst", 0 0, v00000204c40f1910_0;  alias, 1 drivers
E_00000204c403a690 .event posedge, v00000204c40b22a0_0, v00000204c40c12e0_0;
S_00000204c40bf090 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_00000204c3e89f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_00000204c40c4e10 .param/l "add" 0 9 6, C4<000000100000>;
P_00000204c40c4e48 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000204c40c4e80 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000204c40c4eb8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000204c40c4ef0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000204c40c4f28 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000204c40c4f60 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000204c40c4f98 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000204c40c4fd0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000204c40c5008 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000204c40c5040 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000204c40c5078 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000204c40c50b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000204c40c50e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000204c40c5120 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000204c40c5158 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000204c40c5190 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000204c40c51c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000204c40c5200 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000204c40c5238 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000204c40c5270 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000204c40c52a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000204c40c52e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000204c40c5318 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000204c40c5350 .param/l "xori" 0 9 12, C4<001110000000>;
v00000204c40c1240_0 .net "EX1_ALU_OPER1", 31 0, L_00000204c40f5e80;  alias, 1 drivers
v00000204c40c2500_0 .net "EX1_ALU_OPER2", 31 0, L_00000204c415b070;  alias, 1 drivers
v00000204c40c2780_0 .net "EX1_PC", 31 0, v00000204c40c2fa0_0;  alias, 1 drivers
v00000204c40c1380_0 .net "EX1_PFC_to_IF", 31 0, L_00000204c40f0470;  alias, 1 drivers
v00000204c40c1560_0 .net "EX1_forward_to_B", 31 0, v00000204c40c1060_0;  alias, 1 drivers
v00000204c40c3540_0 .net "EX1_is_beq", 0 0, v00000204c40c0b60_0;  alias, 1 drivers
v00000204c40c46c0_0 .net "EX1_is_bne", 0 0, v00000204c40c2be0_0;  alias, 1 drivers
v00000204c40c3cc0_0 .net "EX1_is_jal", 0 0, v00000204c40c1880_0;  alias, 1 drivers
v00000204c40c3680_0 .net "EX1_is_jr", 0 0, v00000204c40c0d40_0;  alias, 1 drivers
v00000204c40c35e0_0 .net "EX1_is_oper2_immed", 0 0, v00000204c40c2140_0;  alias, 1 drivers
v00000204c40c3ae0_0 .net "EX1_memread", 0 0, v00000204c40c3040_0;  alias, 1 drivers
v00000204c40c3fe0_0 .net "EX1_memwrite", 0 0, v00000204c40c1ec0_0;  alias, 1 drivers
v00000204c40c3b80_0 .net "EX1_opcode", 11 0, v00000204c40c25a0_0;  alias, 1 drivers
v00000204c40c43a0_0 .net "EX1_predicted", 0 0, v00000204c40c1f60_0;  alias, 1 drivers
v00000204c40c4260_0 .net "EX1_rd_ind", 4 0, v00000204c40c1740_0;  alias, 1 drivers
v00000204c40c4620_0 .net "EX1_rd_indzero", 0 0, v00000204c40c1100_0;  alias, 1 drivers
v00000204c40c32c0_0 .net "EX1_regwrite", 0 0, v00000204c40c2280_0;  alias, 1 drivers
v00000204c40c4080_0 .net "EX1_rs1", 31 0, v00000204c40c2c80_0;  alias, 1 drivers
v00000204c40c3720_0 .net "EX1_rs1_ind", 4 0, v00000204c40c16a0_0;  alias, 1 drivers
v00000204c40c3c20_0 .net "EX1_rs2_ind", 4 0, v00000204c40c0ca0_0;  alias, 1 drivers
v00000204c40c3360_0 .net "EX1_rs2_out", 31 0, L_00000204c415aa50;  alias, 1 drivers
v00000204c40c4580_0 .var "EX2_ALU_OPER1", 31 0;
v00000204c40c3d60_0 .var "EX2_ALU_OPER2", 31 0;
v00000204c40c3900_0 .var "EX2_PC", 31 0;
v00000204c40c4120_0 .var "EX2_PFC_to_IF", 31 0;
v00000204c40c3860_0 .var "EX2_forward_to_B", 31 0;
v00000204c40c37c0_0 .var "EX2_is_beq", 0 0;
v00000204c40c39a0_0 .var "EX2_is_bne", 0 0;
v00000204c40c3a40_0 .var "EX2_is_jal", 0 0;
v00000204c40c3e00_0 .var "EX2_is_jr", 0 0;
v00000204c40c41c0_0 .var "EX2_is_oper2_immed", 0 0;
v00000204c40c3ea0_0 .var "EX2_memread", 0 0;
v00000204c40c4440_0 .var "EX2_memwrite", 0 0;
v00000204c40c3400_0 .var "EX2_opcode", 11 0;
v00000204c40c44e0_0 .var "EX2_predicted", 0 0;
v00000204c40c3f40_0 .var "EX2_rd_ind", 4 0;
v00000204c40c4300_0 .var "EX2_rd_indzero", 0 0;
v00000204c40c4760_0 .var "EX2_regwrite", 0 0;
v00000204c40c34a0_0 .var "EX2_rs1", 31 0;
v00000204c40c30e0_0 .var "EX2_rs1_ind", 4 0;
v00000204c40c3180_0 .var "EX2_rs2_ind", 4 0;
v00000204c40c3220_0 .var "EX2_rs2_out", 31 0;
v00000204c40c7dd0_0 .net "FLUSH", 0 0, v00000204c40c93b0_0;  alias, 1 drivers
v00000204c40c8410_0 .net "clk", 0 0, L_00000204c415b150;  1 drivers
v00000204c40c8230_0 .net "rst", 0 0, v00000204c40f1910_0;  alias, 1 drivers
E_00000204c403a6d0 .event posedge, v00000204c40b22a0_0, v00000204c40c8410_0;
S_00000204c40be8c0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_00000204c3e89f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_00000204c40cd3a0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000204c40cd3d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000204c40cd410 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000204c40cd448 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000204c40cd480 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000204c40cd4b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000204c40cd4f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000204c40cd528 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000204c40cd560 .param/l "j" 0 9 19, C4<000010000000>;
P_00000204c40cd598 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000204c40cd5d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000204c40cd608 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000204c40cd640 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000204c40cd678 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000204c40cd6b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000204c40cd6e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000204c40cd720 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000204c40cd758 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000204c40cd790 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000204c40cd7c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000204c40cd800 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000204c40cd838 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000204c40cd870 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000204c40cd8a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000204c40cd8e0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000204c40f5470 .functor OR 1, L_00000204c40ee350, L_00000204c40ee670, C4<0>, C4<0>;
L_00000204c40f40c0 .functor AND 1, L_00000204c40f5470, L_00000204c40f4f30, C4<1>, C4<1>;
L_00000204c40f4de0 .functor OR 1, L_00000204c40ee350, L_00000204c40ee670, C4<0>, C4<0>;
L_00000204c40f4210 .functor AND 1, L_00000204c40f4de0, L_00000204c40f4f30, C4<1>, C4<1>;
L_00000204c40f43d0 .functor OR 1, L_00000204c40ee350, L_00000204c40ee670, C4<0>, C4<0>;
L_00000204c40f5240 .functor AND 1, L_00000204c40f43d0, v00000204c40c8af0_0, C4<1>, C4<1>;
v00000204c40c57b0_0 .net "EX1_memread", 0 0, v00000204c40c3040_0;  alias, 1 drivers
v00000204c40c7970_0 .net "EX1_opcode", 11 0, v00000204c40c25a0_0;  alias, 1 drivers
v00000204c40c7790_0 .net "EX1_rd_ind", 4 0, v00000204c40c1740_0;  alias, 1 drivers
v00000204c40c6890_0 .net "EX1_rd_indzero", 0 0, v00000204c40c1100_0;  alias, 1 drivers
v00000204c40c5fd0_0 .net "EX2_memread", 0 0, v00000204c40c3ea0_0;  alias, 1 drivers
v00000204c40c7ab0_0 .net "EX2_opcode", 11 0, v00000204c40c3400_0;  alias, 1 drivers
v00000204c40c5cb0_0 .net "EX2_rd_ind", 4 0, v00000204c40c3f40_0;  alias, 1 drivers
v00000204c40c5a30_0 .net "EX2_rd_indzero", 0 0, v00000204c40c4300_0;  alias, 1 drivers
v00000204c40c7a10_0 .net "ID_EX1_flush", 0 0, v00000204c40c8870_0;  alias, 1 drivers
v00000204c40c6750_0 .net "ID_EX2_flush", 0 0, v00000204c40c93b0_0;  alias, 1 drivers
v00000204c40c6070_0 .net "ID_is_beq", 0 0, L_00000204c40ee350;  alias, 1 drivers
v00000204c40c7330_0 .net "ID_is_bne", 0 0, L_00000204c40ee670;  alias, 1 drivers
v00000204c40c71f0_0 .net "ID_is_j", 0 0, L_00000204c40ed950;  alias, 1 drivers
v00000204c40c5c10_0 .net "ID_is_jal", 0 0, L_00000204c40eceb0;  alias, 1 drivers
v00000204c40c6c50_0 .net "ID_is_jr", 0 0, L_00000204c40ed450;  alias, 1 drivers
v00000204c40c5850_0 .net "ID_opcode", 11 0, v00000204c40da040_0;  alias, 1 drivers
v00000204c40c6430_0 .net "ID_rs1_ind", 4 0, v00000204c40db620_0;  alias, 1 drivers
v00000204c40c6ed0_0 .net "ID_rs2_ind", 4 0, v00000204c40da400_0;  alias, 1 drivers
v00000204c40c5d50_0 .net "IF_ID_flush", 0 0, v00000204c40cc0b0_0;  alias, 1 drivers
v00000204c40c5ad0_0 .net "IF_ID_write", 0 0, v00000204c40ca530_0;  alias, 1 drivers
v00000204c40c6d90_0 .net "PC_src", 2 0, L_00000204c40eddb0;  alias, 1 drivers
v00000204c40c62f0_0 .net "PFC_to_EX", 31 0, L_00000204c40eca50;  alias, 1 drivers
v00000204c40c6930_0 .net "PFC_to_IF", 31 0, L_00000204c40edc70;  alias, 1 drivers
v00000204c40c58f0_0 .net "WB_rd_ind", 4 0, v00000204c40dc2a0_0;  alias, 1 drivers
v00000204c40c69d0_0 .net "Wrong_prediction", 0 0, L_00000204c415bd20;  alias, 1 drivers
v00000204c40c6a70_0 .net *"_ivl_11", 0 0, L_00000204c40f4210;  1 drivers
v00000204c40c5df0_0 .net *"_ivl_13", 9 0, L_00000204c40ed4f0;  1 drivers
v00000204c40c7830_0 .net *"_ivl_15", 9 0, L_00000204c40ee530;  1 drivers
v00000204c40c5e90_0 .net *"_ivl_16", 9 0, L_00000204c40ed3b0;  1 drivers
v00000204c40c5f30_0 .net *"_ivl_19", 9 0, L_00000204c40ecf50;  1 drivers
v00000204c40c6110_0 .net *"_ivl_20", 9 0, L_00000204c40ee210;  1 drivers
v00000204c40c6610_0 .net *"_ivl_25", 0 0, L_00000204c40f43d0;  1 drivers
v00000204c40c6cf0_0 .net *"_ivl_27", 0 0, L_00000204c40f5240;  1 drivers
v00000204c40c5b70_0 .net *"_ivl_29", 9 0, L_00000204c40edef0;  1 drivers
v00000204c40c6b10_0 .net *"_ivl_3", 0 0, L_00000204c40f5470;  1 drivers
L_00000204c41101f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v00000204c40c5990_0 .net/2u *"_ivl_30", 9 0, L_00000204c41101f0;  1 drivers
v00000204c40c76f0_0 .net *"_ivl_32", 9 0, L_00000204c40ecff0;  1 drivers
v00000204c40c61b0_0 .net *"_ivl_35", 9 0, L_00000204c40ed770;  1 drivers
v00000204c40c7290_0 .net *"_ivl_37", 9 0, L_00000204c40ec9b0;  1 drivers
v00000204c40c73d0_0 .net *"_ivl_38", 9 0, L_00000204c40ed090;  1 drivers
v00000204c40c70b0_0 .net *"_ivl_40", 9 0, L_00000204c40edf90;  1 drivers
L_00000204c4110238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000204c40c6bb0_0 .net/2s *"_ivl_45", 21 0, L_00000204c4110238;  1 drivers
L_00000204c4110280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000204c40c7150_0 .net/2s *"_ivl_50", 21 0, L_00000204c4110280;  1 drivers
v00000204c40c75b0_0 .net *"_ivl_9", 0 0, L_00000204c40f4de0;  1 drivers
v00000204c40c7470_0 .net "clk", 0 0, L_00000204c4031340;  alias, 1 drivers
v00000204c40c78d0_0 .net "forward_to_B", 31 0, L_00000204c40edbd0;  alias, 1 drivers
v00000204c40c6250_0 .net "imm", 31 0, v00000204c40caf30_0;  1 drivers
v00000204c40c6f70_0 .net "inst", 31 0, v00000204c40c55d0_0;  alias, 1 drivers
v00000204c40c7510_0 .net "is_branch_and_taken", 0 0, L_00000204c40f40c0;  alias, 1 drivers
v00000204c40c7650_0 .net "is_oper2_immed", 0 0, L_00000204c40f4e50;  alias, 1 drivers
v00000204c40c67f0_0 .net "mem_read", 0 0, L_00000204c40ec2d0;  alias, 1 drivers
v00000204c40c66b0_0 .net "mem_write", 0 0, L_00000204c40ec370;  alias, 1 drivers
v00000204c40c7b50_0 .net "pc", 31 0, v00000204c40c5710_0;  alias, 1 drivers
v00000204c40c6e30_0 .net "pc_write", 0 0, v00000204c40cb110_0;  alias, 1 drivers
v00000204c40c7010_0 .net "predicted", 0 0, L_00000204c40f4f30;  1 drivers
v00000204c40c53f0_0 .net "predicted_to_EX", 0 0, v00000204c40c8af0_0;  alias, 1 drivers
v00000204c40c6390_0 .net "reg_write", 0 0, L_00000204c40ec050;  alias, 1 drivers
v00000204c40c5490_0 .net "reg_write_from_wb", 0 0, v00000204c40dca20_0;  alias, 1 drivers
v00000204c40c64d0_0 .net "rs1", 31 0, v00000204c40cd2d0_0;  alias, 1 drivers
v00000204c40c5530_0 .net "rs2", 31 0, v00000204c40ccf10_0;  alias, 1 drivers
v00000204c40c6570_0 .net "rst", 0 0, v00000204c40f1910_0;  alias, 1 drivers
v00000204c40c5670_0 .net "wr_reg_data", 31 0, L_00000204c415bbd0;  alias, 1 drivers
L_00000204c40edbd0 .functor MUXZ 32, v00000204c40ccf10_0, v00000204c40caf30_0, L_00000204c40f4e50, C4<>;
L_00000204c40ed4f0 .part v00000204c40c5710_0, 0, 10;
L_00000204c40ee530 .part v00000204c40c55d0_0, 0, 10;
L_00000204c40ed3b0 .arith/sum 10, L_00000204c40ed4f0, L_00000204c40ee530;
L_00000204c40ecf50 .part v00000204c40c55d0_0, 0, 10;
L_00000204c40ee210 .functor MUXZ 10, L_00000204c40ecf50, L_00000204c40ed3b0, L_00000204c40f4210, C4<>;
L_00000204c40edef0 .part v00000204c40c5710_0, 0, 10;
L_00000204c40ecff0 .arith/sum 10, L_00000204c40edef0, L_00000204c41101f0;
L_00000204c40ed770 .part v00000204c40c5710_0, 0, 10;
L_00000204c40ec9b0 .part v00000204c40c55d0_0, 0, 10;
L_00000204c40ed090 .arith/sum 10, L_00000204c40ed770, L_00000204c40ec9b0;
L_00000204c40edf90 .functor MUXZ 10, L_00000204c40ed090, L_00000204c40ecff0, L_00000204c40f5240, C4<>;
L_00000204c40edc70 .concat8 [ 10 22 0 0], L_00000204c40ee210, L_00000204c4110238;
L_00000204c40eca50 .concat8 [ 10 22 0 0], L_00000204c40edf90, L_00000204c4110280;
S_00000204c40c0670 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_00000204c40be8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_00000204c40cd920 .param/l "add" 0 9 6, C4<000000100000>;
P_00000204c40cd958 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000204c40cd990 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000204c40cd9c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000204c40cda00 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000204c40cda38 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000204c40cda70 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000204c40cdaa8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000204c40cdae0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000204c40cdb18 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000204c40cdb50 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000204c40cdb88 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000204c40cdbc0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000204c40cdbf8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000204c40cdc30 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000204c40cdc68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000204c40cdca0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000204c40cdcd8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000204c40cdd10 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000204c40cdd48 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000204c40cdd80 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000204c40cddb8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000204c40cddf0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000204c40cde28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000204c40cde60 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000204c40f5550 .functor OR 1, L_00000204c40f4f30, L_00000204c40ece10, C4<0>, C4<0>;
L_00000204c40f4600 .functor OR 1, L_00000204c40f5550, L_00000204c40ec410, C4<0>, C4<0>;
v00000204c40c8730_0 .net "EX1_opcode", 11 0, v00000204c40c25a0_0;  alias, 1 drivers
v00000204c40c9db0_0 .net "EX2_opcode", 11 0, v00000204c40c3400_0;  alias, 1 drivers
v00000204c40c8b90_0 .net "ID_opcode", 11 0, v00000204c40da040_0;  alias, 1 drivers
v00000204c40c9ef0_0 .net "PC_src", 2 0, L_00000204c40eddb0;  alias, 1 drivers
v00000204c40c7f10_0 .net "Wrong_prediction", 0 0, L_00000204c415bd20;  alias, 1 drivers
L_00000204c41103e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v00000204c40c8eb0_0 .net/2u *"_ivl_0", 2 0, L_00000204c41103e8;  1 drivers
v00000204c40c84b0_0 .net *"_ivl_10", 0 0, L_00000204c40ed310;  1 drivers
L_00000204c4110508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v00000204c40c82d0_0 .net/2u *"_ivl_12", 2 0, L_00000204c4110508;  1 drivers
L_00000204c4110550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000204c40c99f0_0 .net/2u *"_ivl_14", 11 0, L_00000204c4110550;  1 drivers
v00000204c40ca030_0 .net *"_ivl_16", 0 0, L_00000204c40ece10;  1 drivers
v00000204c40ca0d0_0 .net *"_ivl_19", 0 0, L_00000204c40f5550;  1 drivers
L_00000204c4110430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v00000204c40c8690_0 .net/2u *"_ivl_2", 11 0, L_00000204c4110430;  1 drivers
L_00000204c4110598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000204c40c91d0_0 .net/2u *"_ivl_20", 11 0, L_00000204c4110598;  1 drivers
v00000204c40c7fb0_0 .net *"_ivl_22", 0 0, L_00000204c40ec410;  1 drivers
v00000204c40c9b30_0 .net *"_ivl_25", 0 0, L_00000204c40f4600;  1 drivers
L_00000204c41105e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000204c40c85f0_0 .net/2u *"_ivl_26", 2 0, L_00000204c41105e0;  1 drivers
L_00000204c4110628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000204c40ca170_0 .net/2u *"_ivl_28", 2 0, L_00000204c4110628;  1 drivers
v00000204c40c9090_0 .net *"_ivl_30", 2 0, L_00000204c40ecaf0;  1 drivers
v00000204c40ca210_0 .net *"_ivl_32", 2 0, L_00000204c40ee2b0;  1 drivers
v00000204c40c98b0_0 .net *"_ivl_34", 2 0, L_00000204c40ec4b0;  1 drivers
v00000204c40c9950_0 .net *"_ivl_4", 0 0, L_00000204c40ec0f0;  1 drivers
L_00000204c4110478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v00000204c40c8a50_0 .net/2u *"_ivl_6", 2 0, L_00000204c4110478;  1 drivers
L_00000204c41104c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000204c40c8c30_0 .net/2u *"_ivl_8", 11 0, L_00000204c41104c0;  1 drivers
v00000204c40c7d30_0 .net "clk", 0 0, L_00000204c4031340;  alias, 1 drivers
v00000204c40c8550_0 .net "predicted", 0 0, L_00000204c40f4f30;  alias, 1 drivers
v00000204c40ca2b0_0 .net "predicted_to_EX", 0 0, v00000204c40c8af0_0;  alias, 1 drivers
v00000204c40ca350_0 .net "rst", 0 0, v00000204c40f1910_0;  alias, 1 drivers
v00000204c40c7bf0_0 .net "state", 1 0, v00000204c40c9630_0;  1 drivers
L_00000204c40ec0f0 .cmp/eq 12, v00000204c40da040_0, L_00000204c4110430;
L_00000204c40ed310 .cmp/eq 12, v00000204c40c25a0_0, L_00000204c41104c0;
L_00000204c40ece10 .cmp/eq 12, v00000204c40da040_0, L_00000204c4110550;
L_00000204c40ec410 .cmp/eq 12, v00000204c40da040_0, L_00000204c4110598;
L_00000204c40ecaf0 .functor MUXZ 3, L_00000204c4110628, L_00000204c41105e0, L_00000204c40f4600, C4<>;
L_00000204c40ee2b0 .functor MUXZ 3, L_00000204c40ecaf0, L_00000204c4110508, L_00000204c40ed310, C4<>;
L_00000204c40ec4b0 .functor MUXZ 3, L_00000204c40ee2b0, L_00000204c4110478, L_00000204c40ec0f0, C4<>;
L_00000204c40eddb0 .functor MUXZ 3, L_00000204c40ec4b0, L_00000204c41103e8, L_00000204c415bd20, C4<>;
S_00000204c40bf6d0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_00000204c40c0670;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_00000204c40cdea0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000204c40cded8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000204c40cdf10 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000204c40cdf48 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000204c40cdf80 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000204c40cdfb8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000204c40cdff0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000204c40ce028 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000204c40ce060 .param/l "j" 0 9 19, C4<000010000000>;
P_00000204c40ce098 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000204c40ce0d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000204c40ce108 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000204c40ce140 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000204c40ce178 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000204c40ce1b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000204c40ce1e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000204c40ce220 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000204c40ce258 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000204c40ce290 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000204c40ce2c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000204c40ce300 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000204c40ce338 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000204c40ce370 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000204c40ce3a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000204c40ce3e0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000204c40f4bb0 .functor OR 1, L_00000204c40ed130, L_00000204c40ed1d0, C4<0>, C4<0>;
L_00000204c40f5710 .functor OR 1, L_00000204c40ecd70, L_00000204c40ec190, C4<0>, C4<0>;
L_00000204c40f5b00 .functor AND 1, L_00000204c40f4bb0, L_00000204c40f5710, C4<1>, C4<1>;
L_00000204c40f4130 .functor NOT 1, L_00000204c40f5b00, C4<0>, C4<0>, C4<0>;
L_00000204c40f50f0 .functor OR 1, v00000204c40f1910_0, L_00000204c40f4130, C4<0>, C4<0>;
L_00000204c40f4f30 .functor NOT 1, L_00000204c40f50f0, C4<0>, C4<0>, C4<0>;
v00000204c40c9310_0 .net "EX_opcode", 11 0, v00000204c40c3400_0;  alias, 1 drivers
v00000204c40c9e50_0 .net "ID_opcode", 11 0, v00000204c40da040_0;  alias, 1 drivers
v00000204c40c8e10_0 .net "Wrong_prediction", 0 0, L_00000204c415bd20;  alias, 1 drivers
L_00000204c41102c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000204c40c8f50_0 .net/2u *"_ivl_0", 11 0, L_00000204c41102c8;  1 drivers
L_00000204c4110358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000204c40c9770_0 .net/2u *"_ivl_10", 1 0, L_00000204c4110358;  1 drivers
v00000204c40c94f0_0 .net *"_ivl_12", 0 0, L_00000204c40ecd70;  1 drivers
L_00000204c41103a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000204c40c7c90_0 .net/2u *"_ivl_14", 1 0, L_00000204c41103a0;  1 drivers
v00000204c40c8910_0 .net *"_ivl_16", 0 0, L_00000204c40ec190;  1 drivers
v00000204c40c8ff0_0 .net *"_ivl_19", 0 0, L_00000204c40f5710;  1 drivers
v00000204c40c7e70_0 .net *"_ivl_2", 0 0, L_00000204c40ed130;  1 drivers
v00000204c40c9f90_0 .net *"_ivl_21", 0 0, L_00000204c40f5b00;  1 drivers
v00000204c40c9130_0 .net *"_ivl_22", 0 0, L_00000204c40f4130;  1 drivers
v00000204c40c9450_0 .net *"_ivl_25", 0 0, L_00000204c40f50f0;  1 drivers
L_00000204c4110310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000204c40c8cd0_0 .net/2u *"_ivl_4", 11 0, L_00000204c4110310;  1 drivers
v00000204c40c9d10_0 .net *"_ivl_6", 0 0, L_00000204c40ed1d0;  1 drivers
v00000204c40c89b0_0 .net *"_ivl_9", 0 0, L_00000204c40f4bb0;  1 drivers
v00000204c40c9c70_0 .net "clk", 0 0, L_00000204c4031340;  alias, 1 drivers
v00000204c40c8370_0 .net "predicted", 0 0, L_00000204c40f4f30;  alias, 1 drivers
v00000204c40c8af0_0 .var "predicted_to_EX", 0 0;
v00000204c40c8d70_0 .net "rst", 0 0, v00000204c40f1910_0;  alias, 1 drivers
v00000204c40c9630_0 .var "state", 1 0;
E_00000204c403a390 .event posedge, v00000204c40c9c70_0, v00000204c40b22a0_0;
L_00000204c40ed130 .cmp/eq 12, v00000204c40da040_0, L_00000204c41102c8;
L_00000204c40ed1d0 .cmp/eq 12, v00000204c40da040_0, L_00000204c4110310;
L_00000204c40ecd70 .cmp/eq 2, v00000204c40c9630_0, L_00000204c4110358;
L_00000204c40ec190 .cmp/eq 2, v00000204c40c9630_0, L_00000204c41103a0;
S_00000204c40bea50 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_00000204c40be8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_00000204c40d8440 .param/l "add" 0 9 6, C4<000000100000>;
P_00000204c40d8478 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000204c40d84b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000204c40d84e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000204c40d8520 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000204c40d8558 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000204c40d8590 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000204c40d85c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000204c40d8600 .param/l "j" 0 9 19, C4<000010000000>;
P_00000204c40d8638 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000204c40d8670 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000204c40d86a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000204c40d86e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000204c40d8718 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000204c40d8750 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000204c40d8788 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000204c40d87c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000204c40d87f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000204c40d8830 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000204c40d8868 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000204c40d88a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000204c40d88d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000204c40d8910 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000204c40d8948 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000204c40d8980 .param/l "xori" 0 9 12, C4<001110000000>;
v00000204c40c8190_0 .net "EX1_memread", 0 0, v00000204c40c3040_0;  alias, 1 drivers
v00000204c40c9270_0 .net "EX1_rd_ind", 4 0, v00000204c40c1740_0;  alias, 1 drivers
v00000204c40c87d0_0 .net "EX1_rd_indzero", 0 0, v00000204c40c1100_0;  alias, 1 drivers
v00000204c40c9a90_0 .net "EX2_memread", 0 0, v00000204c40c3ea0_0;  alias, 1 drivers
v00000204c40c8050_0 .net "EX2_rd_ind", 4 0, v00000204c40c3f40_0;  alias, 1 drivers
v00000204c40c80f0_0 .net "EX2_rd_indzero", 0 0, v00000204c40c4300_0;  alias, 1 drivers
v00000204c40c8870_0 .var "ID_EX1_flush", 0 0;
v00000204c40c93b0_0 .var "ID_EX2_flush", 0 0;
v00000204c40c9590_0 .net "ID_opcode", 11 0, v00000204c40da040_0;  alias, 1 drivers
v00000204c40c96d0_0 .net "ID_rs1_ind", 4 0, v00000204c40db620_0;  alias, 1 drivers
v00000204c40c9810_0 .net "ID_rs2_ind", 4 0, v00000204c40da400_0;  alias, 1 drivers
v00000204c40ca530_0 .var "IF_ID_Write", 0 0;
v00000204c40cc0b0_0 .var "IF_ID_flush", 0 0;
v00000204c40cb110_0 .var "PC_Write", 0 0;
v00000204c40ca850_0 .net "Wrong_prediction", 0 0, L_00000204c415bd20;  alias, 1 drivers
E_00000204c403a110/0 .event anyedge, v00000204c40b7f70_0, v00000204c40c3040_0, v00000204c40c1100_0, v00000204c40c11a0_0;
E_00000204c403a110/1 .event anyedge, v00000204c40c1740_0, v00000204c40c2460_0, v00000204c3fd37c0_0, v00000204c40c4300_0;
E_00000204c403a110/2 .event anyedge, v00000204c40b1440_0, v00000204c40c2d20_0;
E_00000204c403a110 .event/or E_00000204c403a110/0, E_00000204c403a110/1, E_00000204c403a110/2;
S_00000204c40bfd10 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_00000204c40be8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_00000204c40d89c0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000204c40d89f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000204c40d8a30 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000204c40d8a68 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000204c40d8aa0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000204c40d8ad8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000204c40d8b10 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000204c40d8b48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000204c40d8b80 .param/l "j" 0 9 19, C4<000010000000>;
P_00000204c40d8bb8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000204c40d8bf0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000204c40d8c28 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000204c40d8c60 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000204c40d8c98 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000204c40d8cd0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000204c40d8d08 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000204c40d8d40 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000204c40d8d78 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000204c40d8db0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000204c40d8de8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000204c40d8e20 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000204c40d8e58 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000204c40d8e90 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000204c40d8ec8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000204c40d8f00 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000204c40f4670 .functor OR 1, L_00000204c40ed270, L_00000204c40ee030, C4<0>, C4<0>;
L_00000204c40f4440 .functor OR 1, L_00000204c40f4670, L_00000204c40ee490, C4<0>, C4<0>;
L_00000204c40f4750 .functor OR 1, L_00000204c40f4440, L_00000204c40ecb90, C4<0>, C4<0>;
L_00000204c40f5b70 .functor OR 1, L_00000204c40f4750, L_00000204c40ec690, C4<0>, C4<0>;
L_00000204c40f54e0 .functor OR 1, L_00000204c40f5b70, L_00000204c40ee170, C4<0>, C4<0>;
L_00000204c40f5be0 .functor OR 1, L_00000204c40f54e0, L_00000204c40eccd0, C4<0>, C4<0>;
L_00000204c40f4c20 .functor OR 1, L_00000204c40f5be0, L_00000204c40ee5d0, C4<0>, C4<0>;
L_00000204c40f4e50 .functor OR 1, L_00000204c40f4c20, L_00000204c40ed810, C4<0>, C4<0>;
L_00000204c40f4fa0 .functor OR 1, L_00000204c40ed9f0, L_00000204c40ee710, C4<0>, C4<0>;
L_00000204c40f47c0 .functor OR 1, L_00000204c40f4fa0, L_00000204c40eda90, C4<0>, C4<0>;
L_00000204c40f4050 .functor OR 1, L_00000204c40f47c0, L_00000204c40ec230, C4<0>, C4<0>;
L_00000204c40f44b0 .functor OR 1, L_00000204c40f4050, L_00000204c40ee7b0, C4<0>, C4<0>;
v00000204c40cc330_0 .net "ID_opcode", 11 0, v00000204c40da040_0;  alias, 1 drivers
L_00000204c4110670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v00000204c40cc1f0_0 .net/2u *"_ivl_0", 11 0, L_00000204c4110670;  1 drivers
L_00000204c4110700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v00000204c40cb9d0_0 .net/2u *"_ivl_10", 11 0, L_00000204c4110700;  1 drivers
L_00000204c4110bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000204c40ca8f0_0 .net/2u *"_ivl_102", 11 0, L_00000204c4110bc8;  1 drivers
L_00000204c4110c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000204c40cb250_0 .net/2u *"_ivl_106", 11 0, L_00000204c4110c10;  1 drivers
v00000204c40cc5b0_0 .net *"_ivl_12", 0 0, L_00000204c40ee490;  1 drivers
v00000204c40cc150_0 .net *"_ivl_15", 0 0, L_00000204c40f4440;  1 drivers
L_00000204c4110748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v00000204c40cb4d0_0 .net/2u *"_ivl_16", 11 0, L_00000204c4110748;  1 drivers
v00000204c40cbed0_0 .net *"_ivl_18", 0 0, L_00000204c40ecb90;  1 drivers
v00000204c40cbb10_0 .net *"_ivl_2", 0 0, L_00000204c40ed270;  1 drivers
v00000204c40caad0_0 .net *"_ivl_21", 0 0, L_00000204c40f4750;  1 drivers
L_00000204c4110790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000204c40cc010_0 .net/2u *"_ivl_22", 11 0, L_00000204c4110790;  1 drivers
v00000204c40cc790_0 .net *"_ivl_24", 0 0, L_00000204c40ec690;  1 drivers
v00000204c40cbbb0_0 .net *"_ivl_27", 0 0, L_00000204c40f5b70;  1 drivers
L_00000204c41107d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000204c40cb7f0_0 .net/2u *"_ivl_28", 11 0, L_00000204c41107d8;  1 drivers
v00000204c40cb890_0 .net *"_ivl_30", 0 0, L_00000204c40ee170;  1 drivers
v00000204c40cae90_0 .net *"_ivl_33", 0 0, L_00000204c40f54e0;  1 drivers
L_00000204c4110820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v00000204c40cad50_0 .net/2u *"_ivl_34", 11 0, L_00000204c4110820;  1 drivers
v00000204c40cafd0_0 .net *"_ivl_36", 0 0, L_00000204c40eccd0;  1 drivers
v00000204c40cc970_0 .net *"_ivl_39", 0 0, L_00000204c40f5be0;  1 drivers
L_00000204c41106b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v00000204c40cc510_0 .net/2u *"_ivl_4", 11 0, L_00000204c41106b8;  1 drivers
L_00000204c4110868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v00000204c40cab70_0 .net/2u *"_ivl_40", 11 0, L_00000204c4110868;  1 drivers
v00000204c40cba70_0 .net *"_ivl_42", 0 0, L_00000204c40ee5d0;  1 drivers
v00000204c40ca7b0_0 .net *"_ivl_45", 0 0, L_00000204c40f4c20;  1 drivers
L_00000204c41108b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v00000204c40cb610_0 .net/2u *"_ivl_46", 11 0, L_00000204c41108b0;  1 drivers
v00000204c40cc3d0_0 .net *"_ivl_48", 0 0, L_00000204c40ed810;  1 drivers
L_00000204c41108f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000204c40ca990_0 .net/2u *"_ivl_52", 11 0, L_00000204c41108f8;  1 drivers
L_00000204c4110940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000204c40ccb50_0 .net/2u *"_ivl_56", 11 0, L_00000204c4110940;  1 drivers
v00000204c40cbc50_0 .net *"_ivl_6", 0 0, L_00000204c40ee030;  1 drivers
L_00000204c4110988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000204c40cc290_0 .net/2u *"_ivl_60", 11 0, L_00000204c4110988;  1 drivers
L_00000204c41109d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000204c40cbcf0_0 .net/2u *"_ivl_64", 11 0, L_00000204c41109d0;  1 drivers
L_00000204c4110a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000204c40cc470_0 .net/2u *"_ivl_68", 11 0, L_00000204c4110a18;  1 drivers
L_00000204c4110a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000204c40cc650_0 .net/2u *"_ivl_72", 11 0, L_00000204c4110a60;  1 drivers
v00000204c40cc6f0_0 .net *"_ivl_74", 0 0, L_00000204c40ed9f0;  1 drivers
L_00000204c4110aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000204c40cc830_0 .net/2u *"_ivl_76", 11 0, L_00000204c4110aa8;  1 drivers
v00000204c40cc8d0_0 .net *"_ivl_78", 0 0, L_00000204c40ee710;  1 drivers
v00000204c40cbd90_0 .net *"_ivl_81", 0 0, L_00000204c40f4fa0;  1 drivers
L_00000204c4110af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000204c40cca10_0 .net/2u *"_ivl_82", 11 0, L_00000204c4110af0;  1 drivers
v00000204c40ccab0_0 .net *"_ivl_84", 0 0, L_00000204c40eda90;  1 drivers
v00000204c40ca3f0_0 .net *"_ivl_87", 0 0, L_00000204c40f47c0;  1 drivers
L_00000204c4110b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000204c40cbf70_0 .net/2u *"_ivl_88", 11 0, L_00000204c4110b38;  1 drivers
v00000204c40cbe30_0 .net *"_ivl_9", 0 0, L_00000204c40f4670;  1 drivers
v00000204c40cb2f0_0 .net *"_ivl_90", 0 0, L_00000204c40ec230;  1 drivers
v00000204c40ca5d0_0 .net *"_ivl_93", 0 0, L_00000204c40f4050;  1 drivers
L_00000204c4110b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000204c40cacb0_0 .net/2u *"_ivl_94", 11 0, L_00000204c4110b80;  1 drivers
v00000204c40ca490_0 .net *"_ivl_96", 0 0, L_00000204c40ee7b0;  1 drivers
v00000204c40cb570_0 .net *"_ivl_99", 0 0, L_00000204c40f44b0;  1 drivers
v00000204c40cb6b0_0 .net "is_beq", 0 0, L_00000204c40ee350;  alias, 1 drivers
v00000204c40cb750_0 .net "is_bne", 0 0, L_00000204c40ee670;  alias, 1 drivers
v00000204c40ca670_0 .net "is_j", 0 0, L_00000204c40ed950;  alias, 1 drivers
v00000204c40ca710_0 .net "is_jal", 0 0, L_00000204c40eceb0;  alias, 1 drivers
v00000204c40cb930_0 .net "is_jr", 0 0, L_00000204c40ed450;  alias, 1 drivers
v00000204c40caa30_0 .net "is_oper2_immed", 0 0, L_00000204c40f4e50;  alias, 1 drivers
v00000204c40cb390_0 .net "memread", 0 0, L_00000204c40ec2d0;  alias, 1 drivers
v00000204c40cac10_0 .net "memwrite", 0 0, L_00000204c40ec370;  alias, 1 drivers
v00000204c40cadf0_0 .net "regwrite", 0 0, L_00000204c40ec050;  alias, 1 drivers
L_00000204c40ed270 .cmp/eq 12, v00000204c40da040_0, L_00000204c4110670;
L_00000204c40ee030 .cmp/eq 12, v00000204c40da040_0, L_00000204c41106b8;
L_00000204c40ee490 .cmp/eq 12, v00000204c40da040_0, L_00000204c4110700;
L_00000204c40ecb90 .cmp/eq 12, v00000204c40da040_0, L_00000204c4110748;
L_00000204c40ec690 .cmp/eq 12, v00000204c40da040_0, L_00000204c4110790;
L_00000204c40ee170 .cmp/eq 12, v00000204c40da040_0, L_00000204c41107d8;
L_00000204c40eccd0 .cmp/eq 12, v00000204c40da040_0, L_00000204c4110820;
L_00000204c40ee5d0 .cmp/eq 12, v00000204c40da040_0, L_00000204c4110868;
L_00000204c40ed810 .cmp/eq 12, v00000204c40da040_0, L_00000204c41108b0;
L_00000204c40ee350 .cmp/eq 12, v00000204c40da040_0, L_00000204c41108f8;
L_00000204c40ee670 .cmp/eq 12, v00000204c40da040_0, L_00000204c4110940;
L_00000204c40ed450 .cmp/eq 12, v00000204c40da040_0, L_00000204c4110988;
L_00000204c40eceb0 .cmp/eq 12, v00000204c40da040_0, L_00000204c41109d0;
L_00000204c40ed950 .cmp/eq 12, v00000204c40da040_0, L_00000204c4110a18;
L_00000204c40ed9f0 .cmp/eq 12, v00000204c40da040_0, L_00000204c4110a60;
L_00000204c40ee710 .cmp/eq 12, v00000204c40da040_0, L_00000204c4110aa8;
L_00000204c40eda90 .cmp/eq 12, v00000204c40da040_0, L_00000204c4110af0;
L_00000204c40ec230 .cmp/eq 12, v00000204c40da040_0, L_00000204c4110b38;
L_00000204c40ee7b0 .cmp/eq 12, v00000204c40da040_0, L_00000204c4110b80;
L_00000204c40ec050 .reduce/nor L_00000204c40f44b0;
L_00000204c40ec2d0 .cmp/eq 12, v00000204c40da040_0, L_00000204c4110bc8;
L_00000204c40ec370 .cmp/eq 12, v00000204c40da040_0, L_00000204c4110c10;
S_00000204c40c01c0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_00000204c40be8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_00000204c40d8f40 .param/l "add" 0 9 6, C4<000000100000>;
P_00000204c40d8f78 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000204c40d8fb0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000204c40d8fe8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000204c40d9020 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000204c40d9058 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000204c40d9090 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000204c40d90c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000204c40d9100 .param/l "j" 0 9 19, C4<000010000000>;
P_00000204c40d9138 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000204c40d9170 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000204c40d91a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000204c40d91e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000204c40d9218 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000204c40d9250 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000204c40d9288 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000204c40d92c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000204c40d92f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000204c40d9330 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000204c40d9368 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000204c40d93a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000204c40d93d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000204c40d9410 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000204c40d9448 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000204c40d9480 .param/l "xori" 0 9 12, C4<001110000000>;
v00000204c40caf30_0 .var "Immed", 31 0;
v00000204c40cb070_0 .net "Inst", 31 0, v00000204c40c55d0_0;  alias, 1 drivers
v00000204c40cb1b0_0 .net "opcode", 11 0, v00000204c40da040_0;  alias, 1 drivers
E_00000204c4039bd0 .event anyedge, v00000204c40c2d20_0, v00000204c40cb070_0;
S_00000204c40bed70 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_00000204c40be8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v00000204c40cd2d0_0 .var "Read_data1", 31 0;
v00000204c40ccf10_0 .var "Read_data2", 31 0;
v00000204c40cd0f0_0 .net "Read_reg1", 4 0, v00000204c40db620_0;  alias, 1 drivers
v00000204c40ccd30_0 .net "Read_reg2", 4 0, v00000204c40da400_0;  alias, 1 drivers
v00000204c40ccbf0_0 .net "Write_data", 31 0, L_00000204c415bbd0;  alias, 1 drivers
v00000204c40ccfb0_0 .net "Write_en", 0 0, v00000204c40dca20_0;  alias, 1 drivers
v00000204c40cd190_0 .net "Write_reg", 4 0, v00000204c40dc2a0_0;  alias, 1 drivers
v00000204c40cd230_0 .net "clk", 0 0, L_00000204c4031340;  alias, 1 drivers
v00000204c40ccc90_0 .var/i "i", 31 0;
v00000204c40ccdd0 .array "reg_file", 0 31, 31 0;
v00000204c40cd050_0 .net "rst", 0 0, v00000204c40f1910_0;  alias, 1 drivers
E_00000204c403a7d0 .event posedge, v00000204c40c9c70_0;
S_00000204c40bfea0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_00000204c40bed70;
 .timescale 0 0;
v00000204c40cce70_0 .var/i "i", 31 0;
S_00000204c40bf220 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_00000204c3e89f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_00000204c40d94c0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000204c40d94f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000204c40d9530 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000204c40d9568 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000204c40d95a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000204c40d95d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000204c40d9610 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000204c40d9648 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000204c40d9680 .param/l "j" 0 9 19, C4<000010000000>;
P_00000204c40d96b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000204c40d96f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000204c40d9728 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000204c40d9760 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000204c40d9798 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000204c40d97d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000204c40d9808 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000204c40d9840 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000204c40d9878 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000204c40d98b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000204c40d98e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000204c40d9920 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000204c40d9958 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000204c40d9990 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000204c40d99c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000204c40d9a00 .param/l "xori" 0 9 12, C4<001110000000>;
v00000204c40c55d0_0 .var "ID_INST", 31 0;
v00000204c40c5710_0 .var "ID_PC", 31 0;
v00000204c40da040_0 .var "ID_opcode", 11 0;
v00000204c40d9f00_0 .var "ID_rd_ind", 4 0;
v00000204c40db620_0 .var "ID_rs1_ind", 4 0;
v00000204c40da400_0 .var "ID_rs2_ind", 4 0;
v00000204c40d9c80_0 .net "IF_FLUSH", 0 0, v00000204c40cc0b0_0;  alias, 1 drivers
v00000204c40dafe0_0 .net "IF_INST", 31 0, L_00000204c40f5080;  alias, 1 drivers
v00000204c40db8a0_0 .net "IF_PC", 31 0, v00000204c40db580_0;  alias, 1 drivers
v00000204c40da180_0 .net "clk", 0 0, L_00000204c40f5860;  1 drivers
v00000204c40db6c0_0 .net "if_id_Write", 0 0, v00000204c40ca530_0;  alias, 1 drivers
v00000204c40db080_0 .net "rst", 0 0, v00000204c40f1910_0;  alias, 1 drivers
E_00000204c403a810 .event posedge, v00000204c40b22a0_0, v00000204c40da180_0;
S_00000204c40bfb80 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_00000204c3e89f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v00000204c40de5a0_0 .net "EX1_PFC", 31 0, L_00000204c40f0470;  alias, 1 drivers
v00000204c40dc700_0 .net "EX2_PFC", 31 0, v00000204c40c4120_0;  alias, 1 drivers
v00000204c40dea00_0 .net "ID_PFC", 31 0, L_00000204c40edc70;  alias, 1 drivers
v00000204c40dc840_0 .net "PC_src", 2 0, L_00000204c40eddb0;  alias, 1 drivers
v00000204c40ddf60_0 .net "PC_write", 0 0, v00000204c40cb110_0;  alias, 1 drivers
L_00000204c4110088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000204c40dd920_0 .net/2u *"_ivl_0", 31 0, L_00000204c4110088;  1 drivers
v00000204c40de000_0 .net "clk", 0 0, L_00000204c4031340;  alias, 1 drivers
v00000204c40dd9c0_0 .net "inst", 31 0, L_00000204c40f5080;  alias, 1 drivers
v00000204c40dde20_0 .net "inst_mem_in", 31 0, v00000204c40db580_0;  alias, 1 drivers
v00000204c40de6e0_0 .net "pc_reg_in", 31 0, L_00000204c40f5a20;  1 drivers
v00000204c40de1e0_0 .net "rst", 0 0, v00000204c40f1910_0;  alias, 1 drivers
L_00000204c40ed8b0 .arith/sum 32, v00000204c40db580_0, L_00000204c4110088;
S_00000204c40c0030 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_00000204c40bfb80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_00000204c40f5080 .functor BUFZ 32, L_00000204c40ed6d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000204c40dab80_0 .net "Data_Out", 31 0, L_00000204c40f5080;  alias, 1 drivers
v00000204c40d9e60 .array "InstMem", 0 1023, 31 0;
v00000204c40dbda0_0 .net *"_ivl_0", 31 0, L_00000204c40ed6d0;  1 drivers
v00000204c40d9fa0_0 .net *"_ivl_3", 9 0, L_00000204c40ed630;  1 drivers
v00000204c40dc200_0 .net *"_ivl_4", 11 0, L_00000204c40edd10;  1 drivers
L_00000204c41101a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000204c40d9dc0_0 .net *"_ivl_7", 1 0, L_00000204c41101a8;  1 drivers
v00000204c40da0e0_0 .net "addr", 31 0, v00000204c40db580_0;  alias, 1 drivers
v00000204c40da900_0 .net "clk", 0 0, L_00000204c4031340;  alias, 1 drivers
v00000204c40db120_0 .var/i "i", 31 0;
L_00000204c40ed6d0 .array/port v00000204c40d9e60, L_00000204c40edd10;
L_00000204c40ed630 .part v00000204c40db580_0, 0, 10;
L_00000204c40edd10 .concat [ 10 2 0 0], L_00000204c40ed630, L_00000204c41101a8;
S_00000204c40bf9f0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_00000204c40bfb80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_00000204c403a3d0 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v00000204c40dbbc0_0 .net "DataIn", 31 0, L_00000204c40f5a20;  alias, 1 drivers
v00000204c40db580_0 .var "DataOut", 31 0;
v00000204c40db300_0 .net "PC_Write", 0 0, v00000204c40cb110_0;  alias, 1 drivers
v00000204c40d9be0_0 .net "clk", 0 0, L_00000204c4031340;  alias, 1 drivers
v00000204c40dad60_0 .net "rst", 0 0, v00000204c40f1910_0;  alias, 1 drivers
S_00000204c40c0350 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_00000204c40bfb80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_00000204c4039a50 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_00000204c4031500 .functor NOT 1, L_00000204c40f3ad0, C4<0>, C4<0>, C4<0>;
L_00000204c4031490 .functor NOT 1, L_00000204c40f3b70, C4<0>, C4<0>, C4<0>;
L_00000204c40315e0 .functor AND 1, L_00000204c4031500, L_00000204c4031490, C4<1>, C4<1>;
L_00000204c4031650 .functor NOT 1, L_00000204c40f3c10, C4<0>, C4<0>, C4<0>;
L_00000204c3fcd6c0 .functor AND 1, L_00000204c40315e0, L_00000204c4031650, C4<1>, C4<1>;
L_00000204c3fcd340 .functor AND 32, L_00000204c40f3a30, L_00000204c40ed8b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000204c3fcd8f0 .functor NOT 1, L_00000204c40f3df0, C4<0>, C4<0>, C4<0>;
L_00000204c3fcd9d0 .functor NOT 1, L_00000204c40f3cb0, C4<0>, C4<0>, C4<0>;
L_00000204c40f57f0 .functor AND 1, L_00000204c3fcd8f0, L_00000204c3fcd9d0, C4<1>, C4<1>;
L_00000204c40f58d0 .functor AND 1, L_00000204c40f57f0, L_00000204c40f3d50, C4<1>, C4<1>;
L_00000204c40f52b0 .functor AND 32, L_00000204c40f3e90, L_00000204c40edc70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000204c40f5940 .functor OR 32, L_00000204c3fcd340, L_00000204c40f52b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000204c40f4ad0 .functor NOT 1, L_00000204c40f3850, C4<0>, C4<0>, C4<0>;
L_00000204c40f5320 .functor AND 1, L_00000204c40f4ad0, L_00000204c40f38f0, C4<1>, C4<1>;
L_00000204c40f5a90 .functor NOT 1, L_00000204c40ec910, C4<0>, C4<0>, C4<0>;
L_00000204c40f4b40 .functor AND 1, L_00000204c40f5320, L_00000204c40f5a90, C4<1>, C4<1>;
L_00000204c40f5390 .functor AND 32, L_00000204c40ec730, v00000204c40db580_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000204c40f4360 .functor OR 32, L_00000204c40f5940, L_00000204c40f5390, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000204c40f42f0 .functor NOT 1, L_00000204c40ec7d0, C4<0>, C4<0>, C4<0>;
L_00000204c40f4ec0 .functor AND 1, L_00000204c40f42f0, L_00000204c40ee3f0, C4<1>, C4<1>;
L_00000204c40f48a0 .functor AND 1, L_00000204c40f4ec0, L_00000204c40edb30, C4<1>, C4<1>;
L_00000204c40f5400 .functor AND 32, L_00000204c40ee0d0, L_00000204c40f0470, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000204c40f46e0 .functor OR 32, L_00000204c40f4360, L_00000204c40f5400, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000204c40f51d0 .functor NOT 1, L_00000204c40ede50, C4<0>, C4<0>, C4<0>;
L_00000204c40f4280 .functor AND 1, L_00000204c40ed590, L_00000204c40f51d0, C4<1>, C4<1>;
L_00000204c40f59b0 .functor NOT 1, L_00000204c40ec870, C4<0>, C4<0>, C4<0>;
L_00000204c40f4910 .functor AND 1, L_00000204c40f4280, L_00000204c40f59b0, C4<1>, C4<1>;
L_00000204c40f5780 .functor AND 32, L_00000204c40ecc30, v00000204c40c4120_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000204c40f5a20 .functor OR 32, L_00000204c40f46e0, L_00000204c40f5780, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000204c40db1c0_0 .net *"_ivl_1", 0 0, L_00000204c40f3ad0;  1 drivers
v00000204c40dac20_0 .net *"_ivl_11", 0 0, L_00000204c40f3c10;  1 drivers
v00000204c40db260_0 .net *"_ivl_12", 0 0, L_00000204c4031650;  1 drivers
v00000204c40da360_0 .net *"_ivl_14", 0 0, L_00000204c3fcd6c0;  1 drivers
v00000204c40dae00_0 .net *"_ivl_16", 31 0, L_00000204c40f3a30;  1 drivers
v00000204c40da220_0 .net *"_ivl_18", 31 0, L_00000204c3fcd340;  1 drivers
v00000204c40db3a0_0 .net *"_ivl_2", 0 0, L_00000204c4031500;  1 drivers
v00000204c40db760_0 .net *"_ivl_21", 0 0, L_00000204c40f3df0;  1 drivers
v00000204c40dbe40_0 .net *"_ivl_22", 0 0, L_00000204c3fcd8f0;  1 drivers
v00000204c40da5e0_0 .net *"_ivl_25", 0 0, L_00000204c40f3cb0;  1 drivers
v00000204c40db940_0 .net *"_ivl_26", 0 0, L_00000204c3fcd9d0;  1 drivers
v00000204c40d9d20_0 .net *"_ivl_28", 0 0, L_00000204c40f57f0;  1 drivers
v00000204c40db4e0_0 .net *"_ivl_31", 0 0, L_00000204c40f3d50;  1 drivers
v00000204c40db800_0 .net *"_ivl_32", 0 0, L_00000204c40f58d0;  1 drivers
v00000204c40dbee0_0 .net *"_ivl_34", 31 0, L_00000204c40f3e90;  1 drivers
v00000204c40da2c0_0 .net *"_ivl_36", 31 0, L_00000204c40f52b0;  1 drivers
v00000204c40daea0_0 .net *"_ivl_38", 31 0, L_00000204c40f5940;  1 drivers
v00000204c40daae0_0 .net *"_ivl_41", 0 0, L_00000204c40f3850;  1 drivers
v00000204c40dbc60_0 .net *"_ivl_42", 0 0, L_00000204c40f4ad0;  1 drivers
v00000204c40db9e0_0 .net *"_ivl_45", 0 0, L_00000204c40f38f0;  1 drivers
v00000204c40d9aa0_0 .net *"_ivl_46", 0 0, L_00000204c40f5320;  1 drivers
v00000204c40da4a0_0 .net *"_ivl_49", 0 0, L_00000204c40ec910;  1 drivers
v00000204c40dc0c0_0 .net *"_ivl_5", 0 0, L_00000204c40f3b70;  1 drivers
v00000204c40da540_0 .net *"_ivl_50", 0 0, L_00000204c40f5a90;  1 drivers
v00000204c40dbd00_0 .net *"_ivl_52", 0 0, L_00000204c40f4b40;  1 drivers
v00000204c40da680_0 .net *"_ivl_54", 31 0, L_00000204c40ec730;  1 drivers
v00000204c40dba80_0 .net *"_ivl_56", 31 0, L_00000204c40f5390;  1 drivers
v00000204c40dbf80_0 .net *"_ivl_58", 31 0, L_00000204c40f4360;  1 drivers
v00000204c40dbb20_0 .net *"_ivl_6", 0 0, L_00000204c4031490;  1 drivers
v00000204c40da7c0_0 .net *"_ivl_61", 0 0, L_00000204c40ec7d0;  1 drivers
v00000204c40da9a0_0 .net *"_ivl_62", 0 0, L_00000204c40f42f0;  1 drivers
v00000204c40da720_0 .net *"_ivl_65", 0 0, L_00000204c40ee3f0;  1 drivers
v00000204c40d9b40_0 .net *"_ivl_66", 0 0, L_00000204c40f4ec0;  1 drivers
v00000204c40dc160_0 .net *"_ivl_69", 0 0, L_00000204c40edb30;  1 drivers
v00000204c40db440_0 .net *"_ivl_70", 0 0, L_00000204c40f48a0;  1 drivers
v00000204c40da860_0 .net *"_ivl_72", 31 0, L_00000204c40ee0d0;  1 drivers
v00000204c40daa40_0 .net *"_ivl_74", 31 0, L_00000204c40f5400;  1 drivers
v00000204c40dacc0_0 .net *"_ivl_76", 31 0, L_00000204c40f46e0;  1 drivers
v00000204c40daf40_0 .net *"_ivl_79", 0 0, L_00000204c40ed590;  1 drivers
v00000204c40dd4c0_0 .net *"_ivl_8", 0 0, L_00000204c40315e0;  1 drivers
v00000204c40dce80_0 .net *"_ivl_81", 0 0, L_00000204c40ede50;  1 drivers
v00000204c40dc7a0_0 .net *"_ivl_82", 0 0, L_00000204c40f51d0;  1 drivers
v00000204c40de320_0 .net *"_ivl_84", 0 0, L_00000204c40f4280;  1 drivers
v00000204c40ddb00_0 .net *"_ivl_87", 0 0, L_00000204c40ec870;  1 drivers
v00000204c40dd2e0_0 .net *"_ivl_88", 0 0, L_00000204c40f59b0;  1 drivers
v00000204c40ddd80_0 .net *"_ivl_90", 0 0, L_00000204c40f4910;  1 drivers
v00000204c40de140_0 .net *"_ivl_92", 31 0, L_00000204c40ecc30;  1 drivers
v00000204c40ddc40_0 .net *"_ivl_94", 31 0, L_00000204c40f5780;  1 drivers
v00000204c40dd1a0_0 .net "ina", 31 0, L_00000204c40ed8b0;  1 drivers
v00000204c40dd7e0_0 .net "inb", 31 0, L_00000204c40edc70;  alias, 1 drivers
v00000204c40dc660_0 .net "inc", 31 0, v00000204c40db580_0;  alias, 1 drivers
v00000204c40dc5c0_0 .net "ind", 31 0, L_00000204c40f0470;  alias, 1 drivers
v00000204c40dd880_0 .net "ine", 31 0, v00000204c40c4120_0;  alias, 1 drivers
L_00000204c41100d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000204c40dd6a0_0 .net "inf", 31 0, L_00000204c41100d0;  1 drivers
L_00000204c4110118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000204c40dd740_0 .net "ing", 31 0, L_00000204c4110118;  1 drivers
L_00000204c4110160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000204c40dcf20_0 .net "inh", 31 0, L_00000204c4110160;  1 drivers
v00000204c40de8c0_0 .net "out", 31 0, L_00000204c40f5a20;  alias, 1 drivers
v00000204c40ddce0_0 .net "sel", 2 0, L_00000204c40eddb0;  alias, 1 drivers
L_00000204c40f3ad0 .part L_00000204c40eddb0, 2, 1;
L_00000204c40f3b70 .part L_00000204c40eddb0, 1, 1;
L_00000204c40f3c10 .part L_00000204c40eddb0, 0, 1;
LS_00000204c40f3a30_0_0 .concat [ 1 1 1 1], L_00000204c3fcd6c0, L_00000204c3fcd6c0, L_00000204c3fcd6c0, L_00000204c3fcd6c0;
LS_00000204c40f3a30_0_4 .concat [ 1 1 1 1], L_00000204c3fcd6c0, L_00000204c3fcd6c0, L_00000204c3fcd6c0, L_00000204c3fcd6c0;
LS_00000204c40f3a30_0_8 .concat [ 1 1 1 1], L_00000204c3fcd6c0, L_00000204c3fcd6c0, L_00000204c3fcd6c0, L_00000204c3fcd6c0;
LS_00000204c40f3a30_0_12 .concat [ 1 1 1 1], L_00000204c3fcd6c0, L_00000204c3fcd6c0, L_00000204c3fcd6c0, L_00000204c3fcd6c0;
LS_00000204c40f3a30_0_16 .concat [ 1 1 1 1], L_00000204c3fcd6c0, L_00000204c3fcd6c0, L_00000204c3fcd6c0, L_00000204c3fcd6c0;
LS_00000204c40f3a30_0_20 .concat [ 1 1 1 1], L_00000204c3fcd6c0, L_00000204c3fcd6c0, L_00000204c3fcd6c0, L_00000204c3fcd6c0;
LS_00000204c40f3a30_0_24 .concat [ 1 1 1 1], L_00000204c3fcd6c0, L_00000204c3fcd6c0, L_00000204c3fcd6c0, L_00000204c3fcd6c0;
LS_00000204c40f3a30_0_28 .concat [ 1 1 1 1], L_00000204c3fcd6c0, L_00000204c3fcd6c0, L_00000204c3fcd6c0, L_00000204c3fcd6c0;
LS_00000204c40f3a30_1_0 .concat [ 4 4 4 4], LS_00000204c40f3a30_0_0, LS_00000204c40f3a30_0_4, LS_00000204c40f3a30_0_8, LS_00000204c40f3a30_0_12;
LS_00000204c40f3a30_1_4 .concat [ 4 4 4 4], LS_00000204c40f3a30_0_16, LS_00000204c40f3a30_0_20, LS_00000204c40f3a30_0_24, LS_00000204c40f3a30_0_28;
L_00000204c40f3a30 .concat [ 16 16 0 0], LS_00000204c40f3a30_1_0, LS_00000204c40f3a30_1_4;
L_00000204c40f3df0 .part L_00000204c40eddb0, 2, 1;
L_00000204c40f3cb0 .part L_00000204c40eddb0, 1, 1;
L_00000204c40f3d50 .part L_00000204c40eddb0, 0, 1;
LS_00000204c40f3e90_0_0 .concat [ 1 1 1 1], L_00000204c40f58d0, L_00000204c40f58d0, L_00000204c40f58d0, L_00000204c40f58d0;
LS_00000204c40f3e90_0_4 .concat [ 1 1 1 1], L_00000204c40f58d0, L_00000204c40f58d0, L_00000204c40f58d0, L_00000204c40f58d0;
LS_00000204c40f3e90_0_8 .concat [ 1 1 1 1], L_00000204c40f58d0, L_00000204c40f58d0, L_00000204c40f58d0, L_00000204c40f58d0;
LS_00000204c40f3e90_0_12 .concat [ 1 1 1 1], L_00000204c40f58d0, L_00000204c40f58d0, L_00000204c40f58d0, L_00000204c40f58d0;
LS_00000204c40f3e90_0_16 .concat [ 1 1 1 1], L_00000204c40f58d0, L_00000204c40f58d0, L_00000204c40f58d0, L_00000204c40f58d0;
LS_00000204c40f3e90_0_20 .concat [ 1 1 1 1], L_00000204c40f58d0, L_00000204c40f58d0, L_00000204c40f58d0, L_00000204c40f58d0;
LS_00000204c40f3e90_0_24 .concat [ 1 1 1 1], L_00000204c40f58d0, L_00000204c40f58d0, L_00000204c40f58d0, L_00000204c40f58d0;
LS_00000204c40f3e90_0_28 .concat [ 1 1 1 1], L_00000204c40f58d0, L_00000204c40f58d0, L_00000204c40f58d0, L_00000204c40f58d0;
LS_00000204c40f3e90_1_0 .concat [ 4 4 4 4], LS_00000204c40f3e90_0_0, LS_00000204c40f3e90_0_4, LS_00000204c40f3e90_0_8, LS_00000204c40f3e90_0_12;
LS_00000204c40f3e90_1_4 .concat [ 4 4 4 4], LS_00000204c40f3e90_0_16, LS_00000204c40f3e90_0_20, LS_00000204c40f3e90_0_24, LS_00000204c40f3e90_0_28;
L_00000204c40f3e90 .concat [ 16 16 0 0], LS_00000204c40f3e90_1_0, LS_00000204c40f3e90_1_4;
L_00000204c40f3850 .part L_00000204c40eddb0, 2, 1;
L_00000204c40f38f0 .part L_00000204c40eddb0, 1, 1;
L_00000204c40ec910 .part L_00000204c40eddb0, 0, 1;
LS_00000204c40ec730_0_0 .concat [ 1 1 1 1], L_00000204c40f4b40, L_00000204c40f4b40, L_00000204c40f4b40, L_00000204c40f4b40;
LS_00000204c40ec730_0_4 .concat [ 1 1 1 1], L_00000204c40f4b40, L_00000204c40f4b40, L_00000204c40f4b40, L_00000204c40f4b40;
LS_00000204c40ec730_0_8 .concat [ 1 1 1 1], L_00000204c40f4b40, L_00000204c40f4b40, L_00000204c40f4b40, L_00000204c40f4b40;
LS_00000204c40ec730_0_12 .concat [ 1 1 1 1], L_00000204c40f4b40, L_00000204c40f4b40, L_00000204c40f4b40, L_00000204c40f4b40;
LS_00000204c40ec730_0_16 .concat [ 1 1 1 1], L_00000204c40f4b40, L_00000204c40f4b40, L_00000204c40f4b40, L_00000204c40f4b40;
LS_00000204c40ec730_0_20 .concat [ 1 1 1 1], L_00000204c40f4b40, L_00000204c40f4b40, L_00000204c40f4b40, L_00000204c40f4b40;
LS_00000204c40ec730_0_24 .concat [ 1 1 1 1], L_00000204c40f4b40, L_00000204c40f4b40, L_00000204c40f4b40, L_00000204c40f4b40;
LS_00000204c40ec730_0_28 .concat [ 1 1 1 1], L_00000204c40f4b40, L_00000204c40f4b40, L_00000204c40f4b40, L_00000204c40f4b40;
LS_00000204c40ec730_1_0 .concat [ 4 4 4 4], LS_00000204c40ec730_0_0, LS_00000204c40ec730_0_4, LS_00000204c40ec730_0_8, LS_00000204c40ec730_0_12;
LS_00000204c40ec730_1_4 .concat [ 4 4 4 4], LS_00000204c40ec730_0_16, LS_00000204c40ec730_0_20, LS_00000204c40ec730_0_24, LS_00000204c40ec730_0_28;
L_00000204c40ec730 .concat [ 16 16 0 0], LS_00000204c40ec730_1_0, LS_00000204c40ec730_1_4;
L_00000204c40ec7d0 .part L_00000204c40eddb0, 2, 1;
L_00000204c40ee3f0 .part L_00000204c40eddb0, 1, 1;
L_00000204c40edb30 .part L_00000204c40eddb0, 0, 1;
LS_00000204c40ee0d0_0_0 .concat [ 1 1 1 1], L_00000204c40f48a0, L_00000204c40f48a0, L_00000204c40f48a0, L_00000204c40f48a0;
LS_00000204c40ee0d0_0_4 .concat [ 1 1 1 1], L_00000204c40f48a0, L_00000204c40f48a0, L_00000204c40f48a0, L_00000204c40f48a0;
LS_00000204c40ee0d0_0_8 .concat [ 1 1 1 1], L_00000204c40f48a0, L_00000204c40f48a0, L_00000204c40f48a0, L_00000204c40f48a0;
LS_00000204c40ee0d0_0_12 .concat [ 1 1 1 1], L_00000204c40f48a0, L_00000204c40f48a0, L_00000204c40f48a0, L_00000204c40f48a0;
LS_00000204c40ee0d0_0_16 .concat [ 1 1 1 1], L_00000204c40f48a0, L_00000204c40f48a0, L_00000204c40f48a0, L_00000204c40f48a0;
LS_00000204c40ee0d0_0_20 .concat [ 1 1 1 1], L_00000204c40f48a0, L_00000204c40f48a0, L_00000204c40f48a0, L_00000204c40f48a0;
LS_00000204c40ee0d0_0_24 .concat [ 1 1 1 1], L_00000204c40f48a0, L_00000204c40f48a0, L_00000204c40f48a0, L_00000204c40f48a0;
LS_00000204c40ee0d0_0_28 .concat [ 1 1 1 1], L_00000204c40f48a0, L_00000204c40f48a0, L_00000204c40f48a0, L_00000204c40f48a0;
LS_00000204c40ee0d0_1_0 .concat [ 4 4 4 4], LS_00000204c40ee0d0_0_0, LS_00000204c40ee0d0_0_4, LS_00000204c40ee0d0_0_8, LS_00000204c40ee0d0_0_12;
LS_00000204c40ee0d0_1_4 .concat [ 4 4 4 4], LS_00000204c40ee0d0_0_16, LS_00000204c40ee0d0_0_20, LS_00000204c40ee0d0_0_24, LS_00000204c40ee0d0_0_28;
L_00000204c40ee0d0 .concat [ 16 16 0 0], LS_00000204c40ee0d0_1_0, LS_00000204c40ee0d0_1_4;
L_00000204c40ed590 .part L_00000204c40eddb0, 2, 1;
L_00000204c40ede50 .part L_00000204c40eddb0, 1, 1;
L_00000204c40ec870 .part L_00000204c40eddb0, 0, 1;
LS_00000204c40ecc30_0_0 .concat [ 1 1 1 1], L_00000204c40f4910, L_00000204c40f4910, L_00000204c40f4910, L_00000204c40f4910;
LS_00000204c40ecc30_0_4 .concat [ 1 1 1 1], L_00000204c40f4910, L_00000204c40f4910, L_00000204c40f4910, L_00000204c40f4910;
LS_00000204c40ecc30_0_8 .concat [ 1 1 1 1], L_00000204c40f4910, L_00000204c40f4910, L_00000204c40f4910, L_00000204c40f4910;
LS_00000204c40ecc30_0_12 .concat [ 1 1 1 1], L_00000204c40f4910, L_00000204c40f4910, L_00000204c40f4910, L_00000204c40f4910;
LS_00000204c40ecc30_0_16 .concat [ 1 1 1 1], L_00000204c40f4910, L_00000204c40f4910, L_00000204c40f4910, L_00000204c40f4910;
LS_00000204c40ecc30_0_20 .concat [ 1 1 1 1], L_00000204c40f4910, L_00000204c40f4910, L_00000204c40f4910, L_00000204c40f4910;
LS_00000204c40ecc30_0_24 .concat [ 1 1 1 1], L_00000204c40f4910, L_00000204c40f4910, L_00000204c40f4910, L_00000204c40f4910;
LS_00000204c40ecc30_0_28 .concat [ 1 1 1 1], L_00000204c40f4910, L_00000204c40f4910, L_00000204c40f4910, L_00000204c40f4910;
LS_00000204c40ecc30_1_0 .concat [ 4 4 4 4], LS_00000204c40ecc30_0_0, LS_00000204c40ecc30_0_4, LS_00000204c40ecc30_0_8, LS_00000204c40ecc30_0_12;
LS_00000204c40ecc30_1_4 .concat [ 4 4 4 4], LS_00000204c40ecc30_0_16, LS_00000204c40ecc30_0_20, LS_00000204c40ecc30_0_24, LS_00000204c40ecc30_0_28;
L_00000204c40ecc30 .concat [ 16 16 0 0], LS_00000204c40ecc30_1_0, LS_00000204c40ecc30_1_4;
S_00000204c40c04e0 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_00000204c3e89f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v00000204c40de3c0_0 .net "Write_Data", 31 0, v00000204c40b2160_0;  alias, 1 drivers
v00000204c40dd600_0 .net "addr", 31 0, v00000204c40b36a0_0;  alias, 1 drivers
v00000204c40dd380_0 .net "clk", 0 0, L_00000204c4031340;  alias, 1 drivers
v00000204c40de780_0 .net "mem_out", 31 0, v00000204c40dd560_0;  alias, 1 drivers
v00000204c40ddec0_0 .net "mem_read", 0 0, v00000204c40b1b20_0;  alias, 1 drivers
v00000204c40de820_0 .net "mem_write", 0 0, v00000204c40b1080_0;  alias, 1 drivers
S_00000204c40bef00 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_00000204c40c04e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v00000204c40dcb60 .array "DataMem", 1023 0, 31 0;
v00000204c40dc340_0 .net "Data_In", 31 0, v00000204c40b2160_0;  alias, 1 drivers
v00000204c40dd560_0 .var "Data_Out", 31 0;
v00000204c40dc520_0 .net "Write_en", 0 0, v00000204c40b1080_0;  alias, 1 drivers
v00000204c40de640_0 .net "addr", 31 0, v00000204c40b36a0_0;  alias, 1 drivers
v00000204c40dda60_0 .net "clk", 0 0, L_00000204c4031340;  alias, 1 drivers
v00000204c40ddba0_0 .var/i "i", 31 0;
S_00000204c40bf3b0 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_00000204c3e89f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_00000204c40eba70 .param/l "add" 0 9 6, C4<000000100000>;
P_00000204c40ebaa8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000204c40ebae0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000204c40ebb18 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000204c40ebb50 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000204c40ebb88 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000204c40ebbc0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000204c40ebbf8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000204c40ebc30 .param/l "j" 0 9 19, C4<000010000000>;
P_00000204c40ebc68 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000204c40ebca0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000204c40ebcd8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000204c40ebd10 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000204c40ebd48 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000204c40ebd80 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000204c40ebdb8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000204c40ebdf0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000204c40ebe28 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000204c40ebe60 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000204c40ebe98 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000204c40ebed0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000204c40ebf08 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000204c40ebf40 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000204c40ebf78 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000204c40ebfb0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000204c40dd420_0 .net "MEM_ALU_OUT", 31 0, v00000204c40b36a0_0;  alias, 1 drivers
v00000204c40dc480_0 .net "MEM_Data_mem_out", 31 0, v00000204c40dd560_0;  alias, 1 drivers
v00000204c40de960_0 .net "MEM_memread", 0 0, v00000204c40b1b20_0;  alias, 1 drivers
v00000204c40dc8e0_0 .net "MEM_opcode", 11 0, v00000204c40b3740_0;  alias, 1 drivers
v00000204c40de0a0_0 .net "MEM_rd_ind", 4 0, v00000204c40b2ac0_0;  alias, 1 drivers
v00000204c40de280_0 .net "MEM_rd_indzero", 0 0, v00000204c40b31a0_0;  alias, 1 drivers
v00000204c40de460_0 .net "MEM_regwrite", 0 0, v00000204c40b2ca0_0;  alias, 1 drivers
v00000204c40dc980_0 .var "WB_ALU_OUT", 31 0;
v00000204c40dd100_0 .var "WB_Data_mem_out", 31 0;
v00000204c40de500_0 .var "WB_memread", 0 0;
v00000204c40dc2a0_0 .var "WB_rd_ind", 4 0;
v00000204c40dc3e0_0 .var "WB_rd_indzero", 0 0;
v00000204c40dca20_0 .var "WB_regwrite", 0 0;
v00000204c40dcac0_0 .net "clk", 0 0, L_00000204c415bc40;  1 drivers
v00000204c40dcc00_0 .var "hlt", 0 0;
v00000204c40dcca0_0 .net "rst", 0 0, v00000204c40f1910_0;  alias, 1 drivers
E_00000204c403a2d0 .event posedge, v00000204c40b22a0_0, v00000204c40dcac0_0;
S_00000204c40bf540 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_00000204c3e89f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_00000204c415be70 .functor AND 32, v00000204c40dd100_0, L_00000204c4162220, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000204c415bcb0 .functor NOT 1, v00000204c40de500_0, C4<0>, C4<0>, C4<0>;
L_00000204c415bd90 .functor AND 32, v00000204c40dc980_0, L_00000204c4163bc0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000204c415bbd0 .functor OR 32, L_00000204c415be70, L_00000204c415bd90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000204c40dcd40_0 .net "Write_Data_RegFile", 31 0, L_00000204c415bbd0;  alias, 1 drivers
v00000204c40dcde0_0 .net *"_ivl_0", 31 0, L_00000204c4162220;  1 drivers
v00000204c40dcfc0_0 .net *"_ivl_2", 31 0, L_00000204c415be70;  1 drivers
v00000204c40dd060_0 .net *"_ivl_4", 0 0, L_00000204c415bcb0;  1 drivers
v00000204c40dd240_0 .net *"_ivl_6", 31 0, L_00000204c4163bc0;  1 drivers
v00000204c40df7c0_0 .net *"_ivl_8", 31 0, L_00000204c415bd90;  1 drivers
v00000204c40df360_0 .net "alu_out", 31 0, v00000204c40dc980_0;  alias, 1 drivers
v00000204c40dfe00_0 .net "mem_out", 31 0, v00000204c40dd100_0;  alias, 1 drivers
v00000204c40e08a0_0 .net "mem_read", 0 0, v00000204c40de500_0;  alias, 1 drivers
LS_00000204c4162220_0_0 .concat [ 1 1 1 1], v00000204c40de500_0, v00000204c40de500_0, v00000204c40de500_0, v00000204c40de500_0;
LS_00000204c4162220_0_4 .concat [ 1 1 1 1], v00000204c40de500_0, v00000204c40de500_0, v00000204c40de500_0, v00000204c40de500_0;
LS_00000204c4162220_0_8 .concat [ 1 1 1 1], v00000204c40de500_0, v00000204c40de500_0, v00000204c40de500_0, v00000204c40de500_0;
LS_00000204c4162220_0_12 .concat [ 1 1 1 1], v00000204c40de500_0, v00000204c40de500_0, v00000204c40de500_0, v00000204c40de500_0;
LS_00000204c4162220_0_16 .concat [ 1 1 1 1], v00000204c40de500_0, v00000204c40de500_0, v00000204c40de500_0, v00000204c40de500_0;
LS_00000204c4162220_0_20 .concat [ 1 1 1 1], v00000204c40de500_0, v00000204c40de500_0, v00000204c40de500_0, v00000204c40de500_0;
LS_00000204c4162220_0_24 .concat [ 1 1 1 1], v00000204c40de500_0, v00000204c40de500_0, v00000204c40de500_0, v00000204c40de500_0;
LS_00000204c4162220_0_28 .concat [ 1 1 1 1], v00000204c40de500_0, v00000204c40de500_0, v00000204c40de500_0, v00000204c40de500_0;
LS_00000204c4162220_1_0 .concat [ 4 4 4 4], LS_00000204c4162220_0_0, LS_00000204c4162220_0_4, LS_00000204c4162220_0_8, LS_00000204c4162220_0_12;
LS_00000204c4162220_1_4 .concat [ 4 4 4 4], LS_00000204c4162220_0_16, LS_00000204c4162220_0_20, LS_00000204c4162220_0_24, LS_00000204c4162220_0_28;
L_00000204c4162220 .concat [ 16 16 0 0], LS_00000204c4162220_1_0, LS_00000204c4162220_1_4;
LS_00000204c4163bc0_0_0 .concat [ 1 1 1 1], L_00000204c415bcb0, L_00000204c415bcb0, L_00000204c415bcb0, L_00000204c415bcb0;
LS_00000204c4163bc0_0_4 .concat [ 1 1 1 1], L_00000204c415bcb0, L_00000204c415bcb0, L_00000204c415bcb0, L_00000204c415bcb0;
LS_00000204c4163bc0_0_8 .concat [ 1 1 1 1], L_00000204c415bcb0, L_00000204c415bcb0, L_00000204c415bcb0, L_00000204c415bcb0;
LS_00000204c4163bc0_0_12 .concat [ 1 1 1 1], L_00000204c415bcb0, L_00000204c415bcb0, L_00000204c415bcb0, L_00000204c415bcb0;
LS_00000204c4163bc0_0_16 .concat [ 1 1 1 1], L_00000204c415bcb0, L_00000204c415bcb0, L_00000204c415bcb0, L_00000204c415bcb0;
LS_00000204c4163bc0_0_20 .concat [ 1 1 1 1], L_00000204c415bcb0, L_00000204c415bcb0, L_00000204c415bcb0, L_00000204c415bcb0;
LS_00000204c4163bc0_0_24 .concat [ 1 1 1 1], L_00000204c415bcb0, L_00000204c415bcb0, L_00000204c415bcb0, L_00000204c415bcb0;
LS_00000204c4163bc0_0_28 .concat [ 1 1 1 1], L_00000204c415bcb0, L_00000204c415bcb0, L_00000204c415bcb0, L_00000204c415bcb0;
LS_00000204c4163bc0_1_0 .concat [ 4 4 4 4], LS_00000204c4163bc0_0_0, LS_00000204c4163bc0_0_4, LS_00000204c4163bc0_0_8, LS_00000204c4163bc0_0_12;
LS_00000204c4163bc0_1_4 .concat [ 4 4 4 4], LS_00000204c4163bc0_0_16, LS_00000204c4163bc0_0_20, LS_00000204c4163bc0_0_24, LS_00000204c4163bc0_0_28;
L_00000204c4163bc0 .concat [ 16 16 0 0], LS_00000204c4163bc0_1_0, LS_00000204c4163bc0_1_4;
    .scope S_00000204c40bf9f0;
T_0 ;
    %wait E_00000204c403a390;
    %load/vec4 v00000204c40dad60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000204c40db580_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000204c40db300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000204c40dbbc0_0;
    %assign/vec4 v00000204c40db580_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000204c40c0030;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000204c40db120_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000204c40db120_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000204c40db120_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204c40d9e60, 0, 4;
    %load/vec4 v00000204c40db120_0;
    %addi 1, 0, 32;
    %store/vec4 v00000204c40db120_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204c40d9e60, 0, 4;
    %pushi/vec4 536936450, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204c40d9e60, 0, 4;
    %pushi/vec4 538378239, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204c40d9e60, 0, 4;
    %pushi/vec4 3471394, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204c40d9e60, 0, 4;
    %pushi/vec4 65075242, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204c40d9e60, 0, 4;
    %pushi/vec4 333447185, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204c40d9e60, 0, 4;
    %pushi/vec4 2351431680, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204c40d9e60, 0, 4;
    %pushi/vec4 539164671, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204c40d9e60, 0, 4;
    %pushi/vec4 5642283, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204c40d9e60, 0, 4;
    %pushi/vec4 274726921, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204c40d9e60, 0, 4;
    %pushi/vec4 2353332224, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204c40d9e60, 0, 4;
    %pushi/vec4 11018283, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204c40d9e60, 0, 4;
    %pushi/vec4 6567972, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204c40d9e60, 0, 4;
    %pushi/vec4 283115525, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204c40d9e60, 0, 4;
    %pushi/vec4 541458433, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204c40d9e60, 0, 4;
    %pushi/vec4 2898591744, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204c40d9e60, 0, 4;
    %pushi/vec4 541261823, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204c40d9e60, 0, 4;
    %pushi/vec4 134217736, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204c40d9e60, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204c40d9e60, 0, 4;
    %pushi/vec4 2890399744, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204c40d9e60, 0, 4;
    %pushi/vec4 539033601, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204c40d9e60, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204c40d9e60, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204c40d9e60, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204c40d9e60, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204c40d9e60, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204c40d9e60, 0, 4;
    %end;
    .thread T_1;
    .scope S_00000204c40bf220;
T_2 ;
    %wait E_00000204c403a810;
    %load/vec4 v00000204c40db080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000204c40c5710_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000204c40c55d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000204c40d9f00_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000204c40da400_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000204c40db620_0, 0;
    %assign/vec4 v00000204c40da040_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000204c40db6c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v00000204c40d9c80_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000204c40c5710_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000204c40c55d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000204c40d9f00_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000204c40da400_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000204c40db620_0, 0;
    %assign/vec4 v00000204c40da040_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000204c40db6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v00000204c40dafe0_0;
    %assign/vec4 v00000204c40c55d0_0, 0;
    %load/vec4 v00000204c40db8a0_0;
    %assign/vec4 v00000204c40c5710_0, 0;
    %load/vec4 v00000204c40dafe0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000204c40da400_0, 0;
    %load/vec4 v00000204c40dafe0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000204c40da040_0, 4, 5;
    %load/vec4 v00000204c40dafe0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v00000204c40dafe0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000204c40da040_0, 4, 5;
    %load/vec4 v00000204c40dafe0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000204c40dafe0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000204c40dafe0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000204c40dafe0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v00000204c40dafe0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v00000204c40dafe0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v00000204c40db620_0, 0;
    %load/vec4 v00000204c40dafe0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v00000204c40dafe0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v00000204c40d9f00_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v00000204c40dafe0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v00000204c40d9f00_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v00000204c40dafe0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000204c40d9f00_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000204c40bed70;
T_3 ;
    %wait E_00000204c403a390;
    %load/vec4 v00000204c40cd050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000204c40ccc90_0, 0, 32;
T_3.2 ;
    %load/vec4 v00000204c40ccc90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000204c40ccc90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204c40ccdd0, 0, 4;
    %load/vec4 v00000204c40ccc90_0;
    %addi 1, 0, 32;
    %store/vec4 v00000204c40ccc90_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000204c40cd190_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v00000204c40ccfb0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v00000204c40ccbf0_0;
    %load/vec4 v00000204c40cd190_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204c40ccdd0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204c40ccdd0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000204c40bed70;
T_4 ;
    %wait E_00000204c403a7d0;
    %load/vec4 v00000204c40cd190_0;
    %load/vec4 v00000204c40cd0f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v00000204c40cd190_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v00000204c40ccfb0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000204c40ccbf0_0;
    %assign/vec4 v00000204c40cd2d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000204c40cd0f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000204c40ccdd0, 4;
    %assign/vec4 v00000204c40cd2d0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000204c40bed70;
T_5 ;
    %wait E_00000204c403a7d0;
    %load/vec4 v00000204c40cd190_0;
    %load/vec4 v00000204c40ccd30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v00000204c40cd190_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v00000204c40ccfb0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000204c40ccbf0_0;
    %assign/vec4 v00000204c40ccf10_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000204c40ccd30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000204c40ccdd0, 4;
    %assign/vec4 v00000204c40ccf10_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000204c40bed70;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_00000204c40bfea0;
    %jmp t_0;
    .scope S_00000204c40bfea0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000204c40cce70_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000204c40cce70_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v00000204c40cce70_0;
    %ix/getv/s 4, v00000204c40cce70_0;
    %load/vec4a v00000204c40ccdd0, 4;
    %ix/getv/s 4, v00000204c40cce70_0;
    %load/vec4a v00000204c40ccdd0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000204c40cce70_0;
    %addi 1, 0, 32;
    %store/vec4 v00000204c40cce70_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_00000204c40bed70;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_00000204c40c01c0;
T_7 ;
    %wait E_00000204c4039bd0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000204c40caf30_0, 0, 32;
    %load/vec4 v00000204c40cb1b0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000204c40cb1b0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000204c40cb070_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000204c40caf30_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000204c40cb1b0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000204c40cb1b0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000204c40cb1b0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000204c40cb070_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000204c40caf30_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v00000204c40cb070_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v00000204c40cb070_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000204c40caf30_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000204c40bf6d0;
T_8 ;
    %wait E_00000204c403a390;
    %load/vec4 v00000204c40c8d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000204c40c9630_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000204c40c9310_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000204c40c9310_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v00000204c40c9630_0;
    %load/vec4 v00000204c40c8e10_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000204c40c9630_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000204c40c9630_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000204c40c9630_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000204c40c9630_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000204c40c9630_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000204c40c9630_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000204c40bf6d0;
T_9 ;
    %wait E_00000204c403a390;
    %load/vec4 v00000204c40c8d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000204c40c8af0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000204c40c8370_0;
    %assign/vec4 v00000204c40c8af0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000204c40bea50;
T_10 ;
    %wait E_00000204c403a110;
    %load/vec4 v00000204c40ca850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000204c40cb110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000204c40ca530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000204c40cc0b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000204c40c8870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000204c40c93b0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000204c40c8190_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v00000204c40c87d0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v00000204c40c96d0_0;
    %load/vec4 v00000204c40c9270_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v00000204c40c9810_0;
    %load/vec4 v00000204c40c9270_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v00000204c40c9a90_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v00000204c40c80f0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v00000204c40c96d0_0;
    %load/vec4 v00000204c40c8050_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v00000204c40c9810_0;
    %load/vec4 v00000204c40c8050_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000204c40cb110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000204c40ca530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000204c40cc0b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000204c40c8870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000204c40c93b0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v00000204c40c9590_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000204c40cb110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000204c40ca530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000204c40cc0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000204c40c8870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000204c40c93b0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000204c40cb110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000204c40ca530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000204c40cc0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000204c40c8870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000204c40c93b0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000204c40bf860;
T_11 ;
    %wait E_00000204c403a690;
    %load/vec4 v00000204c40c0e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000204c40c1100_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000204c40c1060_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000204c40c1880_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000204c40c0d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000204c40c2be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000204c40c0b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000204c40c2140_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000204c40c1f60_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000204c40c1c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000204c40c1ec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000204c40c3040_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000204c40c2280_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000204c40c2000_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000204c40c2c80_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000204c40c2fa0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000204c40c1740_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000204c40c0ca0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000204c40c16a0_0, 0;
    %assign/vec4 v00000204c40c25a0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000204c40c1ce0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v00000204c40c2d20_0;
    %assign/vec4 v00000204c40c25a0_0, 0;
    %load/vec4 v00000204c40c11a0_0;
    %assign/vec4 v00000204c40c16a0_0, 0;
    %load/vec4 v00000204c40c2460_0;
    %assign/vec4 v00000204c40c0ca0_0, 0;
    %load/vec4 v00000204c40c2320_0;
    %assign/vec4 v00000204c40c1740_0, 0;
    %load/vec4 v00000204c40c1b00_0;
    %assign/vec4 v00000204c40c2fa0_0, 0;
    %load/vec4 v00000204c40c1920_0;
    %assign/vec4 v00000204c40c2c80_0, 0;
    %load/vec4 v00000204c40c23c0_0;
    %assign/vec4 v00000204c40c2000_0, 0;
    %load/vec4 v00000204c40c08e0_0;
    %assign/vec4 v00000204c40c2280_0, 0;
    %load/vec4 v00000204c40c1a60_0;
    %assign/vec4 v00000204c40c3040_0, 0;
    %load/vec4 v00000204c40c0c00_0;
    %assign/vec4 v00000204c40c1ec0_0, 0;
    %load/vec4 v00000204c40c1d80_0;
    %assign/vec4 v00000204c40c1c40_0, 0;
    %load/vec4 v00000204c40c20a0_0;
    %assign/vec4 v00000204c40c1f60_0, 0;
    %load/vec4 v00000204c40c1ba0_0;
    %assign/vec4 v00000204c40c2140_0, 0;
    %load/vec4 v00000204c40c0de0_0;
    %assign/vec4 v00000204c40c0b60_0, 0;
    %load/vec4 v00000204c40c21e0_0;
    %assign/vec4 v00000204c40c2be0_0, 0;
    %load/vec4 v00000204c40c19c0_0;
    %assign/vec4 v00000204c40c0d40_0, 0;
    %load/vec4 v00000204c40c0980_0;
    %assign/vec4 v00000204c40c1880_0, 0;
    %load/vec4 v00000204c40c1420_0;
    %assign/vec4 v00000204c40c1060_0, 0;
    %load/vec4 v00000204c40c2dc0_0;
    %assign/vec4 v00000204c40c1100_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000204c40c1100_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000204c40c1060_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000204c40c1880_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000204c40c0d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000204c40c2be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000204c40c0b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000204c40c2140_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000204c40c1f60_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000204c40c1c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000204c40c1ec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000204c40c3040_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000204c40c2280_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000204c40c2000_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000204c40c2c80_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000204c40c2fa0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000204c40c1740_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000204c40c0ca0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000204c40c16a0_0, 0;
    %assign/vec4 v00000204c40c25a0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000204c40bf090;
T_12 ;
    %wait E_00000204c403a6d0;
    %load/vec4 v00000204c40c8230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000204c40c4300_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000204c40c4120_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000204c40c3860_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000204c40c3a40_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000204c40c3e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000204c40c39a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000204c40c37c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000204c40c41c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000204c40c44e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000204c40c4440_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000204c40c3ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000204c40c4760_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000204c40c3220_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000204c40c34a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000204c40c3900_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000204c40c3f40_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000204c40c3180_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000204c40c30e0_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000204c40c3400_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000204c40c3d60_0, 0;
    %assign/vec4 v00000204c40c4580_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000204c40c7dd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v00000204c40c1240_0;
    %assign/vec4 v00000204c40c4580_0, 0;
    %load/vec4 v00000204c40c2500_0;
    %assign/vec4 v00000204c40c3d60_0, 0;
    %load/vec4 v00000204c40c3b80_0;
    %assign/vec4 v00000204c40c3400_0, 0;
    %load/vec4 v00000204c40c3720_0;
    %assign/vec4 v00000204c40c30e0_0, 0;
    %load/vec4 v00000204c40c3c20_0;
    %assign/vec4 v00000204c40c3180_0, 0;
    %load/vec4 v00000204c40c4260_0;
    %assign/vec4 v00000204c40c3f40_0, 0;
    %load/vec4 v00000204c40c2780_0;
    %assign/vec4 v00000204c40c3900_0, 0;
    %load/vec4 v00000204c40c4080_0;
    %assign/vec4 v00000204c40c34a0_0, 0;
    %load/vec4 v00000204c40c3360_0;
    %assign/vec4 v00000204c40c3220_0, 0;
    %load/vec4 v00000204c40c32c0_0;
    %assign/vec4 v00000204c40c4760_0, 0;
    %load/vec4 v00000204c40c3ae0_0;
    %assign/vec4 v00000204c40c3ea0_0, 0;
    %load/vec4 v00000204c40c3fe0_0;
    %assign/vec4 v00000204c40c4440_0, 0;
    %load/vec4 v00000204c40c43a0_0;
    %assign/vec4 v00000204c40c44e0_0, 0;
    %load/vec4 v00000204c40c35e0_0;
    %assign/vec4 v00000204c40c41c0_0, 0;
    %load/vec4 v00000204c40c3540_0;
    %assign/vec4 v00000204c40c37c0_0, 0;
    %load/vec4 v00000204c40c46c0_0;
    %assign/vec4 v00000204c40c39a0_0, 0;
    %load/vec4 v00000204c40c3680_0;
    %assign/vec4 v00000204c40c3e00_0, 0;
    %load/vec4 v00000204c40c3cc0_0;
    %assign/vec4 v00000204c40c3a40_0, 0;
    %load/vec4 v00000204c40c1560_0;
    %assign/vec4 v00000204c40c3860_0, 0;
    %load/vec4 v00000204c40c1380_0;
    %assign/vec4 v00000204c40c4120_0, 0;
    %load/vec4 v00000204c40c4620_0;
    %assign/vec4 v00000204c40c4300_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000204c40c4300_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000204c40c4120_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000204c40c3860_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000204c40c3a40_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000204c40c3e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000204c40c39a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000204c40c37c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000204c40c41c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000204c40c44e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000204c40c4440_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000204c40c3ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000204c40c4760_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000204c40c3220_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000204c40c34a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000204c40c3900_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000204c40c3f40_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000204c40c3180_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000204c40c30e0_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000204c40c3400_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000204c40c3d60_0, 0;
    %assign/vec4 v00000204c40c4580_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000204c3ebca50;
T_13 ;
    %wait E_00000204c4038c50;
    %load/vec4 v00000204c40b5c70_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000204c40b5bd0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000204c40b5bd0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000204c40b5bd0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000204c40b5bd0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000204c40b5bd0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000204c40b5bd0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000204c40b5bd0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000204c40b5bd0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000204c40b5bd0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000204c40b5bd0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000204c40b5bd0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000204c40b5bd0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000204c40b5bd0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000204c40b5bd0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000204c40b5bd0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000204c40b5bd0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000204c40b5bd0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000204c40b5bd0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000204c40b5bd0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000204c40b5bd0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000204c40b5bd0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000204c40b5bd0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000204c3ebc8c0;
T_14 ;
    %wait E_00000204c4039190;
    %load/vec4 v00000204c40b51d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v00000204c40b6d50_0;
    %pad/u 33;
    %load/vec4 v00000204c40b5630_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v00000204c40b5b30_0, 0;
    %assign/vec4 v00000204c40b56d0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v00000204c40b6d50_0;
    %pad/u 33;
    %load/vec4 v00000204c40b5630_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v00000204c40b5b30_0, 0;
    %assign/vec4 v00000204c40b56d0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v00000204c40b6d50_0;
    %pad/u 33;
    %load/vec4 v00000204c40b5630_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v00000204c40b5b30_0, 0;
    %assign/vec4 v00000204c40b56d0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v00000204c40b6d50_0;
    %pad/u 33;
    %load/vec4 v00000204c40b5630_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v00000204c40b5b30_0, 0;
    %assign/vec4 v00000204c40b56d0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v00000204c40b6d50_0;
    %pad/u 33;
    %load/vec4 v00000204c40b5630_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v00000204c40b5b30_0, 0;
    %assign/vec4 v00000204c40b56d0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v00000204c40b6d50_0;
    %pad/u 33;
    %load/vec4 v00000204c40b5630_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v00000204c40b5b30_0, 0;
    %assign/vec4 v00000204c40b56d0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v00000204c40b5630_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v00000204c40b56d0_0;
    %load/vec4 v00000204c40b5630_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000204c40b6d50_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v00000204c40b5630_0;
    %sub;
    %part/u 1;
    %load/vec4 v00000204c40b5630_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v00000204c40b56d0_0, 0;
    %load/vec4 v00000204c40b6d50_0;
    %ix/getv 4, v00000204c40b5630_0;
    %shiftl 4;
    %assign/vec4 v00000204c40b5b30_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v00000204c40b5630_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v00000204c40b56d0_0;
    %load/vec4 v00000204c40b5630_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000204c40b6d50_0;
    %load/vec4 v00000204c40b5630_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v00000204c40b5630_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v00000204c40b56d0_0, 0;
    %load/vec4 v00000204c40b6d50_0;
    %ix/getv 4, v00000204c40b5630_0;
    %shiftr 4;
    %assign/vec4 v00000204c40b5b30_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000204c40b56d0_0, 0;
    %load/vec4 v00000204c40b6d50_0;
    %load/vec4 v00000204c40b5630_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v00000204c40b5b30_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000204c40b56d0_0, 0;
    %load/vec4 v00000204c40b5630_0;
    %load/vec4 v00000204c40b6d50_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v00000204c40b5b30_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000204c3e069c0;
T_15 ;
    %wait E_00000204c4039590;
    %load/vec4 v00000204c40b22a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v00000204c40b31a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000204c40b2ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000204c40b1080_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000204c40b1b20_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000204c40b3740_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000204c40b2ac0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000204c40b2160_0, 0;
    %assign/vec4 v00000204c40b36a0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000204c3fd3720_0;
    %assign/vec4 v00000204c40b36a0_0, 0;
    %load/vec4 v00000204c40b2840_0;
    %assign/vec4 v00000204c40b2160_0, 0;
    %load/vec4 v00000204c40b1440_0;
    %assign/vec4 v00000204c40b2ac0_0, 0;
    %load/vec4 v00000204c3fc0290_0;
    %assign/vec4 v00000204c40b3740_0, 0;
    %load/vec4 v00000204c3fd37c0_0;
    %assign/vec4 v00000204c40b1b20_0, 0;
    %load/vec4 v00000204c3fc0150_0;
    %assign/vec4 v00000204c40b1080_0, 0;
    %load/vec4 v00000204c40b3420_0;
    %assign/vec4 v00000204c40b2ca0_0, 0;
    %load/vec4 v00000204c40b2200_0;
    %assign/vec4 v00000204c40b31a0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000204c40bef00;
T_16 ;
    %wait E_00000204c403a7d0;
    %load/vec4 v00000204c40dc520_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v00000204c40dc340_0;
    %load/vec4 v00000204c40de640_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204c40dcb60, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000204c40bef00;
T_17 ;
    %wait E_00000204c403a7d0;
    %load/vec4 v00000204c40de640_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000204c40dcb60, 4;
    %assign/vec4 v00000204c40dd560_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_00000204c40bef00;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000204c40ddba0_0, 0, 32;
T_18.0 ;
    %load/vec4 v00000204c40ddba0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000204c40ddba0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204c40dcb60, 0, 4;
    %load/vec4 v00000204c40ddba0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000204c40ddba0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204c40dcb60, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204c40dcb60, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204c40dcb60, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204c40dcb60, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204c40dcb60, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204c40dcb60, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204c40dcb60, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204c40dcb60, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204c40dcb60, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204c40dcb60, 0, 4;
    %end;
    .thread T_18;
    .scope S_00000204c40bef00;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000204c40ddba0_0, 0, 32;
T_19.0 ;
    %load/vec4 v00000204c40ddba0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v00000204c40ddba0_0;
    %load/vec4a v00000204c40dcb60, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v00000204c40ddba0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000204c40ddba0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000204c40ddba0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_00000204c40bf3b0;
T_20 ;
    %wait E_00000204c403a2d0;
    %load/vec4 v00000204c40dcca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v00000204c40dc3e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000204c40dcc00_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000204c40dca20_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000204c40de500_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000204c40dc2a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000204c40dd100_0, 0;
    %assign/vec4 v00000204c40dc980_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v00000204c40dd420_0;
    %assign/vec4 v00000204c40dc980_0, 0;
    %load/vec4 v00000204c40dc480_0;
    %assign/vec4 v00000204c40dd100_0, 0;
    %load/vec4 v00000204c40de960_0;
    %assign/vec4 v00000204c40de500_0, 0;
    %load/vec4 v00000204c40de0a0_0;
    %assign/vec4 v00000204c40dc2a0_0, 0;
    %load/vec4 v00000204c40de460_0;
    %assign/vec4 v00000204c40dca20_0, 0;
    %load/vec4 v00000204c40de280_0;
    %assign/vec4 v00000204c40dc3e0_0, 0;
    %load/vec4 v00000204c40dc8e0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v00000204c40dcc00_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00000204c3e89f80;
T_21 ;
    %wait E_00000204c4038ad0;
    %load/vec4 v00000204c40f2770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000204c40f30d0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000204c40f30d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000204c40f30d0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00000204c405bb00;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204c40f1870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204c40f1910_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_00000204c405bb00;
T_23 ;
    %delay 1, 0;
    %load/vec4 v00000204c40f1870_0;
    %inv;
    %assign/vec4 v00000204c40f1870_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_00000204c405bb00;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./InsertionSort(SiliCore_version)/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000204c40f1910_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204c40f1910_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v00000204c40f1eb0_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
