// Seed: 1409109714
module module_0;
  tri id_1;
  assign id_1 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout logic [7:0] id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output logic [7:0] id_1;
  module_0 modCall_1 ();
  always @(id_5[1] or -1'h0) begin : LABEL_0
    if (-1 < 1) id_1[-1'b0] <= -1;
  end
  wire id_9 = id_2;
  assign id_6 = !id_7;
  wire id_10;
endmodule
