// Seed: 2661910193
module module_0;
  initial
    if (1 - 1 & 'b0 - 1 & 1) begin : LABEL_0
      if (-1) $unsigned(67);
      ;
    end
endmodule
module module_1 (
    output tri id_0
    , id_8,
    input tri1 id_1,
    input wand id_2,
    input supply0 id_3,
    output wand id_4,
    output wor id_5,
    input wire id_6
);
  parameter id_9 = 1'd0;
  logic id_10;
  module_0 modCall_1 ();
  wire  id_11;
  wire  id_12;
  logic id_13;
  ;
endmodule
module module_2 (
    input tri1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input tri1 id_3,
    input supply1 id_4,
    input tri1 id_5,
    input supply0 id_6,
    input wor id_7,
    input supply0 id_8,
    input wire id_9,
    output wor id_10
);
  struct packed {
    struct packed {
      logic id_12;
      id_13 id_14 = 1;
      id_15 id_16;
      logic [-1 'h0 : -1] id_17;
      logic id_18;
    } id_19 = 1 !== 1;
    logic id_20;
    logic id_21;
  } id_22;
  module_0 modCall_1 ();
  assign id_22.id_21 = id_2;
endmodule
