

================================================================
== Vitis HLS Report for 'AXIvideo2MultiPixStream_Pipeline_loop_width'
================================================================
* Date:           Mon Aug 29 12:25:34 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.62 ns|  5.132 ns|     1.52 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        3|     1922|  16.875 ns|  10.811 us|    3|  1922|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+----------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- loop_width  |        1|     1920|         3|          1|          1|  1 ~ 1920|       yes|
        +--------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.13>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%axi_data_V = alloca i32 1"   --->   Operation 6 'alloca' 'axi_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%axi_last_V = alloca i32 1"   --->   Operation 7 'alloca' 'axi_last_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %s_axis_video_V_data_V, void @empty_2, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %s_axis_video_V_keep_V, void @empty_2, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %s_axis_video_V_strb_V, void @empty_2, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_user_V, void @empty_2, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_last_V, void @empty_2, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_id_V, void @empty_2, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_dest_V, void @empty_2, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %SrcYUV, void @empty_5, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%icmp_ln797_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln797_1"   --->   Operation 16 'read' 'icmp_ln797_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%icmp_ln797_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln797"   --->   Operation 17 'read' 'icmp_ln797_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%cols_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %cols"   --->   Operation 18 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%axi_data_V_14_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %axi_data_V_14"   --->   Operation 19 'read' 'axi_data_V_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%axi_last_V_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %axi_last_V_2"   --->   Operation 20 'read' 'axi_last_V_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sof_5_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %sof_5"   --->   Operation 21 'read' 'sof_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 %axi_last_V_2_read, i1 %axi_last_V"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i24 %axi_data_V_14_read, i24 %axi_data_V"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %j"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.body10"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%eol = phi i1 %axi_last_V_4, void %if.end_ifconv, i1 0, void %newFuncRoot"   --->   Operation 26 'phi' 'eol' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sof = phi i1 0, void %if.end_ifconv, i1 %sof_5_read, void %newFuncRoot"   --->   Operation 27 'phi' 'sof' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j_3 = load i11 %j" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:772]   --->   Operation 28 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.88ns)   --->   "%icmp_ln772 = icmp_eq  i11 %j_3, i11 %cols_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:772]   --->   Operation 29 'icmp' 'icmp_ln772' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1920, i64 0"   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.63ns)   --->   "%j_4 = add i11 %j_3, i11 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:772]   --->   Operation 31 'add' 'j_4' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln772 = br i1 %icmp_ln772, void %for.body10.split, void %loop_wait_for_eol.loopexit.exitStub" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:772]   --->   Operation 32 'br' 'br_ln772' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln775 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_15" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:775]   --->   Operation 33 'specpipeline' 'specpipeline_ln775' <Predicate = (!icmp_ln772)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln747 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:747]   --->   Operation 34 'specloopname' 'specloopname_ln747' <Predicate = (!icmp_ln772)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.97ns)   --->   "%or_ln776 = or i1 %sof, i1 %eol" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:776]   --->   Operation 35 'or' 'or_ln776' <Predicate = (!icmp_ln772)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln776 = br i1 %or_ln776, void %if.else, void %if.end_ifconv" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:776]   --->   Operation 36 'br' 'br_ln776' <Predicate = (!icmp_ln772)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%empty = read i34 @_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A.i1P0A.i1P0A, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V"   --->   Operation 37 'read' 'empty' <Predicate = (!icmp_ln772 & !or_ln776)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i34 %empty"   --->   Operation 38 'extractvalue' 'tmp_data_V' <Predicate = (!icmp_ln772 & !or_ln776)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i34 %empty"   --->   Operation 39 'extractvalue' 'tmp_last_V' <Predicate = (!icmp_ln772 & !or_ln776)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln283 = store i1 %tmp_last_V, i1 %axi_last_V"   --->   Operation 40 'store' 'store_ln283' <Predicate = (!icmp_ln772 & !or_ln776)> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln283 = store i24 %tmp_data_V, i24 %axi_data_V"   --->   Operation 41 'store' 'store_ln283' <Predicate = (!icmp_ln772 & !or_ln776)> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end_ifconv"   --->   Operation 42 'br' 'br_ln0' <Predicate = (!icmp_ln772 & !or_ln776)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln772 = store i11 %j_4, i11 %j" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:772]   --->   Operation 43 'store' 'store_ln772' <Predicate = (!icmp_ln772)> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln772 = br void %for.body10" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:772]   --->   Operation 44 'br' 'br_ln772' <Predicate = (!icmp_ln772)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%axi_data_V_load = load i24 %axi_data_V"   --->   Operation 58 'load' 'axi_data_V_load' <Predicate = (icmp_ln772)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %eol_out, i1 %eol"   --->   Operation 59 'write' 'write_ln0' <Predicate = (icmp_ln772)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %axi_data_V_15_out, i24 %axi_data_V_load"   --->   Operation 60 'write' 'write_ln0' <Predicate = (icmp_ln772)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (icmp_ln772)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.30>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%axi_data_V_16 = load i24 %axi_data_V"   --->   Operation 45 'load' 'axi_data_V_16' <Predicate = (!icmp_ln772)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%axi_last_V_4 = load i1 %axi_last_V"   --->   Operation 46 'load' 'axi_last_V_4' <Predicate = (!icmp_ln772)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i24 %axi_data_V_16"   --->   Operation 47 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln772)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %axi_data_V_16, i32 16, i32 23"   --->   Operation 48 'partselect' 'tmp_s' <Predicate = (!icmp_ln772)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln797_1)   --->   "%select_ln797 = select i1 %icmp_ln797_read, i8 %tmp_s, i8 %trunc_ln674" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:797]   --->   Operation 49 'select' 'select_ln797' <Predicate = (!icmp_ln772 & !icmp_ln797_1_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln797_1 = select i1 %icmp_ln797_1_read, i8 %trunc_ln674, i8 %select_ln797" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:797]   --->   Operation 50 'select' 'select_ln797_1' <Predicate = (!icmp_ln772)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %axi_data_V_16, i32 8, i32 15"   --->   Operation 51 'partselect' 'tmp_1' <Predicate = (!icmp_ln772)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln797_3)   --->   "%select_ln797_2 = select i1 %icmp_ln797_read, i8 %trunc_ln674, i8 %tmp_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:797]   --->   Operation 52 'select' 'select_ln797_2' <Predicate = (!icmp_ln772 & !icmp_ln797_1_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln797_3 = select i1 %icmp_ln797_1_read, i8 %tmp_1, i8 %select_ln797_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:797]   --->   Operation 53 'select' 'select_ln797_3' <Predicate = (!icmp_ln772)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln797_5)   --->   "%select_ln797_4 = select i1 %icmp_ln797_read, i8 %tmp_1, i8 %tmp_s" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:797]   --->   Operation 54 'select' 'select_ln797_4' <Predicate = (!icmp_ln772 & !icmp_ln797_1_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln797_5 = select i1 %icmp_ln797_1_read, i8 %tmp_s, i8 %select_ln797_4" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:797]   --->   Operation 55 'select' 'select_ln797_5' <Predicate = (!icmp_ln772)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %select_ln797_5, i8 %select_ln797_3, i8 %select_ln797_1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 56 'bitconcatenate' 'p_0' <Predicate = (!icmp_ln772)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (2.05ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %SrcYUV, i24 %p_0" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 57 'write' 'write_ln174' <Predicate = (!icmp_ln772)> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.80> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sof_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ axi_last_V_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ axi_data_V_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ icmp_ln797]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ icmp_ln797_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ SrcYUV]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ eol_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ axi_data_V_15_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 010]
axi_data_V            (alloca           ) [ 011]
axi_last_V            (alloca           ) [ 011]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
icmp_ln797_1_read     (read             ) [ 011]
icmp_ln797_read       (read             ) [ 011]
cols_read             (read             ) [ 000]
axi_data_V_14_read    (read             ) [ 000]
axi_last_V_2_read     (read             ) [ 000]
sof_5_read            (read             ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
eol                   (phi              ) [ 010]
sof                   (phi              ) [ 010]
j_3                   (load             ) [ 000]
icmp_ln772            (icmp             ) [ 011]
speclooptripcount_ln0 (speclooptripcount) [ 000]
j_4                   (add              ) [ 000]
br_ln772              (br               ) [ 000]
specpipeline_ln775    (specpipeline     ) [ 000]
specloopname_ln747    (specloopname     ) [ 000]
or_ln776              (or               ) [ 010]
br_ln776              (br               ) [ 000]
empty                 (read             ) [ 000]
tmp_data_V            (extractvalue     ) [ 000]
tmp_last_V            (extractvalue     ) [ 000]
store_ln283           (store            ) [ 000]
store_ln283           (store            ) [ 000]
br_ln0                (br               ) [ 000]
store_ln772           (store            ) [ 000]
br_ln772              (br               ) [ 010]
axi_data_V_16         (load             ) [ 000]
axi_last_V_4          (load             ) [ 010]
trunc_ln674           (trunc            ) [ 000]
tmp_s                 (partselect       ) [ 000]
select_ln797          (select           ) [ 000]
select_ln797_1        (select           ) [ 000]
tmp_1                 (partselect       ) [ 000]
select_ln797_2        (select           ) [ 000]
select_ln797_3        (select           ) [ 000]
select_ln797_4        (select           ) [ 000]
select_ln797_5        (select           ) [ 000]
p_0                   (bitconcatenate   ) [ 000]
write_ln174           (write            ) [ 000]
axi_data_V_load       (load             ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sof_5">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sof_5"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="axi_last_V_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_last_V_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="axi_data_V_14">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_data_V_14"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cols">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="icmp_ln797">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_ln797"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="icmp_ln797_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_ln797_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="SrcYUV">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SrcYUV"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="s_axis_video_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="s_axis_video_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="s_axis_video_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="s_axis_video_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="s_axis_video_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="s_axis_video_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="s_axis_video_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="eol_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eol_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="axi_data_V_15_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_data_V_15_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="j_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="axi_data_V_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="axi_data_V/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="axi_last_V_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="axi_last_V/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="icmp_ln797_1_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icmp_ln797_1_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="icmp_ln797_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icmp_ln797_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="cols_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="11" slack="0"/>
<pin id="120" dir="0" index="1" bw="11" slack="0"/>
<pin id="121" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="axi_data_V_14_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="24" slack="0"/>
<pin id="126" dir="0" index="1" bw="24" slack="0"/>
<pin id="127" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="axi_data_V_14_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="axi_last_V_2_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="axi_last_V_2_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="sof_5_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sof_5_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="empty_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="34" slack="0"/>
<pin id="144" dir="0" index="1" bw="24" slack="0"/>
<pin id="145" dir="0" index="2" bw="3" slack="0"/>
<pin id="146" dir="0" index="3" bw="3" slack="0"/>
<pin id="147" dir="0" index="4" bw="1" slack="0"/>
<pin id="148" dir="0" index="5" bw="1" slack="0"/>
<pin id="149" dir="0" index="6" bw="1" slack="0"/>
<pin id="150" dir="0" index="7" bw="1" slack="0"/>
<pin id="151" dir="1" index="8" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="write_ln174_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="24" slack="0"/>
<pin id="163" dir="0" index="2" bw="24" slack="0"/>
<pin id="164" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="write_ln0_write_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="0" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="1" slack="0"/>
<pin id="171" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="write_ln0_write_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="24" slack="0"/>
<pin id="177" dir="0" index="2" bw="24" slack="0"/>
<pin id="178" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="181" class="1005" name="eol_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="183" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="eol (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="eol_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol/1 "/>
</bind>
</comp>

<comp id="192" class="1005" name="sof_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="194" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="sof (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="sof_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="1" slack="0"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sof/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln0_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln0_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="24" slack="0"/>
<pin id="210" dir="0" index="1" bw="24" slack="0"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln0_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="11" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="j_3_load_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="11" slack="0"/>
<pin id="220" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_3/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="icmp_ln772_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="11" slack="0"/>
<pin id="223" dir="0" index="1" bw="11" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln772/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="j_4_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="11" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="or_ln776_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln776/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_data_V_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="34" slack="0"/>
<pin id="241" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_last_V_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="34" slack="0"/>
<pin id="245" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln283_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln283/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln283_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="24" slack="0"/>
<pin id="254" dir="0" index="1" bw="24" slack="0"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln283/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln772_store_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="11" slack="0"/>
<pin id="259" dir="0" index="1" bw="11" slack="0"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln772/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="axi_data_V_16_load_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="24" slack="1"/>
<pin id="264" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_data_V_16/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="axi_last_V_4_load_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_last_V_4/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="trunc_ln674_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="24" slack="0"/>
<pin id="270" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_s_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="0" index="1" bw="24" slack="0"/>
<pin id="275" dir="0" index="2" bw="6" slack="0"/>
<pin id="276" dir="0" index="3" bw="6" slack="0"/>
<pin id="277" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="select_ln797_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="0" index="1" bw="8" slack="0"/>
<pin id="285" dir="0" index="2" bw="8" slack="0"/>
<pin id="286" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln797/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="select_ln797_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="1"/>
<pin id="291" dir="0" index="1" bw="8" slack="0"/>
<pin id="292" dir="0" index="2" bw="8" slack="0"/>
<pin id="293" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln797_1/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="0" index="1" bw="24" slack="0"/>
<pin id="299" dir="0" index="2" bw="5" slack="0"/>
<pin id="300" dir="0" index="3" bw="5" slack="0"/>
<pin id="301" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="select_ln797_2_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="1"/>
<pin id="308" dir="0" index="1" bw="8" slack="0"/>
<pin id="309" dir="0" index="2" bw="8" slack="0"/>
<pin id="310" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln797_2/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="select_ln797_3_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="1"/>
<pin id="315" dir="0" index="1" bw="8" slack="0"/>
<pin id="316" dir="0" index="2" bw="8" slack="0"/>
<pin id="317" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln797_3/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="select_ln797_4_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="1"/>
<pin id="322" dir="0" index="1" bw="8" slack="0"/>
<pin id="323" dir="0" index="2" bw="8" slack="0"/>
<pin id="324" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln797_4/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="select_ln797_5_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="1"/>
<pin id="329" dir="0" index="1" bw="8" slack="0"/>
<pin id="330" dir="0" index="2" bw="8" slack="0"/>
<pin id="331" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln797_5/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="p_0_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="24" slack="0"/>
<pin id="336" dir="0" index="1" bw="8" slack="0"/>
<pin id="337" dir="0" index="2" bw="8" slack="0"/>
<pin id="338" dir="0" index="3" bw="8" slack="0"/>
<pin id="339" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="axi_data_V_load_load_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="24" slack="0"/>
<pin id="347" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_data_V_load/1 "/>
</bind>
</comp>

<comp id="349" class="1005" name="j_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="11" slack="0"/>
<pin id="351" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="356" class="1005" name="axi_data_V_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="24" slack="0"/>
<pin id="358" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="axi_data_V "/>
</bind>
</comp>

<comp id="364" class="1005" name="axi_last_V_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="axi_last_V "/>
</bind>
</comp>

<comp id="371" class="1005" name="icmp_ln797_1_read_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="1"/>
<pin id="373" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln797_1_read "/>
</bind>
</comp>

<comp id="378" class="1005" name="icmp_ln797_read_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="1"/>
<pin id="380" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln797_read "/>
</bind>
</comp>

<comp id="385" class="1005" name="icmp_ln772_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="1"/>
<pin id="387" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln772 "/>
</bind>
</comp>

<comp id="392" class="1005" name="axi_last_V_4_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="1"/>
<pin id="394" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_V_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="32" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="32" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="32" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="48" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="48" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="50" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="52" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="48" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="48" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="152"><net_src comp="74" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="16" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="155"><net_src comp="18" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="156"><net_src comp="20" pin="0"/><net_sink comp="142" pin=4"/></net>

<net id="157"><net_src comp="22" pin="0"/><net_sink comp="142" pin=5"/></net>

<net id="158"><net_src comp="24" pin="0"/><net_sink comp="142" pin=6"/></net>

<net id="159"><net_src comp="26" pin="0"/><net_sink comp="142" pin=7"/></net>

<net id="165"><net_src comp="88" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="12" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="90" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="28" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="92" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="30" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="190"><net_src comp="56" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="191"><net_src comp="184" pin="4"/><net_sink comp="167" pin=2"/></net>

<net id="201"><net_src comp="56" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="136" pin="2"/><net_sink comp="195" pin=2"/></net>

<net id="207"><net_src comp="130" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="124" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="54" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="225"><net_src comp="218" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="118" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="218" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="66" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="195" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="184" pin="4"/><net_sink comp="233" pin=1"/></net>

<net id="242"><net_src comp="142" pin="8"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="142" pin="8"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="239" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="227" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="271"><net_src comp="262" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="76" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="262" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="280"><net_src comp="78" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="281"><net_src comp="80" pin="0"/><net_sink comp="272" pin=3"/></net>

<net id="287"><net_src comp="272" pin="4"/><net_sink comp="282" pin=1"/></net>

<net id="288"><net_src comp="268" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="294"><net_src comp="268" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="295"><net_src comp="282" pin="3"/><net_sink comp="289" pin=2"/></net>

<net id="302"><net_src comp="76" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="262" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="304"><net_src comp="82" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="305"><net_src comp="84" pin="0"/><net_sink comp="296" pin=3"/></net>

<net id="311"><net_src comp="268" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="312"><net_src comp="296" pin="4"/><net_sink comp="306" pin=2"/></net>

<net id="318"><net_src comp="296" pin="4"/><net_sink comp="313" pin=1"/></net>

<net id="319"><net_src comp="306" pin="3"/><net_sink comp="313" pin=2"/></net>

<net id="325"><net_src comp="296" pin="4"/><net_sink comp="320" pin=1"/></net>

<net id="326"><net_src comp="272" pin="4"/><net_sink comp="320" pin=2"/></net>

<net id="332"><net_src comp="272" pin="4"/><net_sink comp="327" pin=1"/></net>

<net id="333"><net_src comp="320" pin="3"/><net_sink comp="327" pin=2"/></net>

<net id="340"><net_src comp="86" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="327" pin="3"/><net_sink comp="334" pin=1"/></net>

<net id="342"><net_src comp="313" pin="3"/><net_sink comp="334" pin=2"/></net>

<net id="343"><net_src comp="289" pin="3"/><net_sink comp="334" pin=3"/></net>

<net id="344"><net_src comp="334" pin="4"/><net_sink comp="160" pin=2"/></net>

<net id="348"><net_src comp="345" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="352"><net_src comp="94" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="354"><net_src comp="349" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="355"><net_src comp="349" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="359"><net_src comp="98" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="362"><net_src comp="356" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="363"><net_src comp="356" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="367"><net_src comp="102" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="370"><net_src comp="364" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="374"><net_src comp="106" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="376"><net_src comp="371" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="377"><net_src comp="371" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="381"><net_src comp="112" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="383"><net_src comp="378" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="384"><net_src comp="378" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="388"><net_src comp="221" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="395"><net_src comp="265" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="184" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: SrcYUV | {2 }
	Port: eol_out | {1 }
	Port: axi_data_V_15_out | {1 }
 - Input state : 
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : sof_5 | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : axi_last_V_2 | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : axi_data_V_14 | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : cols | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : icmp_ln797 | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : icmp_ln797_1 | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : s_axis_video_V_data_V | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : s_axis_video_V_keep_V | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : s_axis_video_V_strb_V | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : s_axis_video_V_user_V | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : s_axis_video_V_last_V | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : s_axis_video_V_id_V | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : s_axis_video_V_dest_V | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		eol : 1
		sof : 1
		j_3 : 1
		icmp_ln772 : 2
		j_4 : 2
		br_ln772 : 3
		or_ln776 : 2
		br_ln776 : 2
		store_ln283 : 1
		store_ln283 : 1
		store_ln772 : 3
		axi_data_V_load : 1
		write_ln0 : 2
		write_ln0 : 2
	State 2
		trunc_ln674 : 1
		tmp_s : 1
		select_ln797 : 2
		select_ln797_1 : 3
		tmp_1 : 1
		select_ln797_2 : 2
		select_ln797_3 : 3
		select_ln797_4 : 2
		select_ln797_5 : 3
		p_0 : 4
		write_ln174 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |       select_ln797_fu_282      |    0    |    8    |
|          |      select_ln797_1_fu_289     |    0    |    8    |
|  select  |      select_ln797_2_fu_306     |    0    |    8    |
|          |      select_ln797_3_fu_313     |    0    |    8    |
|          |      select_ln797_4_fu_320     |    0    |    8    |
|          |      select_ln797_5_fu_327     |    0    |    8    |
|----------|--------------------------------|---------|---------|
|    add   |           j_4_fu_227           |    0    |    12   |
|----------|--------------------------------|---------|---------|
|   icmp   |        icmp_ln772_fu_221       |    0    |    11   |
|----------|--------------------------------|---------|---------|
|    or    |         or_ln776_fu_233        |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          |  icmp_ln797_1_read_read_fu_106 |    0    |    0    |
|          |   icmp_ln797_read_read_fu_112  |    0    |    0    |
|          |      cols_read_read_fu_118     |    0    |    0    |
|   read   | axi_data_V_14_read_read_fu_124 |    0    |    0    |
|          |  axi_last_V_2_read_read_fu_130 |    0    |    0    |
|          |     sof_5_read_read_fu_136     |    0    |    0    |
|          |        empty_read_fu_142       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |    write_ln174_write_fu_160    |    0    |    0    |
|   write  |     write_ln0_write_fu_167     |    0    |    0    |
|          |     write_ln0_write_fu_174     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|extractvalue|        tmp_data_V_fu_239       |    0    |    0    |
|          |        tmp_last_V_fu_243       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   trunc  |       trunc_ln674_fu_268       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|partselect|          tmp_s_fu_272          |    0    |    0    |
|          |          tmp_1_fu_296          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|bitconcatenate|           p_0_fu_334           |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |    73   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    axi_data_V_reg_356   |   24   |
|   axi_last_V_4_reg_392  |    1   |
|    axi_last_V_reg_364   |    1   |
|       eol_reg_181       |    1   |
|    icmp_ln772_reg_385   |    1   |
|icmp_ln797_1_read_reg_371|    1   |
| icmp_ln797_read_reg_378 |    1   |
|        j_reg_349        |   11   |
|       sof_reg_192       |    1   |
+-------------------------+--------+
|          Total          |   42   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   73   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   42   |    -   |
+-----------+--------+--------+
|   Total   |   42   |   73   |
+-----------+--------+--------+
