\subsection{ddri.\+vhd}
\label{ddri_8vhd_source}\index{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddri/ddri.\+vhd@{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddri/ddri.\+vhd}}

\begin{DoxyCode}
00001 \textcolor{keyword}{-- megafunction wizard: %ALTDDIO\_IN%}
00002 \textcolor{keyword}{-- GENERATION: STANDARD}
00003 \textcolor{keyword}{-- VERSION: WM1.0}
00004 \textcolor{keyword}{-- MODULE: ALTDDIO\_IN }
00005 
00006 \textcolor{keyword}{-- ============================================================}
00007 \textcolor{keyword}{-- File Name: ddri.vhd}
00008 \textcolor{keyword}{-- Megafunction Name(s):}
00009 \textcolor{keyword}{--          ALTDDIO\_IN}
00010 \textcolor{keyword}{--}
00011 \textcolor{keyword}{-- Simulation Library Files(s):}
00012 \textcolor{keyword}{--          altera\_mf}
00013 \textcolor{keyword}{-- ============================================================}
00014 \textcolor{keyword}{-- ************************************************************}
00015 \textcolor{keyword}{-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!}
00016 \textcolor{keyword}{--}
00017 \textcolor{keyword}{-- 15.0.0 Build 145 04/22/2015 SJ Web Edition}
00018 \textcolor{keyword}{-- ************************************************************}
00019 
00020 
00021 \textcolor{keyword}{--Copyright (C) 1991-2015 Altera Corporation. All rights reserved.}
00022 \textcolor{keyword}{--Your use of Altera Corporation's design tools, logic functions }
00023 \textcolor{keyword}{--and other software and tools, and its AMPP partner logic }
00024 \textcolor{keyword}{--functions, and any output files from any of the foregoing }
00025 \textcolor{keyword}{--(including device programming or simulation files), and any }
00026 \textcolor{keyword}{--associated documentation or information are expressly subject }
00027 \textcolor{keyword}{--to the terms and conditions of the Altera Program License }
00028 \textcolor{keyword}{--Subscription Agreement, the Altera Quartus II License Agreement,}
00029 \textcolor{keyword}{--the Altera MegaCore Function License Agreement, or other }
00030 \textcolor{keyword}{--applicable license agreement, including, without limitation, }
00031 \textcolor{keyword}{--that your use is for the sole purpose of programming logic }
00032 \textcolor{keyword}{--devices manufactured by Altera and sold by Altera or its }
00033 \textcolor{keyword}{--authorized distributors.  Please refer to the applicable }
00034 \textcolor{keyword}{--agreement for further details.}
00035 
00036 
00037 \textcolor{vhdlkeyword}{LIBRARY }\textcolor{keywordflow}{ieee};
00038 \textcolor{vhdlkeyword}{USE }ieee.std\_logic\_1164.\textcolor{keywordflow}{all};
00039 
00040 \textcolor{vhdlkeyword}{LIBRARY }\textcolor{keywordflow}{altera\_mf};
00041 \textcolor{vhdlkeyword}{USE }altera\_mf.altera\_mf\_components.\textcolor{keywordflow}{all};
00042 
00043 \textcolor{keywordflow}{ENTITY }ddri \textcolor{keywordflow}{IS}
00044     \textcolor{keywordflow}{PORT}
00045     \textcolor{vhdlchar}{(}
00046         \textcolor{vhdlchar}{aclr}        \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} ;
00047         \textcolor{vhdlchar}{datain}      \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{12} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00048         \textcolor{vhdlchar}{inclock}     \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} ;
00049         \textcolor{vhdlchar}{dataout_h}       \textcolor{vhdlchar}{:} \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{12} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00050         \textcolor{vhdlchar}{dataout_l}       \textcolor{vhdlchar}{:} \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{12} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}
00051     \textcolor{vhdlchar}{)};
00052 \textcolor{keywordflow}{END} \textcolor{vhdlchar}{ddri};
00053 
00054 
00055 \textcolor{keywordflow}{ARCHITECTURE} SYN \textcolor{keywordflow}{OF} ddri IS
00056 
00057     \textcolor{keywordflow}{SIGNAL} \textcolor{vhdlchar}{sub_wire0}    \textcolor{vhdlchar}{:} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{12} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00058     \textcolor{keywordflow}{SIGNAL} \textcolor{vhdlchar}{sub_wire1}    \textcolor{vhdlchar}{:} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{12} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00059 
00060 \textcolor{vhdlkeyword}{BEGIN}
00061     \textcolor{vhdlchar}{dataout_h}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire0}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{12} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00062     \textcolor{vhdlchar}{dataout_l}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{12} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00063 
00064     ALTDDIO\_IN\_component : ALTDDIO\_IN
00065     \textcolor{keywordflow}{GENERIC} \textcolor{keywordflow}{MAP} (
00066         intended\_device\_family => \textcolor{keyword}{"Cyclone IV E"}  ,
00067         invert\_input\_clocks => \textcolor{keyword}{"ON"},
00068         lpm\_hint => \textcolor{keyword}{"UNUSED"},
00069         lpm\_type => \textcolor{keyword}{"altddio\_in"},
00070         power\_up\_high => \textcolor{keyword}{"OFF"},
00071         width => \textcolor{vhdllogic}{13}
00072     \textcolor{vhdlchar}{)}
00073     \textcolor{keywordflow}{PORT} \textcolor{keywordflow}{MAP} (
00074         aclr => aclr,
00075         datain => datain,
00076         inclock => inclock,
00077         dataout\_h => sub_wire0,
00078         dataout\_l => sub_wire1
00079     \textcolor{vhdlchar}{)};
00080 
00081 
00082 
00083 \textcolor{keywordflow}{END} \textcolor{vhdlchar}{SYN};
00084 
00085 \textcolor{keyword}{-- ============================================================}
00086 \textcolor{keyword}{-- CNX file retrieval info}
00087 \textcolor{keyword}{-- ============================================================}
00088 \textcolor{keyword}{-- Retrieval info: LIBRARY: altera\_mf altera\_mf.altera\_mf\_components.all}
00089 \textcolor{keyword}{-- Retrieval info: PRIVATE: INTENDED\_DEVICE\_FAMILY STRING "Cyclone IV E"}
00090 \textcolor{keyword}{-- Retrieval info: CONSTANT: INTENDED\_DEVICE\_FAMILY STRING "Cyclone IV E"}
00091 \textcolor{keyword}{-- Retrieval info: CONSTANT: INVERT\_INPUT\_CLOCKS STRING "ON"}
00092 \textcolor{keyword}{-- Retrieval info: CONSTANT: LPM\_HINT STRING "UNUSED"}
00093 \textcolor{keyword}{-- Retrieval info: CONSTANT: LPM\_TYPE STRING "altddio\_in"}
00094 \textcolor{keyword}{-- Retrieval info: CONSTANT: POWER\_UP\_HIGH STRING "OFF"}
00095 \textcolor{keyword}{-- Retrieval info: CONSTANT: WIDTH NUMERIC "13"}
00096 \textcolor{keyword}{-- Retrieval info: USED\_PORT: aclr 0 0 0 0 INPUT NODEFVAL "aclr"}
00097 \textcolor{keyword}{-- Retrieval info: CONNECT: @aclr 0 0 0 0 aclr 0 0 0 0}
00098 \textcolor{keyword}{-- Retrieval info: USED\_PORT: datain 0 0 13 0 INPUT NODEFVAL "datain[12..0]"}
00099 \textcolor{keyword}{-- Retrieval info: CONNECT: @datain 0 0 13 0 datain 0 0 13 0}
00100 \textcolor{keyword}{-- Retrieval info: USED\_PORT: dataout\_h 0 0 13 0 OUTPUT NODEFVAL "dataout\_h[12..0]"}
00101 \textcolor{keyword}{-- Retrieval info: CONNECT: dataout\_h 0 0 13 0 @dataout\_h 0 0 13 0}
00102 \textcolor{keyword}{-- Retrieval info: USED\_PORT: dataout\_l 0 0 13 0 OUTPUT NODEFVAL "dataout\_l[12..0]"}
00103 \textcolor{keyword}{-- Retrieval info: CONNECT: dataout\_l 0 0 13 0 @dataout\_l 0 0 13 0}
00104 \textcolor{keyword}{-- Retrieval info: USED\_PORT: inclock 0 0 0 0 INPUT\_CLK\_EXT NODEFVAL "inclock"}
00105 \textcolor{keyword}{-- Retrieval info: CONNECT: @inclock 0 0 0 0 inclock 0 0 0 0}
00106 \textcolor{keyword}{-- Retrieval info: GEN\_FILE: TYPE\_NORMAL ddri.vhd TRUE FALSE}
00107 \textcolor{keyword}{-- Retrieval info: GEN\_FILE: TYPE\_NORMAL ddri.qip TRUE FALSE}
00108 \textcolor{keyword}{-- Retrieval info: GEN\_FILE: TYPE\_NORMAL ddri.bsf TRUE TRUE}
00109 \textcolor{keyword}{-- Retrieval info: GEN\_FILE: TYPE\_NORMAL ddri\_inst.vhd TRUE TRUE}
00110 \textcolor{keyword}{-- Retrieval info: GEN\_FILE: TYPE\_NORMAL ddri.inc TRUE TRUE}
00111 \textcolor{keyword}{-- Retrieval info: GEN\_FILE: TYPE\_NORMAL ddri.cmp TRUE TRUE}
00112 \textcolor{keyword}{-- Retrieval info: GEN\_FILE: TYPE\_NORMAL ddri.ppf TRUE FALSE}
00113 \textcolor{keyword}{-- Retrieval info: LIB\_FILE: altera\_mf}
\end{DoxyCode}
