
Micros_LAB_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000050d4  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e4  08005210  08005210  00015210  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080053f4  080053f4  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  080053f4  080053f4  000153f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080053fc  080053fc  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080053fc  080053fc  000153fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005400  08005400  00015400  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08005404  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000168  20000078  0800547c  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001e0  0800547c  000201e0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000abb4  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001fab  00000000  00000000  0002ac55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b68  00000000  00000000  0002cc00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a50  00000000  00000000  0002d768  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016361  00000000  00000000  0002e1b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c66b  00000000  00000000  00044519  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088cd5  00000000  00000000  00050b84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d9859  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003790  00000000  00000000  000d98ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000078 	.word	0x20000078
 8000158:	00000000 	.word	0x00000000
 800015c:	080051f8 	.word	0x080051f8

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	2000007c 	.word	0x2000007c
 8000178:	080051f8 	.word	0x080051f8

0800017c <__aeabi_uldivmod>:
 800017c:	b953      	cbnz	r3, 8000194 <__aeabi_uldivmod+0x18>
 800017e:	b94a      	cbnz	r2, 8000194 <__aeabi_uldivmod+0x18>
 8000180:	2900      	cmp	r1, #0
 8000182:	bf08      	it	eq
 8000184:	2800      	cmpeq	r0, #0
 8000186:	bf1c      	itt	ne
 8000188:	f04f 31ff 	movne.w	r1, #4294967295
 800018c:	f04f 30ff 	movne.w	r0, #4294967295
 8000190:	f000 b976 	b.w	8000480 <__aeabi_idiv0>
 8000194:	f1ad 0c08 	sub.w	ip, sp, #8
 8000198:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800019c:	f000 f806 	bl	80001ac <__udivmoddi4>
 80001a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001a8:	b004      	add	sp, #16
 80001aa:	4770      	bx	lr

080001ac <__udivmoddi4>:
 80001ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001b0:	9e08      	ldr	r6, [sp, #32]
 80001b2:	460d      	mov	r5, r1
 80001b4:	4604      	mov	r4, r0
 80001b6:	4688      	mov	r8, r1
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	d14d      	bne.n	8000258 <__udivmoddi4+0xac>
 80001bc:	428a      	cmp	r2, r1
 80001be:	4694      	mov	ip, r2
 80001c0:	d968      	bls.n	8000294 <__udivmoddi4+0xe8>
 80001c2:	fab2 f282 	clz	r2, r2
 80001c6:	b152      	cbz	r2, 80001de <__udivmoddi4+0x32>
 80001c8:	fa01 f302 	lsl.w	r3, r1, r2
 80001cc:	f1c2 0120 	rsb	r1, r2, #32
 80001d0:	fa20 f101 	lsr.w	r1, r0, r1
 80001d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80001d8:	ea41 0803 	orr.w	r8, r1, r3
 80001dc:	4094      	lsls	r4, r2
 80001de:	ea4f 411c 	mov.w	r1, ip, lsr #16
 80001e2:	fbb8 f7f1 	udiv	r7, r8, r1
 80001e6:	fa1f fe8c 	uxth.w	lr, ip
 80001ea:	fb01 8817 	mls	r8, r1, r7, r8
 80001ee:	fb07 f00e 	mul.w	r0, r7, lr
 80001f2:	0c23      	lsrs	r3, r4, #16
 80001f4:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80001f8:	4298      	cmp	r0, r3
 80001fa:	d90a      	bls.n	8000212 <__udivmoddi4+0x66>
 80001fc:	eb1c 0303 	adds.w	r3, ip, r3
 8000200:	f107 35ff 	add.w	r5, r7, #4294967295
 8000204:	f080 811e 	bcs.w	8000444 <__udivmoddi4+0x298>
 8000208:	4298      	cmp	r0, r3
 800020a:	f240 811b 	bls.w	8000444 <__udivmoddi4+0x298>
 800020e:	3f02      	subs	r7, #2
 8000210:	4463      	add	r3, ip
 8000212:	1a1b      	subs	r3, r3, r0
 8000214:	fbb3 f0f1 	udiv	r0, r3, r1
 8000218:	fb01 3310 	mls	r3, r1, r0, r3
 800021c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000220:	b2a4      	uxth	r4, r4
 8000222:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000226:	45a6      	cmp	lr, r4
 8000228:	d90a      	bls.n	8000240 <__udivmoddi4+0x94>
 800022a:	eb1c 0404 	adds.w	r4, ip, r4
 800022e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000232:	f080 8109 	bcs.w	8000448 <__udivmoddi4+0x29c>
 8000236:	45a6      	cmp	lr, r4
 8000238:	f240 8106 	bls.w	8000448 <__udivmoddi4+0x29c>
 800023c:	4464      	add	r4, ip
 800023e:	3802      	subs	r0, #2
 8000240:	2100      	movs	r1, #0
 8000242:	eba4 040e 	sub.w	r4, r4, lr
 8000246:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800024a:	b11e      	cbz	r6, 8000254 <__udivmoddi4+0xa8>
 800024c:	2300      	movs	r3, #0
 800024e:	40d4      	lsrs	r4, r2
 8000250:	e9c6 4300 	strd	r4, r3, [r6]
 8000254:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000258:	428b      	cmp	r3, r1
 800025a:	d908      	bls.n	800026e <__udivmoddi4+0xc2>
 800025c:	2e00      	cmp	r6, #0
 800025e:	f000 80ee 	beq.w	800043e <__udivmoddi4+0x292>
 8000262:	2100      	movs	r1, #0
 8000264:	e9c6 0500 	strd	r0, r5, [r6]
 8000268:	4608      	mov	r0, r1
 800026a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800026e:	fab3 f183 	clz	r1, r3
 8000272:	2900      	cmp	r1, #0
 8000274:	d14a      	bne.n	800030c <__udivmoddi4+0x160>
 8000276:	42ab      	cmp	r3, r5
 8000278:	d302      	bcc.n	8000280 <__udivmoddi4+0xd4>
 800027a:	4282      	cmp	r2, r0
 800027c:	f200 80fc 	bhi.w	8000478 <__udivmoddi4+0x2cc>
 8000280:	1a84      	subs	r4, r0, r2
 8000282:	eb65 0303 	sbc.w	r3, r5, r3
 8000286:	2001      	movs	r0, #1
 8000288:	4698      	mov	r8, r3
 800028a:	2e00      	cmp	r6, #0
 800028c:	d0e2      	beq.n	8000254 <__udivmoddi4+0xa8>
 800028e:	e9c6 4800 	strd	r4, r8, [r6]
 8000292:	e7df      	b.n	8000254 <__udivmoddi4+0xa8>
 8000294:	b902      	cbnz	r2, 8000298 <__udivmoddi4+0xec>
 8000296:	deff      	udf	#255	; 0xff
 8000298:	fab2 f282 	clz	r2, r2
 800029c:	2a00      	cmp	r2, #0
 800029e:	f040 8091 	bne.w	80003c4 <__udivmoddi4+0x218>
 80002a2:	eba1 000c 	sub.w	r0, r1, ip
 80002a6:	2101      	movs	r1, #1
 80002a8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002ac:	fa1f fe8c 	uxth.w	lr, ip
 80002b0:	fbb0 f3f7 	udiv	r3, r0, r7
 80002b4:	fb07 0013 	mls	r0, r7, r3, r0
 80002b8:	0c25      	lsrs	r5, r4, #16
 80002ba:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 80002be:	fb0e f003 	mul.w	r0, lr, r3
 80002c2:	42a8      	cmp	r0, r5
 80002c4:	d908      	bls.n	80002d8 <__udivmoddi4+0x12c>
 80002c6:	eb1c 0505 	adds.w	r5, ip, r5
 80002ca:	f103 38ff 	add.w	r8, r3, #4294967295
 80002ce:	d202      	bcs.n	80002d6 <__udivmoddi4+0x12a>
 80002d0:	42a8      	cmp	r0, r5
 80002d2:	f200 80ce 	bhi.w	8000472 <__udivmoddi4+0x2c6>
 80002d6:	4643      	mov	r3, r8
 80002d8:	1a2d      	subs	r5, r5, r0
 80002da:	fbb5 f0f7 	udiv	r0, r5, r7
 80002de:	fb07 5510 	mls	r5, r7, r0, r5
 80002e2:	fb0e fe00 	mul.w	lr, lr, r0
 80002e6:	b2a4      	uxth	r4, r4
 80002e8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80002ec:	45a6      	cmp	lr, r4
 80002ee:	d908      	bls.n	8000302 <__udivmoddi4+0x156>
 80002f0:	eb1c 0404 	adds.w	r4, ip, r4
 80002f4:	f100 35ff 	add.w	r5, r0, #4294967295
 80002f8:	d202      	bcs.n	8000300 <__udivmoddi4+0x154>
 80002fa:	45a6      	cmp	lr, r4
 80002fc:	f200 80b6 	bhi.w	800046c <__udivmoddi4+0x2c0>
 8000300:	4628      	mov	r0, r5
 8000302:	eba4 040e 	sub.w	r4, r4, lr
 8000306:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800030a:	e79e      	b.n	800024a <__udivmoddi4+0x9e>
 800030c:	f1c1 0720 	rsb	r7, r1, #32
 8000310:	408b      	lsls	r3, r1
 8000312:	fa22 fc07 	lsr.w	ip, r2, r7
 8000316:	ea4c 0c03 	orr.w	ip, ip, r3
 800031a:	fa25 fa07 	lsr.w	sl, r5, r7
 800031e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000322:	fbba f8f9 	udiv	r8, sl, r9
 8000326:	fa20 f307 	lsr.w	r3, r0, r7
 800032a:	fb09 aa18 	mls	sl, r9, r8, sl
 800032e:	408d      	lsls	r5, r1
 8000330:	fa1f fe8c 	uxth.w	lr, ip
 8000334:	431d      	orrs	r5, r3
 8000336:	fa00 f301 	lsl.w	r3, r0, r1
 800033a:	fb08 f00e 	mul.w	r0, r8, lr
 800033e:	0c2c      	lsrs	r4, r5, #16
 8000340:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000344:	42a0      	cmp	r0, r4
 8000346:	fa02 f201 	lsl.w	r2, r2, r1
 800034a:	d90b      	bls.n	8000364 <__udivmoddi4+0x1b8>
 800034c:	eb1c 0404 	adds.w	r4, ip, r4
 8000350:	f108 3aff 	add.w	sl, r8, #4294967295
 8000354:	f080 8088 	bcs.w	8000468 <__udivmoddi4+0x2bc>
 8000358:	42a0      	cmp	r0, r4
 800035a:	f240 8085 	bls.w	8000468 <__udivmoddi4+0x2bc>
 800035e:	f1a8 0802 	sub.w	r8, r8, #2
 8000362:	4464      	add	r4, ip
 8000364:	1a24      	subs	r4, r4, r0
 8000366:	fbb4 f0f9 	udiv	r0, r4, r9
 800036a:	fb09 4410 	mls	r4, r9, r0, r4
 800036e:	fb00 fe0e 	mul.w	lr, r0, lr
 8000372:	b2ad      	uxth	r5, r5
 8000374:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000378:	45a6      	cmp	lr, r4
 800037a:	d908      	bls.n	800038e <__udivmoddi4+0x1e2>
 800037c:	eb1c 0404 	adds.w	r4, ip, r4
 8000380:	f100 35ff 	add.w	r5, r0, #4294967295
 8000384:	d26c      	bcs.n	8000460 <__udivmoddi4+0x2b4>
 8000386:	45a6      	cmp	lr, r4
 8000388:	d96a      	bls.n	8000460 <__udivmoddi4+0x2b4>
 800038a:	3802      	subs	r0, #2
 800038c:	4464      	add	r4, ip
 800038e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000392:	fba0 9502 	umull	r9, r5, r0, r2
 8000396:	eba4 040e 	sub.w	r4, r4, lr
 800039a:	42ac      	cmp	r4, r5
 800039c:	46c8      	mov	r8, r9
 800039e:	46ae      	mov	lr, r5
 80003a0:	d356      	bcc.n	8000450 <__udivmoddi4+0x2a4>
 80003a2:	d053      	beq.n	800044c <__udivmoddi4+0x2a0>
 80003a4:	2e00      	cmp	r6, #0
 80003a6:	d069      	beq.n	800047c <__udivmoddi4+0x2d0>
 80003a8:	ebb3 0208 	subs.w	r2, r3, r8
 80003ac:	eb64 040e 	sbc.w	r4, r4, lr
 80003b0:	fa22 f301 	lsr.w	r3, r2, r1
 80003b4:	fa04 f707 	lsl.w	r7, r4, r7
 80003b8:	431f      	orrs	r7, r3
 80003ba:	40cc      	lsrs	r4, r1
 80003bc:	e9c6 7400 	strd	r7, r4, [r6]
 80003c0:	2100      	movs	r1, #0
 80003c2:	e747      	b.n	8000254 <__udivmoddi4+0xa8>
 80003c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80003c8:	f1c2 0120 	rsb	r1, r2, #32
 80003cc:	fa25 f301 	lsr.w	r3, r5, r1
 80003d0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003d4:	fa20 f101 	lsr.w	r1, r0, r1
 80003d8:	4095      	lsls	r5, r2
 80003da:	430d      	orrs	r5, r1
 80003dc:	fbb3 f1f7 	udiv	r1, r3, r7
 80003e0:	fb07 3311 	mls	r3, r7, r1, r3
 80003e4:	fa1f fe8c 	uxth.w	lr, ip
 80003e8:	0c28      	lsrs	r0, r5, #16
 80003ea:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003ee:	fb01 f30e 	mul.w	r3, r1, lr
 80003f2:	4283      	cmp	r3, r0
 80003f4:	fa04 f402 	lsl.w	r4, r4, r2
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x260>
 80003fa:	eb1c 0000 	adds.w	r0, ip, r0
 80003fe:	f101 38ff 	add.w	r8, r1, #4294967295
 8000402:	d22f      	bcs.n	8000464 <__udivmoddi4+0x2b8>
 8000404:	4283      	cmp	r3, r0
 8000406:	d92d      	bls.n	8000464 <__udivmoddi4+0x2b8>
 8000408:	3902      	subs	r1, #2
 800040a:	4460      	add	r0, ip
 800040c:	1ac0      	subs	r0, r0, r3
 800040e:	fbb0 f3f7 	udiv	r3, r0, r7
 8000412:	fb07 0013 	mls	r0, r7, r3, r0
 8000416:	b2ad      	uxth	r5, r5
 8000418:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 800041c:	fb03 f00e 	mul.w	r0, r3, lr
 8000420:	42a8      	cmp	r0, r5
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x28a>
 8000424:	eb1c 0505 	adds.w	r5, ip, r5
 8000428:	f103 38ff 	add.w	r8, r3, #4294967295
 800042c:	d216      	bcs.n	800045c <__udivmoddi4+0x2b0>
 800042e:	42a8      	cmp	r0, r5
 8000430:	d914      	bls.n	800045c <__udivmoddi4+0x2b0>
 8000432:	3b02      	subs	r3, #2
 8000434:	4465      	add	r5, ip
 8000436:	1a28      	subs	r0, r5, r0
 8000438:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800043c:	e738      	b.n	80002b0 <__udivmoddi4+0x104>
 800043e:	4631      	mov	r1, r6
 8000440:	4630      	mov	r0, r6
 8000442:	e707      	b.n	8000254 <__udivmoddi4+0xa8>
 8000444:	462f      	mov	r7, r5
 8000446:	e6e4      	b.n	8000212 <__udivmoddi4+0x66>
 8000448:	4618      	mov	r0, r3
 800044a:	e6f9      	b.n	8000240 <__udivmoddi4+0x94>
 800044c:	454b      	cmp	r3, r9
 800044e:	d2a9      	bcs.n	80003a4 <__udivmoddi4+0x1f8>
 8000450:	ebb9 0802 	subs.w	r8, r9, r2
 8000454:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000458:	3801      	subs	r0, #1
 800045a:	e7a3      	b.n	80003a4 <__udivmoddi4+0x1f8>
 800045c:	4643      	mov	r3, r8
 800045e:	e7ea      	b.n	8000436 <__udivmoddi4+0x28a>
 8000460:	4628      	mov	r0, r5
 8000462:	e794      	b.n	800038e <__udivmoddi4+0x1e2>
 8000464:	4641      	mov	r1, r8
 8000466:	e7d1      	b.n	800040c <__udivmoddi4+0x260>
 8000468:	46d0      	mov	r8, sl
 800046a:	e77b      	b.n	8000364 <__udivmoddi4+0x1b8>
 800046c:	4464      	add	r4, ip
 800046e:	3802      	subs	r0, #2
 8000470:	e747      	b.n	8000302 <__udivmoddi4+0x156>
 8000472:	3b02      	subs	r3, #2
 8000474:	4465      	add	r5, ip
 8000476:	e72f      	b.n	80002d8 <__udivmoddi4+0x12c>
 8000478:	4608      	mov	r0, r1
 800047a:	e706      	b.n	800028a <__udivmoddi4+0xde>
 800047c:	4631      	mov	r1, r6
 800047e:	e6e9      	b.n	8000254 <__udivmoddi4+0xa8>

08000480 <__aeabi_idiv0>:
 8000480:	4770      	bx	lr
 8000482:	bf00      	nop

08000484 <espera>:
void espera(int time)
{
 8000484:	b480      	push	{r7}
 8000486:	b085      	sub	sp, #20
 8000488:	af00      	add	r7, sp, #0
 800048a:	6078      	str	r0, [r7, #4]
  int i;
  for (i = 0; i < time; i++);
 800048c:	2300      	movs	r3, #0
 800048e:	60fb      	str	r3, [r7, #12]
 8000490:	e002      	b.n	8000498 <espera+0x14>
 8000492:	68fb      	ldr	r3, [r7, #12]
 8000494:	3301      	adds	r3, #1
 8000496:	60fb      	str	r3, [r7, #12]
 8000498:	68fa      	ldr	r2, [r7, #12]
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	429a      	cmp	r2, r3
 800049e:	dbf8      	blt.n	8000492 <espera+0xe>
}
 80004a0:	bf00      	nop
 80004a2:	bf00      	nop
 80004a4:	3714      	adds	r7, #20
 80004a6:	46bd      	mov	sp, r7
 80004a8:	bc80      	pop	{r7}
 80004aa:	4770      	bx	lr

080004ac <random_num>:
  *(chain + 6) = 0;
}

// Credit goes to GeeksForGeeks - https://www.geeksforgeeks.org/generating-random-number-range-c/
int random_num(int lower_limit, int upper_limit)
{
 80004ac:	b580      	push	{r7, lr}
 80004ae:	b084      	sub	sp, #16
 80004b0:	af00      	add	r7, sp, #0
 80004b2:	6078      	str	r0, [r7, #4]
 80004b4:	6039      	str	r1, [r7, #0]
  int num = (rand() % (upper_limit - lower_limit + 1)) + lower_limit;
 80004b6:	f003 fe61 	bl	800417c <rand>
 80004ba:	4602      	mov	r2, r0
 80004bc:	6839      	ldr	r1, [r7, #0]
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	1acb      	subs	r3, r1, r3
 80004c2:	3301      	adds	r3, #1
 80004c4:	fb92 f1f3 	sdiv	r1, r2, r3
 80004c8:	fb01 f303 	mul.w	r3, r1, r3
 80004cc:	1ad3      	subs	r3, r2, r3
 80004ce:	687a      	ldr	r2, [r7, #4]
 80004d0:	4413      	add	r3, r2
 80004d2:	60fb      	str	r3, [r7, #12]
  return num;
 80004d4:	68fb      	ldr	r3, [r7, #12]
}
 80004d6:	4618      	mov	r0, r3
 80004d8:	3710      	adds	r7, #16
 80004da:	46bd      	mov	sp, r7
 80004dc:	bd80      	pop	{r7, pc}
	...

080004e0 <EXTI0_IRQHandler>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
//INTERRUPTS
void EXTI0_IRQHandler(void)
{
 80004e0:	b480      	push	{r7}
 80004e2:	af00      	add	r7, sp, #0
  // USER BUTTON is pressed, a rising edge is detected in PA0
  if ((EXTI->PR&BIT_0) != 0) // Is EXTI0 flag on? //0000000000000001 in the Pending Register of ISER[0]
 80004e4:	4b0d      	ldr	r3, [pc, #52]	; (800051c <EXTI0_IRQHandler+0x3c>)
 80004e6:	695b      	ldr	r3, [r3, #20]
 80004e8:	f003 0301 	and.w	r3, r3, #1
 80004ec:	2b00      	cmp	r3, #0
 80004ee:	d00b      	beq.n	8000508 <EXTI0_IRQHandler+0x28>
  {
	  game++; //If at GAME 1, proceed to GAME 2
 80004f0:	4b0b      	ldr	r3, [pc, #44]	; (8000520 <EXTI0_IRQHandler+0x40>)
 80004f2:	681b      	ldr	r3, [r3, #0]
 80004f4:	3301      	adds	r3, #1
 80004f6:	4a0a      	ldr	r2, [pc, #40]	; (8000520 <EXTI0_IRQHandler+0x40>)
 80004f8:	6013      	str	r3, [r2, #0]
	  if (game > 2) game = 1; //Reset to 1 after requesting change from GAME 2
 80004fa:	4b09      	ldr	r3, [pc, #36]	; (8000520 <EXTI0_IRQHandler+0x40>)
 80004fc:	681b      	ldr	r3, [r3, #0]
 80004fe:	2b02      	cmp	r3, #2
 8000500:	d902      	bls.n	8000508 <EXTI0_IRQHandler+0x28>
 8000502:	4b07      	ldr	r3, [pc, #28]	; (8000520 <EXTI0_IRQHandler+0x40>)
 8000504:	2201      	movs	r2, #1
 8000506:	601a      	str	r2, [r3, #0]
  }
  EXTI->PR |= (1 << 6); // Clear EXTI0 flag (writes a 1 in PR0 pos)
 8000508:	4b04      	ldr	r3, [pc, #16]	; (800051c <EXTI0_IRQHandler+0x3c>)
 800050a:	695b      	ldr	r3, [r3, #20]
 800050c:	4a03      	ldr	r2, [pc, #12]	; (800051c <EXTI0_IRQHandler+0x3c>)
 800050e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000512:	6153      	str	r3, [r2, #20]
  //Clear flag must be out of condition so it never hangs if condition is not met
}
 8000514:	bf00      	nop
 8000516:	46bd      	mov	sp, r7
 8000518:	bc80      	pop	{r7}
 800051a:	4770      	bx	lr
 800051c:	40010400 	.word	0x40010400
 8000520:	20000000 	.word	0x20000000

08000524 <EXTI9_5_IRQHandler>:

// NVIC->ISER[0] pin 23 for EXTIs 9 to 5
void EXTI9_5_IRQHandler(void) //ISR for EXTI7 & EXTI6
{
 8000524:	b480      	push	{r7}
 8000526:	af00      	add	r7, sp, #0
  if (((EXTI->PR&BIT_7) || (EXTI->PR&BIT_6)) != 0) //most general aproach --> (EXTI->PR != 0)
 8000528:	4b1d      	ldr	r3, [pc, #116]	; (80005a0 <EXTI9_5_IRQHandler+0x7c>)
 800052a:	695b      	ldr	r3, [r3, #20]
 800052c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000530:	2b00      	cmp	r3, #0
 8000532:	d105      	bne.n	8000540 <EXTI9_5_IRQHandler+0x1c>
 8000534:	4b1a      	ldr	r3, [pc, #104]	; (80005a0 <EXTI9_5_IRQHandler+0x7c>)
 8000536:	695b      	ldr	r3, [r3, #20]
 8000538:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800053c:	2b00      	cmp	r3, #0
 800053e:	d001      	beq.n	8000544 <EXTI9_5_IRQHandler+0x20>
 8000540:	2301      	movs	r3, #1
 8000542:	e000      	b.n	8000546 <EXTI9_5_IRQHandler+0x22>
 8000544:	2300      	movs	r3, #0
 8000546:	2b00      	cmp	r3, #0
 8000548:	d019      	beq.n	800057e <EXTI9_5_IRQHandler+0x5a>
  {
    // BUTTON 1 is pressed, a rising edge is detected in PB7
    if (EXTI->PR & (1 << 7) && (playing == 1)) // 00000000010000000 in pending register of ISER[0]
 800054a:	4b15      	ldr	r3, [pc, #84]	; (80005a0 <EXTI9_5_IRQHandler+0x7c>)
 800054c:	695b      	ldr	r3, [r3, #20]
 800054e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000552:	2b00      	cmp	r3, #0
 8000554:	d006      	beq.n	8000564 <EXTI9_5_IRQHandler+0x40>
 8000556:	4b13      	ldr	r3, [pc, #76]	; (80005a4 <EXTI9_5_IRQHandler+0x80>)
 8000558:	681b      	ldr	r3, [r3, #0]
 800055a:	2b01      	cmp	r3, #1
 800055c:	d102      	bne.n	8000564 <EXTI9_5_IRQHandler+0x40>
    {
      winner = 1;
 800055e:	4b12      	ldr	r3, [pc, #72]	; (80005a8 <EXTI9_5_IRQHandler+0x84>)
 8000560:	2201      	movs	r2, #1
 8000562:	601a      	str	r2, [r3, #0]
    }
    // BUTTON 2 is pressed, a rising edge is detected in PB6
    if (EXTI->PR & (1 << 6) && (playing == 1)) // 00000000001000000 in pending register
 8000564:	4b0e      	ldr	r3, [pc, #56]	; (80005a0 <EXTI9_5_IRQHandler+0x7c>)
 8000566:	695b      	ldr	r3, [r3, #20]
 8000568:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800056c:	2b00      	cmp	r3, #0
 800056e:	d006      	beq.n	800057e <EXTI9_5_IRQHandler+0x5a>
 8000570:	4b0c      	ldr	r3, [pc, #48]	; (80005a4 <EXTI9_5_IRQHandler+0x80>)
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	2b01      	cmp	r3, #1
 8000576:	d102      	bne.n	800057e <EXTI9_5_IRQHandler+0x5a>
    {
      winner = 2;
 8000578:	4b0b      	ldr	r3, [pc, #44]	; (80005a8 <EXTI9_5_IRQHandler+0x84>)
 800057a:	2202      	movs	r2, #2
 800057c:	601a      	str	r2, [r3, #0]
    }
  }
  //Always clear flags to avoid hanging
  EXTI->PR |= (1 << 7); // Clear the EXTI7 flag (writes a 1 in PR7)
 800057e:	4b08      	ldr	r3, [pc, #32]	; (80005a0 <EXTI9_5_IRQHandler+0x7c>)
 8000580:	695b      	ldr	r3, [r3, #20]
 8000582:	4a07      	ldr	r2, [pc, #28]	; (80005a0 <EXTI9_5_IRQHandler+0x7c>)
 8000584:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000588:	6153      	str	r3, [r2, #20]
  EXTI->PR |= (1 << 6); // Clear the EXTI6 flag
 800058a:	4b05      	ldr	r3, [pc, #20]	; (80005a0 <EXTI9_5_IRQHandler+0x7c>)
 800058c:	695b      	ldr	r3, [r3, #20]
 800058e:	4a04      	ldr	r2, [pc, #16]	; (80005a0 <EXTI9_5_IRQHandler+0x7c>)
 8000590:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000594:	6153      	str	r3, [r2, #20]
}
 8000596:	bf00      	nop
 8000598:	46bd      	mov	sp, r7
 800059a:	bc80      	pop	{r7}
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop
 80005a0:	40010400 	.word	0x40010400
 80005a4:	2000016c 	.word	0x2000016c
 80005a8:	20000168 	.word	0x20000168

080005ac <TIM3_IRQHandler>:

//TIMERS
//timers TOC timer 3 ch4
void TIM3_IRQHandler(void)
{
 80005ac:	b480      	push	{r7}
 80005ae:	af00      	add	r7, sp, #0
    default:
      break;
    }
  }
*/
}
 80005b0:	bf00      	nop
 80005b2:	46bd      	mov	sp, r7
 80005b4:	bc80      	pop	{r7}
 80005b6:	4770      	bx	lr

080005b8 <TIM4_IRQHandler>:
//timers TIC timer 4 ch1 and ch2
void TIM4_IRQHandler(void)
{
 80005b8:	b480      	push	{r7}
 80005ba:	af00      	add	r7, sp, #0

}
 80005bc:	bf00      	nop
 80005be:	46bd      	mov	sp, r7
 80005c0:	bc80      	pop	{r7}
 80005c2:	4770      	bx	lr

080005c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005c8:	f001 fd07 	bl	8001fda <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005cc:	f000 fa80 	bl	8000ad0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005d0:	f000 fbc8 	bl	8000d64 <MX_GPIO_Init>
  MX_ADC_Init();
 80005d4:	f000 fae4 	bl	8000ba0 <MX_ADC_Init>
  MX_LCD_Init();
 80005d8:	f000 fb3c 	bl	8000c54 <MX_LCD_Init>
  MX_TS_Init();
 80005dc:	f000 fbbc 	bl	8000d58 <MX_TS_Init>
  MX_TIM4_Init();
 80005e0:	f000 fb6c 	bl	8000cbc <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  //DECLARATION OF PERIPHERALS WE WILL USE

  //LCD Setup
  BSP_LCD_GLASS_Init();
 80005e4:	f000 fc1e 	bl	8000e24 <BSP_LCD_GLASS_Init>
  BSP_LCD_GLASS_BarLevelConfig(0);
 80005e8:	2000      	movs	r0, #0
 80005ea:	f000 fc53 	bl	8000e94 <BSP_LCD_GLASS_BarLevelConfig>
  BSP_LCD_GLASS_Clear();
 80005ee:	f001 f89b 	bl	8001728 <BSP_LCD_GLASS_Clear>

  //Pins + their EXTIs - I/O
  /* PB0 ---------------------------------------------------------------------*/
  //PA0 (USER BUTTON) - digital input (00)
  GPIOA->MODER &= ~(1 << (0*2 + 1));
 80005f2:	4b9a      	ldr	r3, [pc, #616]	; (800085c <main+0x298>)
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	4a99      	ldr	r2, [pc, #612]	; (800085c <main+0x298>)
 80005f8:	f023 0302 	bic.w	r3, r3, #2
 80005fc:	6013      	str	r3, [r2, #0]
  GPIOA->MODER &= ~(1 << (0*2));
 80005fe:	4b97      	ldr	r3, [pc, #604]	; (800085c <main+0x298>)
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	4a96      	ldr	r2, [pc, #600]	; (800085c <main+0x298>)
 8000604:	f023 0301 	bic.w	r3, r3, #1
 8000608:	6013      	str	r3, [r2, #0]
  //EXTI0
  SYSCFG->EXTICR[0] = 0000; // Linking EXTI0 to GPIOA (PA0 = USER BUTTON) - all zeros mean GPIOA
 800060a:	4b95      	ldr	r3, [pc, #596]	; (8000860 <main+0x29c>)
 800060c:	2200      	movs	r2, #0
 800060e:	609a      	str	r2, [r3, #8]
  EXTI->RTSR |= BIT_0; // Enables rising edge in EXTI0
 8000610:	4b94      	ldr	r3, [pc, #592]	; (8000864 <main+0x2a0>)
 8000612:	689b      	ldr	r3, [r3, #8]
 8000614:	4a93      	ldr	r2, [pc, #588]	; (8000864 <main+0x2a0>)
 8000616:	f043 0301 	orr.w	r3, r3, #1
 800061a:	6093      	str	r3, [r2, #8]
  EXTI->FTSR &= ~(BIT_0); // Disables falling edge in EXTI0
 800061c:	4b91      	ldr	r3, [pc, #580]	; (8000864 <main+0x2a0>)
 800061e:	68db      	ldr	r3, [r3, #12]
 8000620:	4a90      	ldr	r2, [pc, #576]	; (8000864 <main+0x2a0>)
 8000622:	f023 0301 	bic.w	r3, r3, #1
 8000626:	60d3      	str	r3, [r2, #12]
  EXTI->IMR |= BIT_0; // Enables the Interrupt (i.e. the event) (IMR = Interrupt Mask Register)
 8000628:	4b8e      	ldr	r3, [pc, #568]	; (8000864 <main+0x2a0>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	4a8d      	ldr	r2, [pc, #564]	; (8000864 <main+0x2a0>)
 800062e:	f043 0301 	orr.w	r3, r3, #1
 8000632:	6013      	str	r3, [r2, #0]
  NVIC->ISER[0] |= (1 << 6); //Enables EXTI0 in the NVICs ISER[0]s position 6
 8000634:	4b8c      	ldr	r3, [pc, #560]	; (8000868 <main+0x2a4>)
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	4a8b      	ldr	r2, [pc, #556]	; (8000868 <main+0x2a4>)
 800063a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800063e:	6013      	str	r3, [r2, #0]
  
  //USING I/O PINS 7 & 6 FOR PLAYER BUTTONS 1 & 2 RESPECTIVELY
  /* PB7 ---------------------------------------------------------------------*/
  //PB7 (BUTTON 1) - digital input (00)
  //Set PB7 to 10 for Alternate Functions (AFs)
  GPIOB->MODER |= (1 << (7*2 + 1));
 8000640:	4b8a      	ldr	r3, [pc, #552]	; (800086c <main+0x2a8>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	4a89      	ldr	r2, [pc, #548]	; (800086c <main+0x2a8>)
 8000646:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800064a:	6013      	str	r3, [r2, #0]
  GPIOB->MODER &= ~(1 << (7*2));
 800064c:	4b87      	ldr	r3, [pc, #540]	; (800086c <main+0x2a8>)
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	4a86      	ldr	r2, [pc, #536]	; (800086c <main+0x2a8>)
 8000652:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000656:	6013      	str	r3, [r2, #0]
  //AF for TIM4_CH2
  GPIOB->AFR[0] |= (0x02 << (7*4)); // Writes 0010 in AFRL7
 8000658:	4b84      	ldr	r3, [pc, #528]	; (800086c <main+0x2a8>)
 800065a:	6a1b      	ldr	r3, [r3, #32]
 800065c:	4a83      	ldr	r2, [pc, #524]	; (800086c <main+0x2a8>)
 800065e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000662:	6213      	str	r3, [r2, #32]
  //WE NEED INTERNAL RESISTORS - pull-up OR pull-down ?
  //We chose pull-up: a constant 1 unless we press, then its shorted to GND
  //Set up with pull-up resistor (01)
  GPIOB->PUPDR &= ~(1 << (7*2 + 1));
 8000664:	4b81      	ldr	r3, [pc, #516]	; (800086c <main+0x2a8>)
 8000666:	68db      	ldr	r3, [r3, #12]
 8000668:	4a80      	ldr	r2, [pc, #512]	; (800086c <main+0x2a8>)
 800066a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800066e:	60d3      	str	r3, [r2, #12]
  GPIOB->PUPDR |= (1 << (7*2));
 8000670:	4b7e      	ldr	r3, [pc, #504]	; (800086c <main+0x2a8>)
 8000672:	68db      	ldr	r3, [r3, #12]
 8000674:	4a7d      	ldr	r2, [pc, #500]	; (800086c <main+0x2a8>)
 8000676:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800067a:	60d3      	str	r3, [r2, #12]
  //EXTI7
  SYSCFG->EXTICR[1] |= BIT_12; // Linking EXTI7 to GPIOB (PB7 = BUTTON 1)
 800067c:	4b78      	ldr	r3, [pc, #480]	; (8000860 <main+0x29c>)
 800067e:	68db      	ldr	r3, [r3, #12]
 8000680:	4a77      	ldr	r2, [pc, #476]	; (8000860 <main+0x29c>)
 8000682:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000686:	60d3      	str	r3, [r2, #12]
                    // Sets a 1 in bit 12 see page 145 of the manual
  EXTI->RTSR &= ~(BIT_7); // Disables rising edge in EXTI7
 8000688:	4b76      	ldr	r3, [pc, #472]	; (8000864 <main+0x2a0>)
 800068a:	689b      	ldr	r3, [r3, #8]
 800068c:	4a75      	ldr	r2, [pc, #468]	; (8000864 <main+0x2a0>)
 800068e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000692:	6093      	str	r3, [r2, #8]
  EXTI->FTSR |= BIT_7; // Enables falling edge in EXTI7
 8000694:	4b73      	ldr	r3, [pc, #460]	; (8000864 <main+0x2a0>)
 8000696:	68db      	ldr	r3, [r3, #12]
 8000698:	4a72      	ldr	r2, [pc, #456]	; (8000864 <main+0x2a0>)
 800069a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800069e:	60d3      	str	r3, [r2, #12]
  EXTI->IMR |= BIT_7; // Enables the interrupt
 80006a0:	4b70      	ldr	r3, [pc, #448]	; (8000864 <main+0x2a0>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	4a6f      	ldr	r2, [pc, #444]	; (8000864 <main+0x2a0>)
 80006a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80006aa:	6013      	str	r3, [r2, #0]
  NVIC->ISER[0] |= (1 << 23); // EXTI7 has position 23 in ISER[0]
 80006ac:	4b6e      	ldr	r3, [pc, #440]	; (8000868 <main+0x2a4>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	4a6d      	ldr	r2, [pc, #436]	; (8000868 <main+0x2a4>)
 80006b2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80006b6:	6013      	str	r3, [r2, #0]

  /* PB6 ---------------------------------------------------------------------*/
  //PB6 (BUTTON 2) - digital input (00)
  //TIM4_CH1
  //Set PB6 to 10 for AFs
  GPIOB->MODER |= (1 << (6*2 + 1));
 80006b8:	4b6c      	ldr	r3, [pc, #432]	; (800086c <main+0x2a8>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	4a6b      	ldr	r2, [pc, #428]	; (800086c <main+0x2a8>)
 80006be:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80006c2:	6013      	str	r3, [r2, #0]
  GPIOB->MODER &= ~(1 << (6*2));
 80006c4:	4b69      	ldr	r3, [pc, #420]	; (800086c <main+0x2a8>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	4a68      	ldr	r2, [pc, #416]	; (800086c <main+0x2a8>)
 80006ca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80006ce:	6013      	str	r3, [r2, #0]
  //Set up with pull-up resistor (01)
  GPIOB->PUPDR &= ~(1 << (6*2 + 1));
 80006d0:	4b66      	ldr	r3, [pc, #408]	; (800086c <main+0x2a8>)
 80006d2:	68db      	ldr	r3, [r3, #12]
 80006d4:	4a65      	ldr	r2, [pc, #404]	; (800086c <main+0x2a8>)
 80006d6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80006da:	60d3      	str	r3, [r2, #12]
  GPIOB->PUPDR |= (1 << (6*2));
 80006dc:	4b63      	ldr	r3, [pc, #396]	; (800086c <main+0x2a8>)
 80006de:	68db      	ldr	r3, [r3, #12]
 80006e0:	4a62      	ldr	r2, [pc, #392]	; (800086c <main+0x2a8>)
 80006e2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80006e6:	60d3      	str	r3, [r2, #12]
  //AF for TIM4_CH1
  GPIOB->AFR[0] |= (0x02 << (6*4)); // Writes 0010 in AFRL6
 80006e8:	4b60      	ldr	r3, [pc, #384]	; (800086c <main+0x2a8>)
 80006ea:	6a1b      	ldr	r3, [r3, #32]
 80006ec:	4a5f      	ldr	r2, [pc, #380]	; (800086c <main+0x2a8>)
 80006ee:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80006f2:	6213      	str	r3, [r2, #32]
  //EXTI6
  SYSCFG->EXTICR[1] |= BIT_8; // Linking EXTI6 to GPIOB (PB6 = BUTTON 2)
 80006f4:	4b5a      	ldr	r3, [pc, #360]	; (8000860 <main+0x29c>)
 80006f6:	68db      	ldr	r3, [r3, #12]
 80006f8:	4a59      	ldr	r2, [pc, #356]	; (8000860 <main+0x29c>)
 80006fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80006fe:	60d3      	str	r3, [r2, #12]
                    // Sets a 1 in bit 8 see page 145 of the manual
  EXTI->RTSR &= ~(BIT_6); // Disables rising edge in EXTI6
 8000700:	4b58      	ldr	r3, [pc, #352]	; (8000864 <main+0x2a0>)
 8000702:	689b      	ldr	r3, [r3, #8]
 8000704:	4a57      	ldr	r2, [pc, #348]	; (8000864 <main+0x2a0>)
 8000706:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800070a:	6093      	str	r3, [r2, #8]
  EXTI->FTSR |= BIT_6; // Enables falling edge in EXTI6
 800070c:	4b55      	ldr	r3, [pc, #340]	; (8000864 <main+0x2a0>)
 800070e:	68db      	ldr	r3, [r3, #12]
 8000710:	4a54      	ldr	r2, [pc, #336]	; (8000864 <main+0x2a0>)
 8000712:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000716:	60d3      	str	r3, [r2, #12]
  EXTI->IMR |= BIT_6; // Enables the interrupt
 8000718:	4b52      	ldr	r3, [pc, #328]	; (8000864 <main+0x2a0>)
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	4a51      	ldr	r2, [pc, #324]	; (8000864 <main+0x2a0>)
 800071e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000722:	6013      	str	r3, [r2, #0]
  NVIC->ISER[0] |= (1 << 23); // EXTI6 & 7 have position 23 in the NVIC, since
 8000724:	4b50      	ldr	r3, [pc, #320]	; (8000868 <main+0x2a4>)
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	4a4f      	ldr	r2, [pc, #316]	; (8000868 <main+0x2a4>)
 800072a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800072e:	6013      	str	r3, [r2, #0]

  //TIMERS
  /* TIM3 --------------------------------------------------------------------*/
  //No pin assignment, we just plainly use it for the TOC
  //SET-UP for TIMs 3, CH3 & CH4 - TOCs, for random LED off and TBD
  TIM3->CR1 = 0x0000; // ON IN CODE BELOW
 8000730:	4b4f      	ldr	r3, [pc, #316]	; (8000870 <main+0x2ac>)
 8000732:	2200      	movs	r2, #0
 8000734:	601a      	str	r2, [r3, #0]
  TIM3->CR2 = 0x0000; // Always set to 0
 8000736:	4b4e      	ldr	r3, [pc, #312]	; (8000870 <main+0x2ac>)
 8000738:	2200      	movs	r2, #0
 800073a:	605a      	str	r2, [r3, #4]
  TIM3->SMCR = 0x0000; // Always set to 0
 800073c:	4b4c      	ldr	r3, [pc, #304]	; (8000870 <main+0x2ac>)
 800073e:	2200      	movs	r2, #0
 8000740:	609a      	str	r2, [r3, #8]
  TIM3->PSC = 32000;
 8000742:	4b4b      	ldr	r3, [pc, #300]	; (8000870 <main+0x2ac>)
 8000744:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 8000748:	629a      	str	r2, [r3, #40]	; 0x28
  TIM3->CNT = 0;
 800074a:	4b49      	ldr	r3, [pc, #292]	; (8000870 <main+0x2ac>)
 800074c:	2200      	movs	r2, #0
 800074e:	625a      	str	r2, [r3, #36]	; 0x24
  TIM3->ARR = 0xFFFF; //USED IN PWN
 8000750:	4b47      	ldr	r3, [pc, #284]	; (8000870 <main+0x2ac>)
 8000752:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000756:	62da      	str	r2, [r3, #44]	; 0x2c
  TIM3->CCMR1 = 0x0000;  //CCyS = 0 (TOC)
 8000758:	4b45      	ldr	r3, [pc, #276]	; (8000870 <main+0x2ac>)
 800075a:	2200      	movs	r2, #0
 800075c:	619a      	str	r2, [r3, #24]
                         //OCyM = 000 (no external output) 
                         //OCyPE = 0 (no preload)
  TIM3->CCER = 0x0000;   //CCyP = 0 (always in TOC)
 800075e:	4b44      	ldr	r3, [pc, #272]	; (8000870 <main+0x2ac>)
 8000760:	2200      	movs	r2, #0
 8000762:	621a      	str	r2, [r3, #32]
                         //CCyE = (external output disabled)
  TIM3->CCR1 = random_num(0, 10000);
 8000764:	f242 7110 	movw	r1, #10000	; 0x2710
 8000768:	2000      	movs	r0, #0
 800076a:	f7ff fe9f 	bl	80004ac <random_num>
 800076e:	4602      	mov	r2, r0
 8000770:	4b3f      	ldr	r3, [pc, #252]	; (8000870 <main+0x2ac>)
 8000772:	635a      	str	r2, [r3, #52]	; 0x34
  //TIM3->CC1S = 00;
  //TIM3->OC1M = 000; //TOC NO OUTPUT
  TIM3->DIER |= BIT_0; //activated IRQ for channel 1
 8000774:	4b3e      	ldr	r3, [pc, #248]	; (8000870 <main+0x2ac>)
 8000776:	68db      	ldr	r3, [r3, #12]
 8000778:	4a3d      	ldr	r2, [pc, #244]	; (8000870 <main+0x2ac>)
 800077a:	f043 0301 	orr.w	r3, r3, #1
 800077e:	60d3      	str	r3, [r2, #12]
  TIM3->CR1 |= 1; // Set BIT_0 to 1 to activate the timer
 8000780:	4b3b      	ldr	r3, [pc, #236]	; (8000870 <main+0x2ac>)
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	4a3a      	ldr	r2, [pc, #232]	; (8000870 <main+0x2ac>)
 8000786:	f043 0301 	orr.w	r3, r3, #1
 800078a:	6013      	str	r3, [r2, #0]

  /* TIM 4 -------------------------------------------------------------------*/
  //Assigned to PB7 and PB7
  //SET-UP for TIMs 4, CH1 & CH2 - TICs
  TIM4->CR1 = 0x0000; //Set to 0 for Counter OFF - ON IN CODE BELOW
 800078c:	4b39      	ldr	r3, [pc, #228]	; (8000874 <main+0x2b0>)
 800078e:	2200      	movs	r2, #0
 8000790:	601a      	str	r2, [r3, #0]
                      //ARPE off because NOT PWM
  TIM4->CR2 = 0x0000; //Always set to 0
 8000792:	4b38      	ldr	r3, [pc, #224]	; (8000874 <main+0x2b0>)
 8000794:	2200      	movs	r2, #0
 8000796:	605a      	str	r2, [r3, #4]
  TIM4->SMCR = 0x0000; //Always set to 0
 8000798:	4b36      	ldr	r3, [pc, #216]	; (8000874 <main+0x2b0>)
 800079a:	2200      	movs	r2, #0
 800079c:	609a      	str	r2, [r3, #8]
  TIM4->PSC = 31999; //Means fclk/(PSC+1)
 800079e:	4b35      	ldr	r3, [pc, #212]	; (8000874 <main+0x2b0>)
 80007a0:	f647 42ff 	movw	r2, #31999	; 0x7cff
 80007a4:	629a      	str	r2, [r3, #40]	; 0x28
  TIM4->CNT = 0;
 80007a6:	4b33      	ldr	r3, [pc, #204]	; (8000874 <main+0x2b0>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	625a      	str	r2, [r3, #36]	; 0x24
  TIM4->ARR = 0xFFFF; //USED IN PWN
 80007ac:	4b31      	ldr	r3, [pc, #196]	; (8000874 <main+0x2b0>)
 80007ae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80007b2:	62da      	str	r2, [r3, #44]	; 0x2c
  //TIM4->CC3S = 01;
  //TIM4->CC4S = 01;

  //FIXME:
  TIM4->DIER = 0X0000; //No IRQ after succesful comparison -> CCyIE = 0
 80007b4:	4b2f      	ldr	r3, [pc, #188]	; (8000874 <main+0x2b0>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	60da      	str	r2, [r3, #12]
                  //Our max time value will be 10secs

  /* LEDs ---------------------------------------------------------------------*/
  //LED1
  //PA12 (EXTERNAL LED1) - AF
  GPIOA->MODER &= ~(1 << (12*2 + 1));
 80007ba:	4b28      	ldr	r3, [pc, #160]	; (800085c <main+0x298>)
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	4a27      	ldr	r2, [pc, #156]	; (800085c <main+0x298>)
 80007c0:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80007c4:	6013      	str	r3, [r2, #0]
  GPIOA->MODER |= (1 << (12*2));
 80007c6:	4b25      	ldr	r3, [pc, #148]	; (800085c <main+0x298>)
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	4a24      	ldr	r2, [pc, #144]	; (800085c <main+0x298>)
 80007cc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80007d0:	6013      	str	r3, [r2, #0]
  GPIOA->AFR[0] |= (0x02 << (12*4)); // Writes 0010 in AFRL12
 80007d2:	4b22      	ldr	r3, [pc, #136]	; (800085c <main+0x298>)
 80007d4:	4a21      	ldr	r2, [pc, #132]	; (800085c <main+0x298>)
 80007d6:	6a1b      	ldr	r3, [r3, #32]
 80007d8:	6213      	str	r3, [r2, #32]
  //Set up with pull-up resistor (01)
  GPIOA->PUPDR &= ~(1 << (12*2 + 1));
 80007da:	4b20      	ldr	r3, [pc, #128]	; (800085c <main+0x298>)
 80007dc:	68db      	ldr	r3, [r3, #12]
 80007de:	4a1f      	ldr	r2, [pc, #124]	; (800085c <main+0x298>)
 80007e0:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80007e4:	60d3      	str	r3, [r2, #12]
  GPIOA->PUPDR |= (1 << (12*2));
 80007e6:	4b1d      	ldr	r3, [pc, #116]	; (800085c <main+0x298>)
 80007e8:	68db      	ldr	r3, [r3, #12]
 80007ea:	4a1c      	ldr	r2, [pc, #112]	; (800085c <main+0x298>)
 80007ec:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80007f0:	60d3      	str	r3, [r2, #12]
  //LED2
  //PD2 (EXTERNAL LED2) - digital output (01)
  GPIOD->MODER &= ~(1 << (2*2 + 1));
 80007f2:	4b21      	ldr	r3, [pc, #132]	; (8000878 <main+0x2b4>)
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	4a20      	ldr	r2, [pc, #128]	; (8000878 <main+0x2b4>)
 80007f8:	f023 0320 	bic.w	r3, r3, #32
 80007fc:	6013      	str	r3, [r2, #0]
  GPIOD->MODER |= (1 << (2*2));
 80007fe:	4b1e      	ldr	r3, [pc, #120]	; (8000878 <main+0x2b4>)
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	4a1d      	ldr	r2, [pc, #116]	; (8000878 <main+0x2b4>)
 8000804:	f043 0310 	orr.w	r3, r3, #16
 8000808:	6013      	str	r3, [r2, #0]
  //Set up with pull-up resistor (01)
  GPIOD->PUPDR &= ~(1 << (2*2 + 1));
 800080a:	4b1b      	ldr	r3, [pc, #108]	; (8000878 <main+0x2b4>)
 800080c:	68db      	ldr	r3, [r3, #12]
 800080e:	4a1a      	ldr	r2, [pc, #104]	; (8000878 <main+0x2b4>)
 8000810:	f023 0320 	bic.w	r3, r3, #32
 8000814:	60d3      	str	r3, [r2, #12]
  GPIOD->PUPDR |= (1 << (2*2));
 8000816:	4b18      	ldr	r3, [pc, #96]	; (8000878 <main+0x2b4>)
 8000818:	68db      	ldr	r3, [r3, #12]
 800081a:	4a17      	ldr	r2, [pc, #92]	; (8000878 <main+0x2b4>)
 800081c:	f043 0310 	orr.w	r3, r3, #16
 8000820:	60d3      	str	r3, [r2, #12]

    //Global IF condition, so we may immediately switch between games
    //(a WHILE would force us to finish the code execution inside)
    
    //All LEDs shall be initially off - when changing game modes, upon a restart of the main while loop
    GPIOA->BSRR = (1 << 12) << 16;
 8000822:	4b0e      	ldr	r3, [pc, #56]	; (800085c <main+0x298>)
 8000824:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000828:	619a      	str	r2, [r3, #24]
    GPIOD->BSRR = (1 << 2) << 16;
 800082a:	4b13      	ldr	r3, [pc, #76]	; (8000878 <main+0x2b4>)
 800082c:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000830:	619a      	str	r2, [r3, #24]

    //Clear all timer flags to be used
    TIM4->SR = 0; // CLEAR FLAGS
 8000832:	4b10      	ldr	r3, [pc, #64]	; (8000874 <main+0x2b0>)
 8000834:	2200      	movs	r2, #0
 8000836:	611a      	str	r2, [r3, #16]
    TIM3->SR = 0;
 8000838:	4b0d      	ldr	r3, [pc, #52]	; (8000870 <main+0x2ac>)
 800083a:	2200      	movs	r2, #0
 800083c:	611a      	str	r2, [r3, #16]

    if (prev_game != game)
 800083e:	4b0f      	ldr	r3, [pc, #60]	; (800087c <main+0x2b8>)
 8000840:	681a      	ldr	r2, [r3, #0]
 8000842:	4b0f      	ldr	r3, [pc, #60]	; (8000880 <main+0x2bc>)
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	429a      	cmp	r2, r3
 8000848:	f000 8118 	beq.w	8000a7c <main+0x4b8>
    {
      prev_game = game;
 800084c:	4b0c      	ldr	r3, [pc, #48]	; (8000880 <main+0x2bc>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	4a0a      	ldr	r2, [pc, #40]	; (800087c <main+0x2b8>)
 8000852:	6013      	str	r3, [r2, #0]
      switch(game)
 8000854:	4b0a      	ldr	r3, [pc, #40]	; (8000880 <main+0x2bc>)
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	e014      	b.n	8000884 <main+0x2c0>
 800085a:	bf00      	nop
 800085c:	40020000 	.word	0x40020000
 8000860:	40010000 	.word	0x40010000
 8000864:	40010400 	.word	0x40010400
 8000868:	e000e100 	.word	0xe000e100
 800086c:	40020400 	.word	0x40020400
 8000870:	40000400 	.word	0x40000400
 8000874:	40000800 	.word	0x40000800
 8000878:	40020c00 	.word	0x40020c00
 800087c:	20000164 	.word	0x20000164
 8000880:	20000000 	.word	0x20000000
 8000884:	2b01      	cmp	r3, #1
 8000886:	f000 80c7 	beq.w	8000a18 <main+0x454>
 800088a:	2b02      	cmp	r3, #2
 800088c:	f000 80df 	beq.w	8000a4e <main+0x48a>
 8000890:	e0e2      	b.n	8000a58 <main+0x494>
      {
        case 1: // GAME 1 - REACTION TIME
          while (game == 1)
          {
            BSP_LCD_GLASS_Clear(); //Clear LCD
 8000892:	f000 ff49 	bl	8001728 <BSP_LCD_GLASS_Clear>
            BSP_LCD_GLASS_DisplayString((uint8_t*)" GAME1");
 8000896:	487c      	ldr	r0, [pc, #496]	; (8000a88 <main+0x4c4>)
 8000898:	f000 ff1c 	bl	80016d4 <BSP_LCD_GLASS_DisplayString>
            espera(2*sec);
 800089c:	487b      	ldr	r0, [pc, #492]	; (8000a8c <main+0x4c8>)
 800089e:	f7ff fdf1 	bl	8000484 <espera>
            //if (prev_game != game) break;
            //GAME STARTS HERE
            BSP_LCD_GLASS_Clear(); //Not strictly needed since we are printing the same No. of chars to display
 80008a2:	f000 ff41 	bl	8001728 <BSP_LCD_GLASS_Clear>
            BSP_LCD_GLASS_DisplayString((uint8_t*)" READY");
 80008a6:	487a      	ldr	r0, [pc, #488]	; (8000a90 <main+0x4cc>)
 80008a8:	f000 ff14 	bl	80016d4 <BSP_LCD_GLASS_DisplayString>
            espera(2*sec);
 80008ac:	4877      	ldr	r0, [pc, #476]	; (8000a8c <main+0x4c8>)
 80008ae:	f7ff fde9 	bl	8000484 <espera>
            //if (prev_game != game) break;
            BSP_LCD_GLASS_Clear();
 80008b2:	f000 ff39 	bl	8001728 <BSP_LCD_GLASS_Clear>
            BSP_LCD_GLASS_DisplayString((uint8_t*)"  GO");
 80008b6:	4877      	ldr	r0, [pc, #476]	; (8000a94 <main+0x4d0>)
 80008b8:	f000 ff0c 	bl	80016d4 <BSP_LCD_GLASS_DisplayString>
            //if (prev_game != game) break;
            //Waiting for users to input

            //random num generator lower than 10000 (ten thousand) - 10 secs to 

            while ((game == 1) && (winner == 0)) //(game == 1) is also necessary in case we want to change games here
 80008bc:	e053      	b.n	8000966 <main+0x3a2>
            {
              playing = 1;
 80008be:	4b76      	ldr	r3, [pc, #472]	; (8000a98 <main+0x4d4>)
 80008c0:	2201      	movs	r2, #1
 80008c2:	601a      	str	r2, [r3, #0]
              if (prev_game != game) break;  //Not sure if needed
 80008c4:	4b75      	ldr	r3, [pc, #468]	; (8000a9c <main+0x4d8>)
 80008c6:	681a      	ldr	r2, [r3, #0]
 80008c8:	4b75      	ldr	r3, [pc, #468]	; (8000aa0 <main+0x4dc>)
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	429a      	cmp	r2, r3
 80008ce:	d153      	bne.n	8000978 <main+0x3b4>

              //FIXME: review - ask
              //Start counters
              TIM3->CR1 |= 0x0001;   //CEN = 1 Start counter
 80008d0:	4b74      	ldr	r3, [pc, #464]	; (8000aa4 <main+0x4e0>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	4a73      	ldr	r2, [pc, #460]	; (8000aa4 <main+0x4e0>)
 80008d6:	f043 0301 	orr.w	r3, r3, #1
 80008da:	6013      	str	r3, [r2, #0]
              TIM3->EGR |= 0x0001;   //UG = 1->Generate an update event to update all registers 
 80008dc:	4b71      	ldr	r3, [pc, #452]	; (8000aa4 <main+0x4e0>)
 80008de:	695b      	ldr	r3, [r3, #20]
 80008e0:	4a70      	ldr	r2, [pc, #448]	; (8000aa4 <main+0x4e0>)
 80008e2:	f043 0301 	orr.w	r3, r3, #1
 80008e6:	6153      	str	r3, [r2, #20]

              

              //Before 10 secs at ANY time, LED1 ON
              //Random timer reaches zero - led
              while ((TIM3->CNT) != (TIM3->CCR1))
 80008e8:	e005      	b.n	80008f6 <main+0x332>
              {
                if (prev_game != game) break;
 80008ea:	4b6c      	ldr	r3, [pc, #432]	; (8000a9c <main+0x4d8>)
 80008ec:	681a      	ldr	r2, [r3, #0]
 80008ee:	4b6c      	ldr	r3, [pc, #432]	; (8000aa0 <main+0x4dc>)
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	429a      	cmp	r2, r3
 80008f4:	d106      	bne.n	8000904 <main+0x340>
              while ((TIM3->CNT) != (TIM3->CCR1))
 80008f6:	4b6b      	ldr	r3, [pc, #428]	; (8000aa4 <main+0x4e0>)
 80008f8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80008fa:	4b6a      	ldr	r3, [pc, #424]	; (8000aa4 <main+0x4e0>)
 80008fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80008fe:	429a      	cmp	r2, r3
 8000900:	d1f3      	bne.n	80008ea <main+0x326>
 8000902:	e024      	b.n	800094e <main+0x38a>
                if (prev_game != game) break;
 8000904:	bf00      	nop
              }
              while (winner == 0)
 8000906:	e022      	b.n	800094e <main+0x38a>
              {
                while((TIM3->SR&0x0002)==0);
 8000908:	bf00      	nop
 800090a:	4b66      	ldr	r3, [pc, #408]	; (8000aa4 <main+0x4e0>)
 800090c:	691b      	ldr	r3, [r3, #16]
 800090e:	f003 0302 	and.w	r3, r3, #2
 8000912:	2b00      	cmp	r3, #0
 8000914:	d0f9      	beq.n	800090a <main+0x346>
                TIM3->SR &= ~(0x0002);
 8000916:	4b63      	ldr	r3, [pc, #396]	; (8000aa4 <main+0x4e0>)
 8000918:	691b      	ldr	r3, [r3, #16]
 800091a:	4a62      	ldr	r2, [pc, #392]	; (8000aa4 <main+0x4e0>)
 800091c:	f023 0302 	bic.w	r3, r3, #2
 8000920:	6113      	str	r3, [r2, #16]
                GPIOA->BSRR = (1 << 12); // LED ON while no player has pressed their button yet
 8000922:	4b61      	ldr	r3, [pc, #388]	; (8000aa8 <main+0x4e4>)
 8000924:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000928:	619a      	str	r2, [r3, #24]
                  //Start TICs counters
                TIM4->CR1 |= BIT_0;
 800092a:	4b60      	ldr	r3, [pc, #384]	; (8000aac <main+0x4e8>)
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	4a5f      	ldr	r2, [pc, #380]	; (8000aac <main+0x4e8>)
 8000930:	f043 0301 	orr.w	r3, r3, #1
 8000934:	6013      	str	r3, [r2, #0]
                TIM4->EGR |= BIT_0;
 8000936:	4b5d      	ldr	r3, [pc, #372]	; (8000aac <main+0x4e8>)
 8000938:	695b      	ldr	r3, [r3, #20]
 800093a:	4a5c      	ldr	r2, [pc, #368]	; (8000aac <main+0x4e8>)
 800093c:	f043 0301 	orr.w	r3, r3, #1
 8000940:	6153      	str	r3, [r2, #20]
                if (prev_game != game) break;
 8000942:	4b56      	ldr	r3, [pc, #344]	; (8000a9c <main+0x4d8>)
 8000944:	681a      	ldr	r2, [r3, #0]
 8000946:	4b56      	ldr	r3, [pc, #344]	; (8000aa0 <main+0x4dc>)
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	429a      	cmp	r2, r3
 800094c:	d104      	bne.n	8000958 <main+0x394>
              while (winner == 0)
 800094e:	4b58      	ldr	r3, [pc, #352]	; (8000ab0 <main+0x4ec>)
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	2b00      	cmp	r3, #0
 8000954:	d0d8      	beq.n	8000908 <main+0x344>
 8000956:	e000      	b.n	800095a <main+0x396>
                if (prev_game != game) break;
 8000958:	bf00      	nop
              }
              if (prev_game != game) break;
 800095a:	4b50      	ldr	r3, [pc, #320]	; (8000a9c <main+0x4d8>)
 800095c:	681a      	ldr	r2, [r3, #0]
 800095e:	4b50      	ldr	r3, [pc, #320]	; (8000aa0 <main+0x4dc>)
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	429a      	cmp	r2, r3
 8000964:	d10a      	bne.n	800097c <main+0x3b8>
            while ((game == 1) && (winner == 0)) //(game == 1) is also necessary in case we want to change games here
 8000966:	4b4e      	ldr	r3, [pc, #312]	; (8000aa0 <main+0x4dc>)
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	2b01      	cmp	r3, #1
 800096c:	d107      	bne.n	800097e <main+0x3ba>
 800096e:	4b50      	ldr	r3, [pc, #320]	; (8000ab0 <main+0x4ec>)
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	2b00      	cmp	r3, #0
 8000974:	d0a3      	beq.n	80008be <main+0x2fa>
 8000976:	e002      	b.n	800097e <main+0x3ba>
              if (prev_game != game) break;  //Not sure if needed
 8000978:	bf00      	nop
 800097a:	e000      	b.n	800097e <main+0x3ba>
              if (prev_game != game) break;
 800097c:	bf00      	nop
            }

            //WINNER is determined by the interrupts, they will change the var winner to 1 or 2 respectively
            if (winner == 1)
 800097e:	4b4c      	ldr	r3, [pc, #304]	; (8000ab0 <main+0x4ec>)
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	2b01      	cmp	r3, #1
 8000984:	d122      	bne.n	80009cc <main+0x408>
            {
              GPIOA->BSRR = (1 << 12) << 16; //Turn off the LED after a win
 8000986:	4b48      	ldr	r3, [pc, #288]	; (8000aa8 <main+0x4e4>)
 8000988:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800098c:	619a      	str	r2, [r3, #24]
              BSP_LCD_GLASS_Clear();
 800098e:	f000 fecb 	bl	8001728 <BSP_LCD_GLASS_Clear>
              
              //FIXME: review
              //which is tim4->cnt count for ch3 or ch4 ???????
              diff = ((TIM4->CNT) - (TIM3->CCR1));
 8000992:	4b46      	ldr	r3, [pc, #280]	; (8000aac <main+0x4e8>)
 8000994:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000996:	4b43      	ldr	r3, [pc, #268]	; (8000aa4 <main+0x4e0>)
 8000998:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800099a:	1ad3      	subs	r3, r2, r3
 800099c:	4a45      	ldr	r2, [pc, #276]	; (8000ab4 <main+0x4f0>)
 800099e:	6013      	str	r3, [r2, #0]

              diff1 = diff + 10000; //+10000 to always have P1 won (1XXXX
 80009a0:	4b44      	ldr	r3, [pc, #272]	; (8000ab4 <main+0x4f0>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 80009a8:	3310      	adds	r3, #16
 80009aa:	4a43      	ldr	r2, [pc, #268]	; (8000ab8 <main+0x4f4>)
 80009ac:	6013      	str	r3, [r2, #0]
              //p1w = strcat(" 1", (char*) diff);
              //format shall be Y user followed by XXXX milliseconds
              BSP_LCD_GLASS_DisplayString((uint8_t*) diff1);
 80009ae:	4b42      	ldr	r3, [pc, #264]	; (8000ab8 <main+0x4f4>)
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	4618      	mov	r0, r3
 80009b4:	f000 fe8e 	bl	80016d4 <BSP_LCD_GLASS_DisplayString>

              espera(2*sec); //wait so the player acknowledges their win
 80009b8:	4834      	ldr	r0, [pc, #208]	; (8000a8c <main+0x4c8>)
 80009ba:	f7ff fd63 	bl	8000484 <espera>
              winner = 0; //reset winner for future match
 80009be:	4b3c      	ldr	r3, [pc, #240]	; (8000ab0 <main+0x4ec>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	601a      	str	r2, [r3, #0]
              playing = 0;
 80009c4:	4b34      	ldr	r3, [pc, #208]	; (8000a98 <main+0x4d4>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	601a      	str	r2, [r3, #0]
 80009ca:	e025      	b.n	8000a18 <main+0x454>
              //reset timers? or do we reset at the start of each game?
            }
            else if (winner == 2) // We use an else if because we only want ONE winner
 80009cc:	4b38      	ldr	r3, [pc, #224]	; (8000ab0 <main+0x4ec>)
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	2b02      	cmp	r3, #2
 80009d2:	d121      	bne.n	8000a18 <main+0x454>
            {
              GPIOA->BSRR = (1 << 12) << 16;
 80009d4:	4b34      	ldr	r3, [pc, #208]	; (8000aa8 <main+0x4e4>)
 80009d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80009da:	619a      	str	r2, [r3, #24]
              BSP_LCD_GLASS_Clear();
 80009dc:	f000 fea4 	bl	8001728 <BSP_LCD_GLASS_Clear>

              diff = ((TIM4->CNT) - (TIM3->CCR1));
 80009e0:	4b32      	ldr	r3, [pc, #200]	; (8000aac <main+0x4e8>)
 80009e2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80009e4:	4b2f      	ldr	r3, [pc, #188]	; (8000aa4 <main+0x4e0>)
 80009e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80009e8:	1ad3      	subs	r3, r2, r3
 80009ea:	4a32      	ldr	r2, [pc, #200]	; (8000ab4 <main+0x4f0>)
 80009ec:	6013      	str	r3, [r2, #0]
              diff2 = diff + 20000; //+20000 to always have P2 won (2XXXX)
 80009ee:	4b31      	ldr	r3, [pc, #196]	; (8000ab4 <main+0x4f0>)
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	f503 439c 	add.w	r3, r3, #19968	; 0x4e00
 80009f6:	3320      	adds	r3, #32
 80009f8:	4a30      	ldr	r2, [pc, #192]	; (8000abc <main+0x4f8>)
 80009fa:	6013      	str	r3, [r2, #0]
              //char p2w[] = " 2" + diff;
              BSP_LCD_GLASS_DisplayString((uint8_t*) diff2);
 80009fc:	4b2f      	ldr	r3, [pc, #188]	; (8000abc <main+0x4f8>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	4618      	mov	r0, r3
 8000a02:	f000 fe67 	bl	80016d4 <BSP_LCD_GLASS_DisplayString>

              espera(2*sec);
 8000a06:	4821      	ldr	r0, [pc, #132]	; (8000a8c <main+0x4c8>)
 8000a08:	f7ff fd3c 	bl	8000484 <espera>
              winner = 0;
 8000a0c:	4b28      	ldr	r3, [pc, #160]	; (8000ab0 <main+0x4ec>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	601a      	str	r2, [r3, #0]
              playing = 0;
 8000a12:	4b21      	ldr	r3, [pc, #132]	; (8000a98 <main+0x4d4>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	601a      	str	r2, [r3, #0]
          while (game == 1)
 8000a18:	4b21      	ldr	r3, [pc, #132]	; (8000aa0 <main+0x4dc>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	2b01      	cmp	r3, #1
 8000a1e:	f43f af38 	beq.w	8000892 <main+0x2ce>
            }
          }
        break;
 8000a22:	e02c      	b.n	8000a7e <main+0x4ba>

        case 2: // GAME 2 - COUNTDOWN
          while (game == 2)
          {
            //TODO: COUNTDOWN
            BSP_LCD_GLASS_Clear();
 8000a24:	f000 fe80 	bl	8001728 <BSP_LCD_GLASS_Clear>
            BSP_LCD_GLASS_DisplayString((uint8_t*)" GAME2");
 8000a28:	4825      	ldr	r0, [pc, #148]	; (8000ac0 <main+0x4fc>)
 8000a2a:	f000 fe53 	bl	80016d4 <BSP_LCD_GLASS_DisplayString>
            espera(2*sec);
 8000a2e:	4817      	ldr	r0, [pc, #92]	; (8000a8c <main+0x4c8>)
 8000a30:	f7ff fd28 	bl	8000484 <espera>

            //REVIEW BELOW
            //Determine OVERTIME or UNDERTIME with TOC minus TIC
            //undertime if TIM3 hasnt reached 0 so do operation (time_to_zero - input_time)

            BSP_LCD_GLASS_Clear();
 8000a34:	f000 fe78 	bl	8001728 <BSP_LCD_GLASS_Clear>
            BSP_LCD_GLASS_DisplayString((uint8_t*)" READY");
 8000a38:	4815      	ldr	r0, [pc, #84]	; (8000a90 <main+0x4cc>)
 8000a3a:	f000 fe4b 	bl	80016d4 <BSP_LCD_GLASS_DisplayString>
            espera(2*sec);
 8000a3e:	4813      	ldr	r0, [pc, #76]	; (8000a8c <main+0x4c8>)
 8000a40:	f7ff fd20 	bl	8000484 <espera>
            //if (prev_game != game) break;
            BSP_LCD_GLASS_Clear();
 8000a44:	f000 fe70 	bl	8001728 <BSP_LCD_GLASS_Clear>
            BSP_LCD_GLASS_DisplayString((uint8_t*)" SET");
 8000a48:	481e      	ldr	r0, [pc, #120]	; (8000ac4 <main+0x500>)
 8000a4a:	f000 fe43 	bl	80016d4 <BSP_LCD_GLASS_DisplayString>
          while (game == 2)
 8000a4e:	4b14      	ldr	r3, [pc, #80]	; (8000aa0 <main+0x4dc>)
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	2b02      	cmp	r3, #2
 8000a54:	d0e6      	beq.n	8000a24 <main+0x460>
              //USE TIMER to count how many secs and add to a variable
              //time_taken = timer_value at break
            }
*/
          }
        break;
 8000a56:	e012      	b.n	8000a7e <main+0x4ba>

        //This code below should be unreachable on purpose
        //Written to acknowledge a logical failure (of our code)
        default:
          GPIOA->BSRR = (1 << 12) << 16;
 8000a58:	4b13      	ldr	r3, [pc, #76]	; (8000aa8 <main+0x4e4>)
 8000a5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000a5e:	619a      	str	r2, [r3, #24]
          BSP_LCD_GLASS_Clear();
 8000a60:	f000 fe62 	bl	8001728 <BSP_LCD_GLASS_Clear>
          BSP_LCD_GLASS_DisplayString((uint8_t*)" ERROR");
 8000a64:	4818      	ldr	r0, [pc, #96]	; (8000ac8 <main+0x504>)
 8000a66:	f000 fe35 	bl	80016d4 <BSP_LCD_GLASS_DisplayString>
          espera(2*sec);
 8000a6a:	4808      	ldr	r0, [pc, #32]	; (8000a8c <main+0x4c8>)
 8000a6c:	f7ff fd0a 	bl	8000484 <espera>
          BSP_LCD_GLASS_Clear();
 8000a70:	f000 fe5a 	bl	8001728 <BSP_LCD_GLASS_Clear>
          BSP_LCD_GLASS_DisplayString((uint8_t*)" RESET");
 8000a74:	4815      	ldr	r0, [pc, #84]	; (8000acc <main+0x508>)
 8000a76:	f000 fe2d 	bl	80016d4 <BSP_LCD_GLASS_DisplayString>
        break;
 8000a7a:	e000      	b.n	8000a7e <main+0x4ba>
      }
    }
 8000a7c:	bf00      	nop
  HAL_Delay(50); //to avoid button bouncing
 8000a7e:	2032      	movs	r0, #50	; 0x32
 8000a80:	f001 fb1a 	bl	80020b8 <HAL_Delay>
    GPIOA->BSRR = (1 << 12) << 16;
 8000a84:	e6cd      	b.n	8000822 <main+0x25e>
 8000a86:	bf00      	nop
 8000a88:	08005210 	.word	0x08005210
 8000a8c:	004c4b40 	.word	0x004c4b40
 8000a90:	08005218 	.word	0x08005218
 8000a94:	08005220 	.word	0x08005220
 8000a98:	2000016c 	.word	0x2000016c
 8000a9c:	20000164 	.word	0x20000164
 8000aa0:	20000000 	.word	0x20000000
 8000aa4:	40000400 	.word	0x40000400
 8000aa8:	40020000 	.word	0x40020000
 8000aac:	40000800 	.word	0x40000800
 8000ab0:	20000168 	.word	0x20000168
 8000ab4:	20000170 	.word	0x20000170
 8000ab8:	20000174 	.word	0x20000174
 8000abc:	20000178 	.word	0x20000178
 8000ac0:	08005228 	.word	0x08005228
 8000ac4:	08005230 	.word	0x08005230
 8000ac8:	08005238 	.word	0x08005238
 8000acc:	08005240 	.word	0x08005240

08000ad0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b096      	sub	sp, #88	; 0x58
 8000ad4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ad6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ada:	2234      	movs	r2, #52	; 0x34
 8000adc:	2100      	movs	r1, #0
 8000ade:	4618      	mov	r0, r3
 8000ae0:	f003 fb44 	bl	800416c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ae4:	f107 0310 	add.w	r3, r7, #16
 8000ae8:	2200      	movs	r2, #0
 8000aea:	601a      	str	r2, [r3, #0]
 8000aec:	605a      	str	r2, [r3, #4]
 8000aee:	609a      	str	r2, [r3, #8]
 8000af0:	60da      	str	r2, [r3, #12]
 8000af2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000af4:	1d3b      	adds	r3, r7, #4
 8000af6:	2200      	movs	r2, #0
 8000af8:	601a      	str	r2, [r3, #0]
 8000afa:	605a      	str	r2, [r3, #4]
 8000afc:	609a      	str	r2, [r3, #8]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000afe:	4b27      	ldr	r3, [pc, #156]	; (8000b9c <SystemClock_Config+0xcc>)
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 8000b06:	4a25      	ldr	r2, [pc, #148]	; (8000b9c <SystemClock_Config+0xcc>)
 8000b08:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000b0c:	6013      	str	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8000b0e:	2306      	movs	r3, #6
 8000b10:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000b12:	2301      	movs	r3, #1
 8000b14:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b16:	2301      	movs	r3, #1
 8000b18:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b1a:	2310      	movs	r3, #16
 8000b1c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b1e:	2302      	movs	r3, #2
 8000b20:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b22:	2300      	movs	r3, #0
 8000b24:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000b26:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8000b2a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 8000b2c:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8000b30:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b32:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b36:	4618      	mov	r0, r3
 8000b38:	f002 f9c6 	bl	8002ec8 <HAL_RCC_OscConfig>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d001      	beq.n	8000b46 <SystemClock_Config+0x76>
  {
    Error_Handler();
 8000b42:	f000 f969 	bl	8000e18 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b46:	230f      	movs	r3, #15
 8000b48:	613b      	str	r3, [r7, #16]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b4a:	2303      	movs	r3, #3
 8000b4c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b52:	2300      	movs	r3, #0
 8000b54:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b56:	2300      	movs	r3, #0
 8000b58:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000b5a:	f107 0310 	add.w	r3, r7, #16
 8000b5e:	2101      	movs	r1, #1
 8000b60:	4618      	mov	r0, r3
 8000b62:	f002 fce1 	bl	8003528 <HAL_RCC_ClockConfig>
 8000b66:	4603      	mov	r3, r0
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d001      	beq.n	8000b70 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8000b6c:	f000 f954 	bl	8000e18 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_LCD;
 8000b70:	2303      	movs	r3, #3
 8000b72:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000b74:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b78:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.LCDClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000b7a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b7e:	60fb      	str	r3, [r7, #12]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b80:	1d3b      	adds	r3, r7, #4
 8000b82:	4618      	mov	r0, r3
 8000b84:	f002 ff64 	bl	8003a50 <HAL_RCCEx_PeriphCLKConfig>
 8000b88:	4603      	mov	r3, r0
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d001      	beq.n	8000b92 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000b8e:	f000 f943 	bl	8000e18 <Error_Handler>
  }
}
 8000b92:	bf00      	nop
 8000b94:	3758      	adds	r7, #88	; 0x58
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	40007000 	.word	0x40007000

08000ba0 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b084      	sub	sp, #16
 8000ba4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000ba6:	1d3b      	adds	r3, r7, #4
 8000ba8:	2200      	movs	r2, #0
 8000baa:	601a      	str	r2, [r3, #0]
 8000bac:	605a      	str	r2, [r3, #4]
 8000bae:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000bb0:	4b26      	ldr	r3, [pc, #152]	; (8000c4c <MX_ADC_Init+0xac>)
 8000bb2:	4a27      	ldr	r2, [pc, #156]	; (8000c50 <MX_ADC_Init+0xb0>)
 8000bb4:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000bb6:	4b25      	ldr	r3, [pc, #148]	; (8000c4c <MX_ADC_Init+0xac>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000bbc:	4b23      	ldr	r3, [pc, #140]	; (8000c4c <MX_ADC_Init+0xac>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000bc2:	4b22      	ldr	r3, [pc, #136]	; (8000c4c <MX_ADC_Init+0xac>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000bc8:	4b20      	ldr	r3, [pc, #128]	; (8000c4c <MX_ADC_Init+0xac>)
 8000bca:	2200      	movs	r2, #0
 8000bcc:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000bce:	4b1f      	ldr	r3, [pc, #124]	; (8000c4c <MX_ADC_Init+0xac>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 8000bd4:	4b1d      	ldr	r3, [pc, #116]	; (8000c4c <MX_ADC_Init+0xac>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 8000bda:	4b1c      	ldr	r3, [pc, #112]	; (8000c4c <MX_ADC_Init+0xac>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	61da      	str	r2, [r3, #28]
  hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 8000be0:	4b1a      	ldr	r3, [pc, #104]	; (8000c4c <MX_ADC_Init+0xac>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	621a      	str	r2, [r3, #32]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000be6:	4b19      	ldr	r3, [pc, #100]	; (8000c4c <MX_ADC_Init+0xac>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc.Init.NbrOfConversion = 1;
 8000bee:	4b17      	ldr	r3, [pc, #92]	; (8000c4c <MX_ADC_Init+0xac>)
 8000bf0:	2201      	movs	r2, #1
 8000bf2:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000bf4:	4b15      	ldr	r3, [pc, #84]	; (8000c4c <MX_ADC_Init+0xac>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_CC3;
 8000bfc:	4b13      	ldr	r3, [pc, #76]	; (8000c4c <MX_ADC_Init+0xac>)
 8000bfe:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000c02:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000c04:	4b11      	ldr	r3, [pc, #68]	; (8000c4c <MX_ADC_Init+0xac>)
 8000c06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000c0a:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000c0c:	4b0f      	ldr	r3, [pc, #60]	; (8000c4c <MX_ADC_Init+0xac>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000c14:	480d      	ldr	r0, [pc, #52]	; (8000c4c <MX_ADC_Init+0xac>)
 8000c16:	f001 fa71 	bl	80020fc <HAL_ADC_Init>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d001      	beq.n	8000c24 <MX_ADC_Init+0x84>
  {
    Error_Handler();
 8000c20:	f000 f8fa 	bl	8000e18 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000c24:	2304      	movs	r3, #4
 8000c26:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c28:	2301      	movs	r3, #1
 8000c2a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000c30:	1d3b      	adds	r3, r7, #4
 8000c32:	4619      	mov	r1, r3
 8000c34:	4805      	ldr	r0, [pc, #20]	; (8000c4c <MX_ADC_Init+0xac>)
 8000c36:	f001 fba7 	bl	8002388 <HAL_ADC_ConfigChannel>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d001      	beq.n	8000c44 <MX_ADC_Init+0xa4>
  {
    Error_Handler();
 8000c40:	f000 f8ea 	bl	8000e18 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000c44:	bf00      	nop
 8000c46:	3710      	adds	r7, #16
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd80      	pop	{r7, pc}
 8000c4c:	20000094 	.word	0x20000094
 8000c50:	40012400 	.word	0x40012400

08000c54 <MX_LCD_Init>:
  * @brief LCD Initialization Function
  * @param None
  * @retval None
  */
static void MX_LCD_Init(void)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	af00      	add	r7, sp, #0
  /* USER CODE END LCD_Init 0 */

  /* USER CODE BEGIN LCD_Init 1 */

  /* USER CODE END LCD_Init 1 */
  hlcd.Instance = LCD;
 8000c58:	4b16      	ldr	r3, [pc, #88]	; (8000cb4 <MX_LCD_Init+0x60>)
 8000c5a:	4a17      	ldr	r2, [pc, #92]	; (8000cb8 <MX_LCD_Init+0x64>)
 8000c5c:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 8000c5e:	4b15      	ldr	r3, [pc, #84]	; (8000cb4 <MX_LCD_Init+0x60>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 8000c64:	4b13      	ldr	r3, [pc, #76]	; (8000cb4 <MX_LCD_Init+0x60>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_4;
 8000c6a:	4b12      	ldr	r3, [pc, #72]	; (8000cb4 <MX_LCD_Init+0x60>)
 8000c6c:	220c      	movs	r2, #12
 8000c6e:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 8000c70:	4b10      	ldr	r3, [pc, #64]	; (8000cb4 <MX_LCD_Init+0x60>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 8000c76:	4b0f      	ldr	r3, [pc, #60]	; (8000cb4 <MX_LCD_Init+0x60>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 8000c7c:	4b0d      	ldr	r3, [pc, #52]	; (8000cb4 <MX_LCD_Init+0x60>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 8000c82:	4b0c      	ldr	r3, [pc, #48]	; (8000cb4 <MX_LCD_Init+0x60>)
 8000c84:	2200      	movs	r2, #0
 8000c86:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 8000c88:	4b0a      	ldr	r3, [pc, #40]	; (8000cb4 <MX_LCD_Init+0x60>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 8000c8e:	4b09      	ldr	r3, [pc, #36]	; (8000cb4 <MX_LCD_Init+0x60>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	631a      	str	r2, [r3, #48]	; 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 8000c94:	4b07      	ldr	r3, [pc, #28]	; (8000cb4 <MX_LCD_Init+0x60>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	629a      	str	r2, [r3, #40]	; 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 8000c9a:	4b06      	ldr	r3, [pc, #24]	; (8000cb4 <MX_LCD_Init+0x60>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 8000ca0:	4804      	ldr	r0, [pc, #16]	; (8000cb4 <MX_LCD_Init+0x60>)
 8000ca2:	f001 ff3d 	bl	8002b20 <HAL_LCD_Init>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d001      	beq.n	8000cb0 <MX_LCD_Init+0x5c>
  {
    Error_Handler();
 8000cac:	f000 f8b4 	bl	8000e18 <Error_Handler>
  }
  /* USER CODE BEGIN LCD_Init 2 */

  /* USER CODE END LCD_Init 2 */

}
 8000cb0:	bf00      	nop
 8000cb2:	bd80      	pop	{r7, pc}
 8000cb4:	200000e8 	.word	0x200000e8
 8000cb8:	40002400 	.word	0x40002400

08000cbc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b086      	sub	sp, #24
 8000cc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000cc2:	f107 0308 	add.w	r3, r7, #8
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	601a      	str	r2, [r3, #0]
 8000cca:	605a      	str	r2, [r3, #4]
 8000ccc:	609a      	str	r2, [r3, #8]
 8000cce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cd0:	463b      	mov	r3, r7
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	601a      	str	r2, [r3, #0]
 8000cd6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000cd8:	4b1d      	ldr	r3, [pc, #116]	; (8000d50 <MX_TIM4_Init+0x94>)
 8000cda:	4a1e      	ldr	r2, [pc, #120]	; (8000d54 <MX_TIM4_Init+0x98>)
 8000cdc:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000cde:	4b1c      	ldr	r3, [pc, #112]	; (8000d50 <MX_TIM4_Init+0x94>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ce4:	4b1a      	ldr	r3, [pc, #104]	; (8000d50 <MX_TIM4_Init+0x94>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8000cea:	4b19      	ldr	r3, [pc, #100]	; (8000d50 <MX_TIM4_Init+0x94>)
 8000cec:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000cf0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cf2:	4b17      	ldr	r3, [pc, #92]	; (8000d50 <MX_TIM4_Init+0x94>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cf8:	4b15      	ldr	r3, [pc, #84]	; (8000d50 <MX_TIM4_Init+0x94>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000cfe:	4814      	ldr	r0, [pc, #80]	; (8000d50 <MX_TIM4_Init+0x94>)
 8000d00:	f002 ffb0 	bl	8003c64 <HAL_TIM_Base_Init>
 8000d04:	4603      	mov	r3, r0
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d001      	beq.n	8000d0e <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8000d0a:	f000 f885 	bl	8000e18 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d0e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d12:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000d14:	f107 0308 	add.w	r3, r7, #8
 8000d18:	4619      	mov	r1, r3
 8000d1a:	480d      	ldr	r0, [pc, #52]	; (8000d50 <MX_TIM4_Init+0x94>)
 8000d1c:	f002 ffe1 	bl	8003ce2 <HAL_TIM_ConfigClockSource>
 8000d20:	4603      	mov	r3, r0
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d001      	beq.n	8000d2a <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8000d26:	f000 f877 	bl	8000e18 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000d32:	463b      	mov	r3, r7
 8000d34:	4619      	mov	r1, r3
 8000d36:	4806      	ldr	r0, [pc, #24]	; (8000d50 <MX_TIM4_Init+0x94>)
 8000d38:	f003 f990 	bl	800405c <HAL_TIMEx_MasterConfigSynchronization>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d001      	beq.n	8000d46 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8000d42:	f000 f869 	bl	8000e18 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000d46:	bf00      	nop
 8000d48:	3718      	adds	r7, #24
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	bf00      	nop
 8000d50:	20000124 	.word	0x20000124
 8000d54:	40000800 	.word	0x40000800

08000d58 <MX_TS_Init>:
  * @brief TS Initialization Function
  * @param None
  * @retval None
  */
static void MX_TS_Init(void)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	af00      	add	r7, sp, #0
  /* USER CODE END TS_Init 1 */
  /* USER CODE BEGIN TS_Init 2 */

  /* USER CODE END TS_Init 2 */

}
 8000d5c:	bf00      	nop
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bc80      	pop	{r7}
 8000d62:	4770      	bx	lr

08000d64 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b088      	sub	sp, #32
 8000d68:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d6a:	f107 030c 	add.w	r3, r7, #12
 8000d6e:	2200      	movs	r2, #0
 8000d70:	601a      	str	r2, [r3, #0]
 8000d72:	605a      	str	r2, [r3, #4]
 8000d74:	609a      	str	r2, [r3, #8]
 8000d76:	60da      	str	r2, [r3, #12]
 8000d78:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d7a:	4b25      	ldr	r3, [pc, #148]	; (8000e10 <MX_GPIO_Init+0xac>)
 8000d7c:	69db      	ldr	r3, [r3, #28]
 8000d7e:	4a24      	ldr	r2, [pc, #144]	; (8000e10 <MX_GPIO_Init+0xac>)
 8000d80:	f043 0304 	orr.w	r3, r3, #4
 8000d84:	61d3      	str	r3, [r2, #28]
 8000d86:	4b22      	ldr	r3, [pc, #136]	; (8000e10 <MX_GPIO_Init+0xac>)
 8000d88:	69db      	ldr	r3, [r3, #28]
 8000d8a:	f003 0304 	and.w	r3, r3, #4
 8000d8e:	60bb      	str	r3, [r7, #8]
 8000d90:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d92:	4b1f      	ldr	r3, [pc, #124]	; (8000e10 <MX_GPIO_Init+0xac>)
 8000d94:	69db      	ldr	r3, [r3, #28]
 8000d96:	4a1e      	ldr	r2, [pc, #120]	; (8000e10 <MX_GPIO_Init+0xac>)
 8000d98:	f043 0301 	orr.w	r3, r3, #1
 8000d9c:	61d3      	str	r3, [r2, #28]
 8000d9e:	4b1c      	ldr	r3, [pc, #112]	; (8000e10 <MX_GPIO_Init+0xac>)
 8000da0:	69db      	ldr	r3, [r3, #28]
 8000da2:	f003 0301 	and.w	r3, r3, #1
 8000da6:	607b      	str	r3, [r7, #4]
 8000da8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000daa:	4b19      	ldr	r3, [pc, #100]	; (8000e10 <MX_GPIO_Init+0xac>)
 8000dac:	69db      	ldr	r3, [r3, #28]
 8000dae:	4a18      	ldr	r2, [pc, #96]	; (8000e10 <MX_GPIO_Init+0xac>)
 8000db0:	f043 0302 	orr.w	r3, r3, #2
 8000db4:	61d3      	str	r3, [r2, #28]
 8000db6:	4b16      	ldr	r3, [pc, #88]	; (8000e10 <MX_GPIO_Init+0xac>)
 8000db8:	69db      	ldr	r3, [r3, #28]
 8000dba:	f003 0302 	and.w	r3, r3, #2
 8000dbe:	603b      	str	r3, [r7, #0]
 8000dc0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000dc8:	4812      	ldr	r0, [pc, #72]	; (8000e14 <MX_GPIO_Init+0xb0>)
 8000dca:	f001 fe91 	bl	8002af0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000dce:	2301      	movs	r3, #1
 8000dd0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000dd2:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000dd6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ddc:	f107 030c 	add.w	r3, r7, #12
 8000de0:	4619      	mov	r1, r3
 8000de2:	480c      	ldr	r0, [pc, #48]	; (8000e14 <MX_GPIO_Init+0xb0>)
 8000de4:	f001 fd04 	bl	80027f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000de8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000dec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dee:	2301      	movs	r3, #1
 8000df0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df2:	2300      	movs	r3, #0
 8000df4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000df6:	2300      	movs	r3, #0
 8000df8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dfa:	f107 030c 	add.w	r3, r7, #12
 8000dfe:	4619      	mov	r1, r3
 8000e00:	4804      	ldr	r0, [pc, #16]	; (8000e14 <MX_GPIO_Init+0xb0>)
 8000e02:	f001 fcf5 	bl	80027f0 <HAL_GPIO_Init>

}
 8000e06:	bf00      	nop
 8000e08:	3720      	adds	r7, #32
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	bf00      	nop
 8000e10:	40023800 	.word	0x40023800
 8000e14:	40020000 	.word	0x40020000

08000e18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e1c:	b672      	cpsid	i
}
 8000e1e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e20:	e7fe      	b.n	8000e20 <Error_Handler+0x8>
	...

08000e24 <BSP_LCD_GLASS_Init>:
/**
  * @brief  Configures the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 8000e28:	4b18      	ldr	r3, [pc, #96]	; (8000e8c <BSP_LCD_GLASS_Init+0x68>)
 8000e2a:	4a19      	ldr	r2, [pc, #100]	; (8000e90 <BSP_LCD_GLASS_Init+0x6c>)
 8000e2c:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 8000e2e:	4b17      	ldr	r3, [pc, #92]	; (8000e8c <BSP_LCD_GLASS_Init+0x68>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 8000e34:	4b15      	ldr	r3, [pc, #84]	; (8000e8c <BSP_LCD_GLASS_Init+0x68>)
 8000e36:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8000e3a:	609a      	str	r2, [r3, #8]
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 8000e3c:	4b13      	ldr	r3, [pc, #76]	; (8000e8c <BSP_LCD_GLASS_Init+0x68>)
 8000e3e:	220c      	movs	r2, #12
 8000e40:	60da      	str	r2, [r3, #12]
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 8000e42:	4b12      	ldr	r3, [pc, #72]	; (8000e8c <BSP_LCD_GLASS_Init+0x68>)
 8000e44:	2240      	movs	r2, #64	; 0x40
 8000e46:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 8000e48:	4b10      	ldr	r3, [pc, #64]	; (8000e8c <BSP_LCD_GLASS_Init+0x68>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 8000e4e:	4b0f      	ldr	r3, [pc, #60]	; (8000e8c <BSP_LCD_GLASS_Init+0x68>)
 8000e50:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 8000e54:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 8000e56:	4b0d      	ldr	r3, [pc, #52]	; (8000e8c <BSP_LCD_GLASS_Init+0x68>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 8000e5c:	4b0b      	ldr	r3, [pc, #44]	; (8000e8c <BSP_LCD_GLASS_Init+0x68>)
 8000e5e:	2240      	movs	r2, #64	; 0x40
 8000e60:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 8000e62:	4b0a      	ldr	r3, [pc, #40]	; (8000e8c <BSP_LCD_GLASS_Init+0x68>)
 8000e64:	2200      	movs	r2, #0
 8000e66:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 8000e68:	4b08      	ldr	r3, [pc, #32]	; (8000e8c <BSP_LCD_GLASS_Init+0x68>)
 8000e6a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000e6e:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_ENABLE;
 8000e70:	4b06      	ldr	r3, [pc, #24]	; (8000e8c <BSP_LCD_GLASS_Init+0x68>)
 8000e72:	2280      	movs	r2, #128	; 0x80
 8000e74:	631a      	str	r2, [r3, #48]	; 0x30
  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 8000e76:	4805      	ldr	r0, [pc, #20]	; (8000e8c <BSP_LCD_GLASS_Init+0x68>)
 8000e78:	f000 fc60 	bl	800173c <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 8000e7c:	4803      	ldr	r0, [pc, #12]	; (8000e8c <BSP_LCD_GLASS_Init+0x68>)
 8000e7e:	f001 fe4f 	bl	8002b20 <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 8000e82:	f000 fc51 	bl	8001728 <BSP_LCD_GLASS_Clear>
}
 8000e86:	bf00      	nop
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	2000017c 	.word	0x2000017c
 8000e90:	40002400 	.word	0x40002400

08000e94 <BSP_LCD_GLASS_BarLevelConfig>:
  *     @arg BATTERYLEVEL_3_4: LCD GLASS Batery 3/4 Full
  *     @arg BATTERYLEVEL_FULL: LCD GLASS Batery Full
  * @retval None
  */
void BSP_LCD_GLASS_BarLevelConfig(uint8_t BarLevel)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b082      	sub	sp, #8
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	71fb      	strb	r3, [r7, #7]
  switch (BarLevel)
 8000e9e:	79fb      	ldrb	r3, [r7, #7]
 8000ea0:	2b04      	cmp	r3, #4
 8000ea2:	d86e      	bhi.n	8000f82 <BSP_LCD_GLASS_BarLevelConfig+0xee>
 8000ea4:	a201      	add	r2, pc, #4	; (adr r2, 8000eac <BSP_LCD_GLASS_BarLevelConfig+0x18>)
 8000ea6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000eaa:	bf00      	nop
 8000eac:	08000ec1 	.word	0x08000ec1
 8000eb0:	08000ee5 	.word	0x08000ee5
 8000eb4:	08000f0b 	.word	0x08000f0b
 8000eb8:	08000f33 	.word	0x08000f33
 8000ebc:	08000f5b 	.word	0x08000f5b
  {
  /* BATTERYLEVEL_OFF */
  case BATTERYLEVEL_OFF:
    /* Set BAR0 & BAR2 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG | LCD_BAR2_SEG), 0);
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000ec6:	2106      	movs	r1, #6
 8000ec8:	4832      	ldr	r0, [pc, #200]	; (8000f94 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000eca:	f001 fee5 	bl	8002c98 <HAL_LCD_Write>
    /* Set BAR1 & BAR3 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), 0);
 8000ece:	2300      	movs	r3, #0
 8000ed0:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000ed4:	2104      	movs	r1, #4
 8000ed6:	482f      	ldr	r0, [pc, #188]	; (8000f94 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000ed8:	f001 fede 	bl	8002c98 <HAL_LCD_Write>
    LCDBar = BATTERYLEVEL_OFF;
 8000edc:	4b2e      	ldr	r3, [pc, #184]	; (8000f98 <BSP_LCD_GLASS_BarLevelConfig+0x104>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	701a      	strb	r2, [r3, #0]
    break;
 8000ee2:	e04f      	b.n	8000f84 <BSP_LCD_GLASS_BarLevelConfig+0xf0>
    
  /* BARLEVEL 1/4 */
  case BATTERYLEVEL_1_4:
    /* Set BAR0 on & BAR2 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG | LCD_BAR2_SEG), LCD_BAR0_SEG);
 8000ee4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000ee8:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000eec:	2106      	movs	r1, #6
 8000eee:	4829      	ldr	r0, [pc, #164]	; (8000f94 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000ef0:	f001 fed2 	bl	8002c98 <HAL_LCD_Write>
    /* Set BAR1 & BAR3 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), 0);
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000efa:	2104      	movs	r1, #4
 8000efc:	4825      	ldr	r0, [pc, #148]	; (8000f94 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000efe:	f001 fecb 	bl	8002c98 <HAL_LCD_Write>
    LCDBar = BATTERYLEVEL_1_4;
 8000f02:	4b25      	ldr	r3, [pc, #148]	; (8000f98 <BSP_LCD_GLASS_BarLevelConfig+0x104>)
 8000f04:	2201      	movs	r2, #1
 8000f06:	701a      	strb	r2, [r3, #0]
    break;
 8000f08:	e03c      	b.n	8000f84 <BSP_LCD_GLASS_BarLevelConfig+0xf0>
    
  /* BARLEVEL 1/2 */
  case BATTERYLEVEL_1_2:
    /* Set BAR0 on & BAR2 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG | LCD_BAR2_SEG), LCD_BAR0_SEG);
 8000f0a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000f0e:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000f12:	2106      	movs	r1, #6
 8000f14:	481f      	ldr	r0, [pc, #124]	; (8000f94 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000f16:	f001 febf 	bl	8002c98 <HAL_LCD_Write>
    /* Set BAR1 on & BAR3 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), LCD_BAR1_SEG);
 8000f1a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000f1e:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000f22:	2104      	movs	r1, #4
 8000f24:	481b      	ldr	r0, [pc, #108]	; (8000f94 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000f26:	f001 feb7 	bl	8002c98 <HAL_LCD_Write>
    LCDBar = BATTERYLEVEL_1_2;
 8000f2a:	4b1b      	ldr	r3, [pc, #108]	; (8000f98 <BSP_LCD_GLASS_BarLevelConfig+0x104>)
 8000f2c:	2202      	movs	r2, #2
 8000f2e:	701a      	strb	r2, [r3, #0]
    break;
 8000f30:	e028      	b.n	8000f84 <BSP_LCD_GLASS_BarLevelConfig+0xf0>
    
  /* Battery Level 3/4 */
  case BATTERYLEVEL_3_4:
    /* Set BAR0 & BAR2 on */
    HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG | LCD_BAR2_SEG), (LCD_BAR0_SEG | LCD_BAR2_SEG));
 8000f32:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8000f36:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000f3a:	2106      	movs	r1, #6
 8000f3c:	4815      	ldr	r0, [pc, #84]	; (8000f94 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000f3e:	f001 feab 	bl	8002c98 <HAL_LCD_Write>
    /* Set BAR1 on & BAR3 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), LCD_BAR1_SEG);
 8000f42:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000f46:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000f4a:	2104      	movs	r1, #4
 8000f4c:	4811      	ldr	r0, [pc, #68]	; (8000f94 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000f4e:	f001 fea3 	bl	8002c98 <HAL_LCD_Write>
    LCDBar = BATTERYLEVEL_3_4;
 8000f52:	4b11      	ldr	r3, [pc, #68]	; (8000f98 <BSP_LCD_GLASS_BarLevelConfig+0x104>)
 8000f54:	2203      	movs	r2, #3
 8000f56:	701a      	strb	r2, [r3, #0]
    break;
 8000f58:	e014      	b.n	8000f84 <BSP_LCD_GLASS_BarLevelConfig+0xf0>
    
  /* BATTERYLEVEL_FULL */
  case BATTERYLEVEL_FULL:
    /* Set BAR0 & BAR2 on */
    HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG | LCD_BAR2_SEG), (LCD_BAR0_SEG | LCD_BAR2_SEG));
 8000f5a:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8000f5e:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000f62:	2106      	movs	r1, #6
 8000f64:	480b      	ldr	r0, [pc, #44]	; (8000f94 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000f66:	f001 fe97 	bl	8002c98 <HAL_LCD_Write>
    /* Set BAR1 on & BAR3 on */
    HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), (LCD_BAR1_SEG | LCD_BAR3_SEG));
 8000f6a:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8000f6e:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000f72:	2104      	movs	r1, #4
 8000f74:	4807      	ldr	r0, [pc, #28]	; (8000f94 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000f76:	f001 fe8f 	bl	8002c98 <HAL_LCD_Write>
    LCDBar = BATTERYLEVEL_FULL;
 8000f7a:	4b07      	ldr	r3, [pc, #28]	; (8000f98 <BSP_LCD_GLASS_BarLevelConfig+0x104>)
 8000f7c:	2204      	movs	r2, #4
 8000f7e:	701a      	strb	r2, [r3, #0]
    break;
 8000f80:	e000      	b.n	8000f84 <BSP_LCD_GLASS_BarLevelConfig+0xf0>
    
  default:
    break;
 8000f82:	bf00      	nop
  }
  
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8000f84:	4803      	ldr	r0, [pc, #12]	; (8000f94 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000f86:	f001 ff40 	bl	8002e0a <HAL_LCD_UpdateDisplayRequest>
}
 8000f8a:	bf00      	nop
 8000f8c:	3708      	adds	r7, #8
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	bf00      	nop
 8000f94:	2000017c 	.word	0x2000017c
 8000f98:	20000004 	.word	0x20000004

08000f9c <BSP_LCD_GLASS_WriteChar>:
  * @retval None
  * @note  Required preconditions: The LCD should be cleared before to start the
  *         write operation.  
  */
void BSP_LCD_GLASS_WriteChar(uint8_t* ch, uint8_t Point, uint8_t Column, uint8_t Position)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b082      	sub	sp, #8
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
 8000fa4:	4608      	mov	r0, r1
 8000fa6:	4611      	mov	r1, r2
 8000fa8:	461a      	mov	r2, r3
 8000faa:	4603      	mov	r3, r0
 8000fac:	70fb      	strb	r3, [r7, #3]
 8000fae:	460b      	mov	r3, r1
 8000fb0:	70bb      	strb	r3, [r7, #2]
 8000fb2:	4613      	mov	r3, r2
 8000fb4:	707b      	strb	r3, [r7, #1]
  BSP_LCD_GLASS_DisplayChar(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Column, (DigitPosition_Typedef)Position);
 8000fb6:	787b      	ldrb	r3, [r7, #1]
 8000fb8:	78ba      	ldrb	r2, [r7, #2]
 8000fba:	78f9      	ldrb	r1, [r7, #3]
 8000fbc:	6878      	ldr	r0, [r7, #4]
 8000fbe:	f000 f80b 	bl	8000fd8 <BSP_LCD_GLASS_DisplayChar>

  /* Refresh LCD  bar */
  BSP_LCD_GLASS_BarLevelConfig(LCDBar);
 8000fc2:	4b04      	ldr	r3, [pc, #16]	; (8000fd4 <BSP_LCD_GLASS_WriteChar+0x38>)
 8000fc4:	781b      	ldrb	r3, [r3, #0]
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f7ff ff64 	bl	8000e94 <BSP_LCD_GLASS_BarLevelConfig>
}
 8000fcc:	bf00      	nop
 8000fce:	3708      	adds	r7, #8
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	20000004 	.word	0x20000004

08000fd8 <BSP_LCD_GLASS_DisplayChar>:
  * @param  Position: Position in the LCD of the caracter to write.
  *                   This parameter can be any value in DigitPosition_Typedef.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayChar(uint8_t* ch, Point_Typedef Point, DoublePoint_Typedef Column, DigitPosition_Typedef Position)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b084      	sub	sp, #16
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
 8000fe0:	4608      	mov	r0, r1
 8000fe2:	4611      	mov	r1, r2
 8000fe4:	461a      	mov	r2, r3
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	70fb      	strb	r3, [r7, #3]
 8000fea:	460b      	mov	r3, r1
 8000fec:	70bb      	strb	r3, [r7, #2]
 8000fee:	4613      	mov	r3, r2
 8000ff0:	707b      	strb	r3, [r7, #1]
  uint32_t data =0x00;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Column);
 8000ff6:	78ba      	ldrb	r2, [r7, #2]
 8000ff8:	78fb      	ldrb	r3, [r7, #3]
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	6878      	ldr	r0, [r7, #4]
 8000ffe:	f000 fc3d 	bl	800187c <Convert>

  switch (Position)
 8001002:	787b      	ldrb	r3, [r7, #1]
 8001004:	3b01      	subs	r3, #1
 8001006:	2b05      	cmp	r3, #5
 8001008:	f200 8357 	bhi.w	80016ba <BSP_LCD_GLASS_DisplayChar+0x6e2>
 800100c:	a201      	add	r2, pc, #4	; (adr r2, 8001014 <BSP_LCD_GLASS_DisplayChar+0x3c>)
 800100e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001012:	bf00      	nop
 8001014:	0800102d 	.word	0x0800102d
 8001018:	080010f7 	.word	0x080010f7
 800101c:	080011f9 	.word	0x080011f9
 8001020:	0800131d 	.word	0x0800131d
 8001024:	08001457 	.word	0x08001457
 8001028:	080015b1 	.word	0x080015b1
  {
    /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800102c:	4bb7      	ldr	r3, [pc, #732]	; (800130c <BSP_LCD_GLASS_DisplayChar+0x334>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	f003 0203 	and.w	r2, r3, #3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8001034:	4bb5      	ldr	r3, [pc, #724]	; (800130c <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	089b      	lsrs	r3, r3, #2
 800103a:	071b      	lsls	r3, r3, #28
 800103c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001040:	431a      	orrs	r2, r3
 8001042:	4bb2      	ldr	r3, [pc, #712]	; (800130c <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	08db      	lsrs	r3, r3, #3
 8001048:	075b      	lsls	r3, r3, #29
 800104a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800104e:	4313      	orrs	r3, r2
 8001050:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	4aae      	ldr	r2, [pc, #696]	; (8001310 <BSP_LCD_GLASS_DisplayChar+0x338>)
 8001056:	2100      	movs	r1, #0
 8001058:	48ae      	ldr	r0, [pc, #696]	; (8001314 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 800105a:	f001 fe1d 	bl	8002c98 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800105e:	4bab      	ldr	r3, [pc, #684]	; (800130c <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001060:	685b      	ldr	r3, [r3, #4]
 8001062:	f003 0203 	and.w	r2, r3, #3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8001066:	4ba9      	ldr	r3, [pc, #676]	; (800130c <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001068:	685b      	ldr	r3, [r3, #4]
 800106a:	089b      	lsrs	r3, r3, #2
 800106c:	071b      	lsls	r3, r3, #28
 800106e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001072:	431a      	orrs	r2, r3
 8001074:	4ba5      	ldr	r3, [pc, #660]	; (800130c <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001076:	685b      	ldr	r3, [r3, #4]
 8001078:	08db      	lsrs	r3, r3, #3
 800107a:	075b      	lsls	r3, r3, #29
 800107c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001080:	4313      	orrs	r3, r2
 8001082:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	4aa2      	ldr	r2, [pc, #648]	; (8001310 <BSP_LCD_GLASS_DisplayChar+0x338>)
 8001088:	2102      	movs	r1, #2
 800108a:	48a2      	ldr	r0, [pc, #648]	; (8001314 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 800108c:	f001 fe04 	bl	8002c98 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001090:	4b9e      	ldr	r3, [pc, #632]	; (800130c <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001092:	689b      	ldr	r3, [r3, #8]
 8001094:	f003 0203 	and.w	r2, r3, #3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8001098:	4b9c      	ldr	r3, [pc, #624]	; (800130c <BSP_LCD_GLASS_DisplayChar+0x334>)
 800109a:	689b      	ldr	r3, [r3, #8]
 800109c:	089b      	lsrs	r3, r3, #2
 800109e:	071b      	lsls	r3, r3, #28
 80010a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010a4:	431a      	orrs	r2, r3
 80010a6:	4b99      	ldr	r3, [pc, #612]	; (800130c <BSP_LCD_GLASS_DisplayChar+0x334>)
 80010a8:	689b      	ldr	r3, [r3, #8]
 80010aa:	08db      	lsrs	r3, r3, #3
 80010ac:	075b      	lsls	r3, r3, #29
 80010ae:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80010b2:	4313      	orrs	r3, r2
 80010b4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	4a95      	ldr	r2, [pc, #596]	; (8001310 <BSP_LCD_GLASS_DisplayChar+0x338>)
 80010ba:	2104      	movs	r1, #4
 80010bc:	4895      	ldr	r0, [pc, #596]	; (8001314 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 80010be:	f001 fdeb 	bl	8002c98 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80010c2:	4b92      	ldr	r3, [pc, #584]	; (800130c <BSP_LCD_GLASS_DisplayChar+0x334>)
 80010c4:	68db      	ldr	r3, [r3, #12]
 80010c6:	f003 0203 	and.w	r2, r3, #3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80010ca:	4b90      	ldr	r3, [pc, #576]	; (800130c <BSP_LCD_GLASS_DisplayChar+0x334>)
 80010cc:	68db      	ldr	r3, [r3, #12]
 80010ce:	089b      	lsrs	r3, r3, #2
 80010d0:	071b      	lsls	r3, r3, #28
 80010d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010d6:	431a      	orrs	r2, r3
 80010d8:	4b8c      	ldr	r3, [pc, #560]	; (800130c <BSP_LCD_GLASS_DisplayChar+0x334>)
 80010da:	68db      	ldr	r3, [r3, #12]
 80010dc:	08db      	lsrs	r3, r3, #3
 80010de:	075b      	lsls	r3, r3, #29
 80010e0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80010e4:	4313      	orrs	r3, r2
 80010e6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	4a89      	ldr	r2, [pc, #548]	; (8001310 <BSP_LCD_GLASS_DisplayChar+0x338>)
 80010ec:	2106      	movs	r1, #6
 80010ee:	4889      	ldr	r0, [pc, #548]	; (8001314 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 80010f0:	f001 fdd2 	bl	8002c98 <HAL_LCD_Write>
      break;
 80010f4:	e2e2      	b.n	80016bc <BSP_LCD_GLASS_DisplayChar+0x6e4>

    /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80010f6:	4b85      	ldr	r3, [pc, #532]	; (800130c <BSP_LCD_GLASS_DisplayChar+0x334>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	009b      	lsls	r3, r3, #2
 80010fc:	f003 0204 	and.w	r2, r3, #4
 8001100:	4b82      	ldr	r3, [pc, #520]	; (800130c <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	085b      	lsrs	r3, r3, #1
 8001106:	01db      	lsls	r3, r3, #7
 8001108:	b2db      	uxtb	r3, r3
 800110a:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 800110c:	4b7f      	ldr	r3, [pc, #508]	; (800130c <BSP_LCD_GLASS_DisplayChar+0x334>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	089b      	lsrs	r3, r3, #2
 8001112:	069b      	lsls	r3, r3, #26
 8001114:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001118:	431a      	orrs	r2, r3
 800111a:	4b7c      	ldr	r3, [pc, #496]	; (800130c <BSP_LCD_GLASS_DisplayChar+0x334>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	08db      	lsrs	r3, r3, #3
 8001120:	06db      	lsls	r3, r3, #27
 8001122:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001126:	4313      	orrs	r3, r2
 8001128:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 2G 2B 2M 2E */
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	4a7a      	ldr	r2, [pc, #488]	; (8001318 <BSP_LCD_GLASS_DisplayChar+0x340>)
 800112e:	2100      	movs	r1, #0
 8001130:	4878      	ldr	r0, [pc, #480]	; (8001314 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8001132:	f001 fdb1 	bl	8002c98 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001136:	4b75      	ldr	r3, [pc, #468]	; (800130c <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001138:	685b      	ldr	r3, [r3, #4]
 800113a:	009b      	lsls	r3, r3, #2
 800113c:	f003 0204 	and.w	r2, r3, #4
 8001140:	4b72      	ldr	r3, [pc, #456]	; (800130c <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	085b      	lsrs	r3, r3, #1
 8001146:	01db      	lsls	r3, r3, #7
 8001148:	b2db      	uxtb	r3, r3
 800114a:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 800114c:	4b6f      	ldr	r3, [pc, #444]	; (800130c <BSP_LCD_GLASS_DisplayChar+0x334>)
 800114e:	685b      	ldr	r3, [r3, #4]
 8001150:	089b      	lsrs	r3, r3, #2
 8001152:	069b      	lsls	r3, r3, #26
 8001154:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001158:	431a      	orrs	r2, r3
 800115a:	4b6c      	ldr	r3, [pc, #432]	; (800130c <BSP_LCD_GLASS_DisplayChar+0x334>)
 800115c:	685b      	ldr	r3, [r3, #4]
 800115e:	08db      	lsrs	r3, r3, #3
 8001160:	06db      	lsls	r3, r3, #27
 8001162:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001166:	4313      	orrs	r3, r2
 8001168:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 2F 2A 2C 2D  */
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	4a6a      	ldr	r2, [pc, #424]	; (8001318 <BSP_LCD_GLASS_DisplayChar+0x340>)
 800116e:	2102      	movs	r1, #2
 8001170:	4868      	ldr	r0, [pc, #416]	; (8001314 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8001172:	f001 fd91 	bl	8002c98 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001176:	4b65      	ldr	r3, [pc, #404]	; (800130c <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001178:	689b      	ldr	r3, [r3, #8]
 800117a:	009b      	lsls	r3, r3, #2
 800117c:	f003 0204 	and.w	r2, r3, #4
 8001180:	4b62      	ldr	r3, [pc, #392]	; (800130c <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001182:	689b      	ldr	r3, [r3, #8]
 8001184:	085b      	lsrs	r3, r3, #1
 8001186:	01db      	lsls	r3, r3, #7
 8001188:	b2db      	uxtb	r3, r3
 800118a:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 800118c:	4b5f      	ldr	r3, [pc, #380]	; (800130c <BSP_LCD_GLASS_DisplayChar+0x334>)
 800118e:	689b      	ldr	r3, [r3, #8]
 8001190:	089b      	lsrs	r3, r3, #2
 8001192:	069b      	lsls	r3, r3, #26
 8001194:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001198:	431a      	orrs	r2, r3
 800119a:	4b5c      	ldr	r3, [pc, #368]	; (800130c <BSP_LCD_GLASS_DisplayChar+0x334>)
 800119c:	689b      	ldr	r3, [r3, #8]
 800119e:	08db      	lsrs	r3, r3, #3
 80011a0:	06db      	lsls	r3, r3, #27
 80011a2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80011a6:	4313      	orrs	r3, r2
 80011a8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 2Q 2K 2Col 2P  */
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	4a5a      	ldr	r2, [pc, #360]	; (8001318 <BSP_LCD_GLASS_DisplayChar+0x340>)
 80011ae:	2104      	movs	r1, #4
 80011b0:	4858      	ldr	r0, [pc, #352]	; (8001314 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 80011b2:	f001 fd71 	bl	8002c98 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80011b6:	4b55      	ldr	r3, [pc, #340]	; (800130c <BSP_LCD_GLASS_DisplayChar+0x334>)
 80011b8:	68db      	ldr	r3, [r3, #12]
 80011ba:	009b      	lsls	r3, r3, #2
 80011bc:	f003 0204 	and.w	r2, r3, #4
 80011c0:	4b52      	ldr	r3, [pc, #328]	; (800130c <BSP_LCD_GLASS_DisplayChar+0x334>)
 80011c2:	68db      	ldr	r3, [r3, #12]
 80011c4:	085b      	lsrs	r3, r3, #1
 80011c6:	01db      	lsls	r3, r3, #7
 80011c8:	b2db      	uxtb	r3, r3
 80011ca:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80011cc:	4b4f      	ldr	r3, [pc, #316]	; (800130c <BSP_LCD_GLASS_DisplayChar+0x334>)
 80011ce:	68db      	ldr	r3, [r3, #12]
 80011d0:	089b      	lsrs	r3, r3, #2
 80011d2:	069b      	lsls	r3, r3, #26
 80011d4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80011d8:	431a      	orrs	r2, r3
 80011da:	4b4c      	ldr	r3, [pc, #304]	; (800130c <BSP_LCD_GLASS_DisplayChar+0x334>)
 80011dc:	68db      	ldr	r3, [r3, #12]
 80011de:	08db      	lsrs	r3, r3, #3
 80011e0:	06db      	lsls	r3, r3, #27
 80011e2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80011e6:	4313      	orrs	r3, r2
 80011e8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 2H 2J 2DP 2N  */
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	4a4a      	ldr	r2, [pc, #296]	; (8001318 <BSP_LCD_GLASS_DisplayChar+0x340>)
 80011ee:	2106      	movs	r1, #6
 80011f0:	4848      	ldr	r0, [pc, #288]	; (8001314 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 80011f2:	f001 fd51 	bl	8002c98 <HAL_LCD_Write>
      break;
 80011f6:	e261      	b.n	80016bc <BSP_LCD_GLASS_DisplayChar+0x6e4>
    
    /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80011f8:	4b44      	ldr	r3, [pc, #272]	; (800130c <BSP_LCD_GLASS_DisplayChar+0x334>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	021b      	lsls	r3, r3, #8
 80011fe:	f403 7280 	and.w	r2, r3, #256	; 0x100
 8001202:	4b42      	ldr	r3, [pc, #264]	; (800130c <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	085b      	lsrs	r3, r3, #1
 8001208:	025b      	lsls	r3, r3, #9
 800120a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800120e:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8001210:	4b3e      	ldr	r3, [pc, #248]	; (800130c <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	089b      	lsrs	r3, r3, #2
 8001216:	061b      	lsls	r3, r3, #24
 8001218:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800121c:	431a      	orrs	r2, r3
 800121e:	4b3b      	ldr	r3, [pc, #236]	; (800130c <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	08db      	lsrs	r3, r3, #3
 8001224:	065b      	lsls	r3, r3, #25
 8001226:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800122a:	4313      	orrs	r3, r2
 800122c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 3G 3B 3M 3E */
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	f06f 2203 	mvn.w	r2, #50332416	; 0x3000300
 8001234:	2100      	movs	r1, #0
 8001236:	4837      	ldr	r0, [pc, #220]	; (8001314 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8001238:	f001 fd2e 	bl	8002c98 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800123c:	4b33      	ldr	r3, [pc, #204]	; (800130c <BSP_LCD_GLASS_DisplayChar+0x334>)
 800123e:	685b      	ldr	r3, [r3, #4]
 8001240:	021b      	lsls	r3, r3, #8
 8001242:	f403 7280 	and.w	r2, r3, #256	; 0x100
 8001246:	4b31      	ldr	r3, [pc, #196]	; (800130c <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001248:	685b      	ldr	r3, [r3, #4]
 800124a:	085b      	lsrs	r3, r3, #1
 800124c:	025b      	lsls	r3, r3, #9
 800124e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001252:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8001254:	4b2d      	ldr	r3, [pc, #180]	; (800130c <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001256:	685b      	ldr	r3, [r3, #4]
 8001258:	089b      	lsrs	r3, r3, #2
 800125a:	061b      	lsls	r3, r3, #24
 800125c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001260:	431a      	orrs	r2, r3
 8001262:	4b2a      	ldr	r3, [pc, #168]	; (800130c <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001264:	685b      	ldr	r3, [r3, #4]
 8001266:	08db      	lsrs	r3, r3, #3
 8001268:	065b      	lsls	r3, r3, #25
 800126a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800126e:	4313      	orrs	r3, r2
 8001270:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 3F 3A 3C 3D  */
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	f06f 2203 	mvn.w	r2, #50332416	; 0x3000300
 8001278:	2102      	movs	r1, #2
 800127a:	4826      	ldr	r0, [pc, #152]	; (8001314 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 800127c:	f001 fd0c 	bl	8002c98 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001280:	4b22      	ldr	r3, [pc, #136]	; (800130c <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001282:	689b      	ldr	r3, [r3, #8]
 8001284:	021b      	lsls	r3, r3, #8
 8001286:	f403 7280 	and.w	r2, r3, #256	; 0x100
 800128a:	4b20      	ldr	r3, [pc, #128]	; (800130c <BSP_LCD_GLASS_DisplayChar+0x334>)
 800128c:	689b      	ldr	r3, [r3, #8]
 800128e:	085b      	lsrs	r3, r3, #1
 8001290:	025b      	lsls	r3, r3, #9
 8001292:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001296:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8001298:	4b1c      	ldr	r3, [pc, #112]	; (800130c <BSP_LCD_GLASS_DisplayChar+0x334>)
 800129a:	689b      	ldr	r3, [r3, #8]
 800129c:	089b      	lsrs	r3, r3, #2
 800129e:	061b      	lsls	r3, r3, #24
 80012a0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80012a4:	431a      	orrs	r2, r3
 80012a6:	4b19      	ldr	r3, [pc, #100]	; (800130c <BSP_LCD_GLASS_DisplayChar+0x334>)
 80012a8:	689b      	ldr	r3, [r3, #8]
 80012aa:	08db      	lsrs	r3, r3, #3
 80012ac:	065b      	lsls	r3, r3, #25
 80012ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80012b2:	4313      	orrs	r3, r2
 80012b4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 3Q 3K 3Col 3P  */
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	f06f 2203 	mvn.w	r2, #50332416	; 0x3000300
 80012bc:	2104      	movs	r1, #4
 80012be:	4815      	ldr	r0, [pc, #84]	; (8001314 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 80012c0:	f001 fcea 	bl	8002c98 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80012c4:	4b11      	ldr	r3, [pc, #68]	; (800130c <BSP_LCD_GLASS_DisplayChar+0x334>)
 80012c6:	68db      	ldr	r3, [r3, #12]
 80012c8:	021b      	lsls	r3, r3, #8
 80012ca:	f403 7280 	and.w	r2, r3, #256	; 0x100
 80012ce:	4b0f      	ldr	r3, [pc, #60]	; (800130c <BSP_LCD_GLASS_DisplayChar+0x334>)
 80012d0:	68db      	ldr	r3, [r3, #12]
 80012d2:	085b      	lsrs	r3, r3, #1
 80012d4:	025b      	lsls	r3, r3, #9
 80012d6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80012da:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80012dc:	4b0b      	ldr	r3, [pc, #44]	; (800130c <BSP_LCD_GLASS_DisplayChar+0x334>)
 80012de:	68db      	ldr	r3, [r3, #12]
 80012e0:	089b      	lsrs	r3, r3, #2
 80012e2:	061b      	lsls	r3, r3, #24
 80012e4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80012e8:	431a      	orrs	r2, r3
 80012ea:	4b08      	ldr	r3, [pc, #32]	; (800130c <BSP_LCD_GLASS_DisplayChar+0x334>)
 80012ec:	68db      	ldr	r3, [r3, #12]
 80012ee:	08db      	lsrs	r3, r3, #3
 80012f0:	065b      	lsls	r3, r3, #25
 80012f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80012f6:	4313      	orrs	r3, r2
 80012f8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 3H 3J 3DP 3N  */
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	f06f 2203 	mvn.w	r2, #50332416	; 0x3000300
 8001300:	2106      	movs	r1, #6
 8001302:	4804      	ldr	r0, [pc, #16]	; (8001314 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8001304:	f001 fcc8 	bl	8002c98 <HAL_LCD_Write>
      break;
 8001308:	e1d8      	b.n	80016bc <BSP_LCD_GLASS_DisplayChar+0x6e4>
 800130a:	bf00      	nop
 800130c:	200001b8 	.word	0x200001b8
 8001310:	cffffffc 	.word	0xcffffffc
 8001314:	2000017c 	.word	0x2000017c
 8001318:	f3ffff7b 	.word	0xf3ffff7b
    
    /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 800131c:	4ba0      	ldr	r3, [pc, #640]	; (80015a0 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	029b      	lsls	r3, r3, #10
 8001322:	f403 6280 	and.w	r2, r3, #1024	; 0x400
 8001326:	4b9e      	ldr	r3, [pc, #632]	; (80015a0 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	08db      	lsrs	r3, r3, #3
 800132c:	055b      	lsls	r3, r3, #21
 800132e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001332:	4313      	orrs	r3, r2
 8001334:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 4G 4B 4M 4E */
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	4a9a      	ldr	r2, [pc, #616]	; (80015a4 <BSP_LCD_GLASS_DisplayChar+0x5cc>)
 800133a:	2100      	movs	r1, #0
 800133c:	489a      	ldr	r0, [pc, #616]	; (80015a8 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 800133e:	f001 fcab 	bl	8002c98 <HAL_LCD_Write>
      
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8001342:	4b97      	ldr	r3, [pc, #604]	; (80015a0 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	085b      	lsrs	r3, r3, #1
 8001348:	02db      	lsls	r3, r3, #11
 800134a:	f403 6200 	and.w	r2, r3, #2048	; 0x800
 800134e:	4b94      	ldr	r3, [pc, #592]	; (80015a0 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	089b      	lsrs	r3, r3, #2
 8001354:	051b      	lsls	r3, r3, #20
 8001356:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800135a:	4313      	orrs	r3, r2
 800135c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 4G 4B 4M 4E */
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	4a92      	ldr	r2, [pc, #584]	; (80015ac <BSP_LCD_GLASS_DisplayChar+0x5d4>)
 8001362:	2100      	movs	r1, #0
 8001364:	4890      	ldr	r0, [pc, #576]	; (80015a8 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001366:	f001 fc97 	bl	8002c98 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 800136a:	4b8d      	ldr	r3, [pc, #564]	; (80015a0 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800136c:	685b      	ldr	r3, [r3, #4]
 800136e:	029b      	lsls	r3, r3, #10
 8001370:	f403 6280 	and.w	r2, r3, #1024	; 0x400
 8001374:	4b8a      	ldr	r3, [pc, #552]	; (80015a0 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001376:	685b      	ldr	r3, [r3, #4]
 8001378:	08db      	lsrs	r3, r3, #3
 800137a:	055b      	lsls	r3, r3, #21
 800137c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001380:	4313      	orrs	r3, r2
 8001382:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 4F 4A 4C 4D  */
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	4a87      	ldr	r2, [pc, #540]	; (80015a4 <BSP_LCD_GLASS_DisplayChar+0x5cc>)
 8001388:	2102      	movs	r1, #2
 800138a:	4887      	ldr	r0, [pc, #540]	; (80015a8 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 800138c:	f001 fc84 	bl	8002c98 <HAL_LCD_Write>
      
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8001390:	4b83      	ldr	r3, [pc, #524]	; (80015a0 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	085b      	lsrs	r3, r3, #1
 8001396:	02db      	lsls	r3, r3, #11
 8001398:	f403 6200 	and.w	r2, r3, #2048	; 0x800
 800139c:	4b80      	ldr	r3, [pc, #512]	; (80015a0 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800139e:	685b      	ldr	r3, [r3, #4]
 80013a0:	089b      	lsrs	r3, r3, #2
 80013a2:	051b      	lsls	r3, r3, #20
 80013a4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80013a8:	4313      	orrs	r3, r2
 80013aa:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 4F 4A 4C 4D  */
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	4a7f      	ldr	r2, [pc, #508]	; (80015ac <BSP_LCD_GLASS_DisplayChar+0x5d4>)
 80013b0:	2102      	movs	r1, #2
 80013b2:	487d      	ldr	r0, [pc, #500]	; (80015a8 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 80013b4:	f001 fc70 	bl	8002c98 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 80013b8:	4b79      	ldr	r3, [pc, #484]	; (80015a0 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80013ba:	689b      	ldr	r3, [r3, #8]
 80013bc:	029b      	lsls	r3, r3, #10
 80013be:	f403 6280 	and.w	r2, r3, #1024	; 0x400
 80013c2:	4b77      	ldr	r3, [pc, #476]	; (80015a0 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80013c4:	689b      	ldr	r3, [r3, #8]
 80013c6:	08db      	lsrs	r3, r3, #3
 80013c8:	055b      	lsls	r3, r3, #21
 80013ca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013ce:	4313      	orrs	r3, r2
 80013d0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 4Q 4K 4Col 4P  */
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	4a73      	ldr	r2, [pc, #460]	; (80015a4 <BSP_LCD_GLASS_DisplayChar+0x5cc>)
 80013d6:	2104      	movs	r1, #4
 80013d8:	4873      	ldr	r0, [pc, #460]	; (80015a8 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 80013da:	f001 fc5d 	bl	8002c98 <HAL_LCD_Write>
      
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80013de:	4b70      	ldr	r3, [pc, #448]	; (80015a0 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80013e0:	689b      	ldr	r3, [r3, #8]
 80013e2:	085b      	lsrs	r3, r3, #1
 80013e4:	02db      	lsls	r3, r3, #11
 80013e6:	f403 6200 	and.w	r2, r3, #2048	; 0x800
 80013ea:	4b6d      	ldr	r3, [pc, #436]	; (80015a0 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80013ec:	689b      	ldr	r3, [r3, #8]
 80013ee:	089b      	lsrs	r3, r3, #2
 80013f0:	051b      	lsls	r3, r3, #20
 80013f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80013f6:	4313      	orrs	r3, r2
 80013f8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 4Q 4K 4Col 4P  */
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	4a6b      	ldr	r2, [pc, #428]	; (80015ac <BSP_LCD_GLASS_DisplayChar+0x5d4>)
 80013fe:	2104      	movs	r1, #4
 8001400:	4869      	ldr	r0, [pc, #420]	; (80015a8 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001402:	f001 fc49 	bl	8002c98 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8001406:	4b66      	ldr	r3, [pc, #408]	; (80015a0 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001408:	68db      	ldr	r3, [r3, #12]
 800140a:	029b      	lsls	r3, r3, #10
 800140c:	f403 6280 	and.w	r2, r3, #1024	; 0x400
 8001410:	4b63      	ldr	r3, [pc, #396]	; (80015a0 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001412:	68db      	ldr	r3, [r3, #12]
 8001414:	08db      	lsrs	r3, r3, #3
 8001416:	055b      	lsls	r3, r3, #21
 8001418:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800141c:	4313      	orrs	r3, r2
 800141e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 4H 4J 4DP 4N  */
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	4a60      	ldr	r2, [pc, #384]	; (80015a4 <BSP_LCD_GLASS_DisplayChar+0x5cc>)
 8001424:	2106      	movs	r1, #6
 8001426:	4860      	ldr	r0, [pc, #384]	; (80015a8 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001428:	f001 fc36 	bl	8002c98 <HAL_LCD_Write>
      
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800142c:	4b5c      	ldr	r3, [pc, #368]	; (80015a0 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800142e:	68db      	ldr	r3, [r3, #12]
 8001430:	085b      	lsrs	r3, r3, #1
 8001432:	02db      	lsls	r3, r3, #11
 8001434:	f403 6200 	and.w	r2, r3, #2048	; 0x800
 8001438:	4b59      	ldr	r3, [pc, #356]	; (80015a0 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800143a:	68db      	ldr	r3, [r3, #12]
 800143c:	089b      	lsrs	r3, r3, #2
 800143e:	051b      	lsls	r3, r3, #20
 8001440:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001444:	4313      	orrs	r3, r2
 8001446:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 4H 4J 4DP 4N  */
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	4a58      	ldr	r2, [pc, #352]	; (80015ac <BSP_LCD_GLASS_DisplayChar+0x5d4>)
 800144c:	2106      	movs	r1, #6
 800144e:	4856      	ldr	r0, [pc, #344]	; (80015a8 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001450:	f001 fc22 	bl	8002c98 <HAL_LCD_Write>
      break;
 8001454:	e132      	b.n	80016bc <BSP_LCD_GLASS_DisplayChar+0x6e4>
    
    /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
       data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8001456:	4b52      	ldr	r3, [pc, #328]	; (80015a0 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	085b      	lsrs	r3, r3, #1
 800145c:	035b      	lsls	r3, r3, #13
 800145e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8001462:	4b4f      	ldr	r3, [pc, #316]	; (80015a0 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	089b      	lsrs	r3, r3, #2
 8001468:	049b      	lsls	r3, r3, #18
 800146a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800146e:	4313      	orrs	r3, r2
 8001470:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 5G 5B 5M 5E */
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	f46f 2284 	mvn.w	r2, #270336	; 0x42000
 8001478:	2100      	movs	r1, #0
 800147a:	484b      	ldr	r0, [pc, #300]	; (80015a8 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 800147c:	f001 fc0c 	bl	8002c98 <HAL_LCD_Write>
      
      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8001480:	4b47      	ldr	r3, [pc, #284]	; (80015a0 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	031b      	lsls	r3, r3, #12
 8001486:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800148a:	4b45      	ldr	r3, [pc, #276]	; (80015a0 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	08db      	lsrs	r3, r3, #3
 8001490:	04db      	lsls	r3, r3, #19
 8001492:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001496:	4313      	orrs	r3, r2
 8001498:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 5G 5B 5M 5E */
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	f46f 2201 	mvn.w	r2, #528384	; 0x81000
 80014a0:	2100      	movs	r1, #0
 80014a2:	4841      	ldr	r0, [pc, #260]	; (80015a8 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 80014a4:	f001 fbf8 	bl	8002c98 <HAL_LCD_Write>
      
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80014a8:	4b3d      	ldr	r3, [pc, #244]	; (80015a0 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80014aa:	685b      	ldr	r3, [r3, #4]
 80014ac:	085b      	lsrs	r3, r3, #1
 80014ae:	035b      	lsls	r3, r3, #13
 80014b0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80014b4:	4b3a      	ldr	r3, [pc, #232]	; (80015a0 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80014b6:	685b      	ldr	r3, [r3, #4]
 80014b8:	089b      	lsrs	r3, r3, #2
 80014ba:	049b      	lsls	r3, r3, #18
 80014bc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80014c0:	4313      	orrs	r3, r2
 80014c2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 5F 5A 5C 5D */
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	f46f 2284 	mvn.w	r2, #270336	; 0x42000
 80014ca:	2102      	movs	r1, #2
 80014cc:	4836      	ldr	r0, [pc, #216]	; (80015a8 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 80014ce:	f001 fbe3 	bl	8002c98 <HAL_LCD_Write>
      
       data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80014d2:	4b33      	ldr	r3, [pc, #204]	; (80015a0 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80014d4:	685b      	ldr	r3, [r3, #4]
 80014d6:	031b      	lsls	r3, r3, #12
 80014d8:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80014dc:	4b30      	ldr	r3, [pc, #192]	; (80015a0 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80014de:	685b      	ldr	r3, [r3, #4]
 80014e0:	08db      	lsrs	r3, r3, #3
 80014e2:	04db      	lsls	r3, r3, #19
 80014e4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80014e8:	4313      	orrs	r3, r2
 80014ea:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 5F 5A 5C 5D */
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	f46f 2201 	mvn.w	r2, #528384	; 0x81000
 80014f2:	2102      	movs	r1, #2
 80014f4:	482c      	ldr	r0, [pc, #176]	; (80015a8 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 80014f6:	f001 fbcf 	bl	8002c98 <HAL_LCD_Write>
      
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80014fa:	4b29      	ldr	r3, [pc, #164]	; (80015a0 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80014fc:	689b      	ldr	r3, [r3, #8]
 80014fe:	085b      	lsrs	r3, r3, #1
 8001500:	035b      	lsls	r3, r3, #13
 8001502:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8001506:	4b26      	ldr	r3, [pc, #152]	; (80015a0 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001508:	689b      	ldr	r3, [r3, #8]
 800150a:	089b      	lsrs	r3, r3, #2
 800150c:	049b      	lsls	r3, r3, #18
 800150e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001512:	4313      	orrs	r3, r2
 8001514:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 5Q 5K 5P */
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	f46f 2284 	mvn.w	r2, #270336	; 0x42000
 800151c:	2104      	movs	r1, #4
 800151e:	4822      	ldr	r0, [pc, #136]	; (80015a8 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001520:	f001 fbba 	bl	8002c98 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8001524:	4b1e      	ldr	r3, [pc, #120]	; (80015a0 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001526:	689b      	ldr	r3, [r3, #8]
 8001528:	031b      	lsls	r3, r3, #12
 800152a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800152e:	4b1c      	ldr	r3, [pc, #112]	; (80015a0 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001530:	689b      	ldr	r3, [r3, #8]
 8001532:	08db      	lsrs	r3, r3, #3
 8001534:	04db      	lsls	r3, r3, #19
 8001536:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800153a:	4313      	orrs	r3, r2
 800153c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 5Q 5K 5P */
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	f46f 2201 	mvn.w	r2, #528384	; 0x81000
 8001544:	2104      	movs	r1, #4
 8001546:	4818      	ldr	r0, [pc, #96]	; (80015a8 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001548:	f001 fba6 	bl	8002c98 <HAL_LCD_Write>
      
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 800154c:	4b14      	ldr	r3, [pc, #80]	; (80015a0 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800154e:	68db      	ldr	r3, [r3, #12]
 8001550:	085b      	lsrs	r3, r3, #1
 8001552:	035b      	lsls	r3, r3, #13
 8001554:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8001558:	4b11      	ldr	r3, [pc, #68]	; (80015a0 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800155a:	68db      	ldr	r3, [r3, #12]
 800155c:	089b      	lsrs	r3, r3, #2
 800155e:	049b      	lsls	r3, r3, #18
 8001560:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001564:	4313      	orrs	r3, r2
 8001566:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 5H 5J 5N */
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	f46f 2284 	mvn.w	r2, #270336	; 0x42000
 800156e:	2106      	movs	r1, #6
 8001570:	480d      	ldr	r0, [pc, #52]	; (80015a8 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001572:	f001 fb91 	bl	8002c98 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8001576:	4b0a      	ldr	r3, [pc, #40]	; (80015a0 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001578:	68db      	ldr	r3, [r3, #12]
 800157a:	031b      	lsls	r3, r3, #12
 800157c:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8001580:	4b07      	ldr	r3, [pc, #28]	; (80015a0 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001582:	68db      	ldr	r3, [r3, #12]
 8001584:	08db      	lsrs	r3, r3, #3
 8001586:	04db      	lsls	r3, r3, #19
 8001588:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800158c:	4313      	orrs	r3, r2
 800158e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 5H 5J 5N */
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	f46f 2201 	mvn.w	r2, #528384	; 0x81000
 8001596:	2106      	movs	r1, #6
 8001598:	4803      	ldr	r0, [pc, #12]	; (80015a8 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 800159a:	f001 fb7d 	bl	8002c98 <HAL_LCD_Write>
      break;
 800159e:	e08d      	b.n	80016bc <BSP_LCD_GLASS_DisplayChar+0x6e4>
 80015a0:	200001b8 	.word	0x200001b8
 80015a4:	ffdffbff 	.word	0xffdffbff
 80015a8:	2000017c 	.word	0x2000017c
 80015ac:	ffeff7ff 	.word	0xffeff7ff
    
    /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80015b0:	4b46      	ldr	r3, [pc, #280]	; (80016cc <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	039b      	lsls	r3, r3, #14
 80015b6:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 80015ba:	4b44      	ldr	r3, [pc, #272]	; (80016cc <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	085b      	lsrs	r3, r3, #1
 80015c0:	03db      	lsls	r3, r3, #15
 80015c2:	b29b      	uxth	r3, r3
 80015c4:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80015c6:	4b41      	ldr	r3, [pc, #260]	; (80016cc <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	089b      	lsrs	r3, r3, #2
 80015cc:	045b      	lsls	r3, r3, #17
 80015ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015d2:	431a      	orrs	r2, r3
 80015d4:	4b3d      	ldr	r3, [pc, #244]	; (80016cc <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	08db      	lsrs	r3, r3, #3
 80015da:	041b      	lsls	r3, r3, #16
 80015dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80015e0:	4313      	orrs	r3, r2
 80015e2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 6G 6B 6M 6E */
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	f46f 3270 	mvn.w	r2, #245760	; 0x3c000
 80015ea:	2100      	movs	r1, #0
 80015ec:	4838      	ldr	r0, [pc, #224]	; (80016d0 <BSP_LCD_GLASS_DisplayChar+0x6f8>)
 80015ee:	f001 fb53 	bl	8002c98 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80015f2:	4b36      	ldr	r3, [pc, #216]	; (80016cc <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 80015f4:	685b      	ldr	r3, [r3, #4]
 80015f6:	039b      	lsls	r3, r3, #14
 80015f8:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 80015fc:	4b33      	ldr	r3, [pc, #204]	; (80016cc <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 80015fe:	685b      	ldr	r3, [r3, #4]
 8001600:	085b      	lsrs	r3, r3, #1
 8001602:	03db      	lsls	r3, r3, #15
 8001604:	b29b      	uxth	r3, r3
 8001606:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8001608:	4b30      	ldr	r3, [pc, #192]	; (80016cc <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	089b      	lsrs	r3, r3, #2
 800160e:	045b      	lsls	r3, r3, #17
 8001610:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001614:	431a      	orrs	r2, r3
 8001616:	4b2d      	ldr	r3, [pc, #180]	; (80016cc <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001618:	685b      	ldr	r3, [r3, #4]
 800161a:	08db      	lsrs	r3, r3, #3
 800161c:	041b      	lsls	r3, r3, #16
 800161e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001622:	4313      	orrs	r3, r2
 8001624:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 6G 6B 6M 6E */
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	f46f 3270 	mvn.w	r2, #245760	; 0x3c000
 800162c:	2102      	movs	r1, #2
 800162e:	4828      	ldr	r0, [pc, #160]	; (80016d0 <BSP_LCD_GLASS_DisplayChar+0x6f8>)
 8001630:	f001 fb32 	bl	8002c98 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001634:	4b25      	ldr	r3, [pc, #148]	; (80016cc <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001636:	689b      	ldr	r3, [r3, #8]
 8001638:	039b      	lsls	r3, r3, #14
 800163a:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 800163e:	4b23      	ldr	r3, [pc, #140]	; (80016cc <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001640:	689b      	ldr	r3, [r3, #8]
 8001642:	085b      	lsrs	r3, r3, #1
 8001644:	03db      	lsls	r3, r3, #15
 8001646:	b29b      	uxth	r3, r3
 8001648:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 800164a:	4b20      	ldr	r3, [pc, #128]	; (80016cc <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 800164c:	689b      	ldr	r3, [r3, #8]
 800164e:	089b      	lsrs	r3, r3, #2
 8001650:	045b      	lsls	r3, r3, #17
 8001652:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001656:	431a      	orrs	r2, r3
 8001658:	4b1c      	ldr	r3, [pc, #112]	; (80016cc <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 800165a:	689b      	ldr	r3, [r3, #8]
 800165c:	08db      	lsrs	r3, r3, #3
 800165e:	041b      	lsls	r3, r3, #16
 8001660:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001664:	4313      	orrs	r3, r2
 8001666:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 6Q 6K 6P */
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	f46f 3270 	mvn.w	r2, #245760	; 0x3c000
 800166e:	2104      	movs	r1, #4
 8001670:	4817      	ldr	r0, [pc, #92]	; (80016d0 <BSP_LCD_GLASS_DisplayChar+0x6f8>)
 8001672:	f001 fb11 	bl	8002c98 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001676:	4b15      	ldr	r3, [pc, #84]	; (80016cc <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001678:	68db      	ldr	r3, [r3, #12]
 800167a:	039b      	lsls	r3, r3, #14
 800167c:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 8001680:	4b12      	ldr	r3, [pc, #72]	; (80016cc <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001682:	68db      	ldr	r3, [r3, #12]
 8001684:	085b      	lsrs	r3, r3, #1
 8001686:	03db      	lsls	r3, r3, #15
 8001688:	b29b      	uxth	r3, r3
 800168a:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 800168c:	4b0f      	ldr	r3, [pc, #60]	; (80016cc <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 800168e:	68db      	ldr	r3, [r3, #12]
 8001690:	089b      	lsrs	r3, r3, #2
 8001692:	045b      	lsls	r3, r3, #17
 8001694:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001698:	431a      	orrs	r2, r3
 800169a:	4b0c      	ldr	r3, [pc, #48]	; (80016cc <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 800169c:	68db      	ldr	r3, [r3, #12]
 800169e:	08db      	lsrs	r3, r3, #3
 80016a0:	041b      	lsls	r3, r3, #16
 80016a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80016a6:	4313      	orrs	r3, r2
 80016a8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 6Q 6K 6P */
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	f46f 3270 	mvn.w	r2, #245760	; 0x3c000
 80016b0:	2106      	movs	r1, #6
 80016b2:	4807      	ldr	r0, [pc, #28]	; (80016d0 <BSP_LCD_GLASS_DisplayChar+0x6f8>)
 80016b4:	f001 faf0 	bl	8002c98 <HAL_LCD_Write>
      break;
 80016b8:	e000      	b.n	80016bc <BSP_LCD_GLASS_DisplayChar+0x6e4>
    
     default:
      break;
 80016ba:	bf00      	nop
  }

  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 80016bc:	4804      	ldr	r0, [pc, #16]	; (80016d0 <BSP_LCD_GLASS_DisplayChar+0x6f8>)
 80016be:	f001 fba4 	bl	8002e0a <HAL_LCD_UpdateDisplayRequest>
}
 80016c2:	bf00      	nop
 80016c4:	3710      	adds	r7, #16
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	200001b8 	.word	0x200001b8
 80016d0:	2000017c 	.word	0x2000017c

080016d4 <BSP_LCD_GLASS_DisplayString>:
  * @brief  This function writes a char in the LCD RAM.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t* ptr)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b084      	sub	sp, #16
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 80016dc:	2301      	movs	r3, #1
 80016de:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 80016e0:	e00b      	b.n	80016fa <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Display one character on LCD */
    BSP_LCD_GLASS_WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 80016e2:	7bfb      	ldrb	r3, [r7, #15]
 80016e4:	2200      	movs	r2, #0
 80016e6:	2100      	movs	r1, #0
 80016e8:	6878      	ldr	r0, [r7, #4]
 80016ea:	f7ff fc57 	bl	8000f9c <BSP_LCD_GLASS_WriteChar>

    /* Point on the next character */
    ptr++;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	3301      	adds	r3, #1
 80016f2:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 80016f4:	7bfb      	ldrb	r3, [r7, #15]
 80016f6:	3301      	adds	r3, #1
 80016f8:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	781b      	ldrb	r3, [r3, #0]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	bf14      	ite	ne
 8001702:	2301      	movne	r3, #1
 8001704:	2300      	moveq	r3, #0
 8001706:	b2da      	uxtb	r2, r3
 8001708:	7bfb      	ldrb	r3, [r7, #15]
 800170a:	2b06      	cmp	r3, #6
 800170c:	bf94      	ite	ls
 800170e:	2301      	movls	r3, #1
 8001710:	2300      	movhi	r3, #0
 8001712:	b2db      	uxtb	r3, r3
 8001714:	4013      	ands	r3, r2
 8001716:	b2db      	uxtb	r3, r3
 8001718:	2b00      	cmp	r3, #0
 800171a:	d1e2      	bne.n	80016e2 <BSP_LCD_GLASS_DisplayString+0xe>
  }
}
 800171c:	bf00      	nop
 800171e:	bf00      	nop
 8001720:	3710      	adds	r7, #16
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
	...

08001728 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  This function Clear the whole LCD RAM.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle); 
 800172c:	4802      	ldr	r0, [pc, #8]	; (8001738 <BSP_LCD_GLASS_Clear+0x10>)
 800172e:	f001 fb12 	bl	8002d56 <HAL_LCD_Clear>
}
 8001732:	bf00      	nop
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	2000017c 	.word	0x2000017c

0800173c <LCD_MspInit>:
  * @brief  LCD MSP Init.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b09c      	sub	sp, #112	; 0x70
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8001744:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001748:	2200      	movs	r2, #0
 800174a:	601a      	str	r2, [r3, #0]
 800174c:	605a      	str	r2, [r3, #4]
 800174e:	609a      	str	r2, [r3, #8]
 8001750:	60da      	str	r2, [r3, #12]
 8001752:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 8001754:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001758:	2234      	movs	r2, #52	; 0x34
 800175a:	2100      	movs	r1, #0
 800175c:	4618      	mov	r0, r3
 800175e:	f002 fd05 	bl	800416c <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 8001762:	f107 031c 	add.w	r3, r7, #28
 8001766:	2200      	movs	r2, #0
 8001768:	601a      	str	r2, [r3, #0]
 800176a:	605a      	str	r2, [r3, #4]
 800176c:	609a      	str	r2, [r3, #8]
  
  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 800176e:	4b3f      	ldr	r3, [pc, #252]	; (800186c <LCD_MspInit+0x130>)
 8001770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001772:	4a3e      	ldr	r2, [pc, #248]	; (800186c <LCD_MspInit+0x130>)
 8001774:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001778:	6253      	str	r3, [r2, #36]	; 0x24
 800177a:	4b3c      	ldr	r3, [pc, #240]	; (800186c <LCD_MspInit+0x130>)
 800177c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800177e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001782:	61bb      	str	r3, [r7, #24]
 8001784:	69bb      	ldr	r3, [r7, #24]
  
  /*##-2- Configue LSE as RTC clock soucre ###################################*/ 
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 8001786:	2304      	movs	r3, #4
 8001788:	62bb      	str	r3, [r7, #40]	; 0x28
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 800178a:	2300      	movs	r3, #0
 800178c:	64fb      	str	r3, [r7, #76]	; 0x4c
  oscinitstruct.LSEState        = RCC_LSE_ON;
 800178e:	2301      	movs	r3, #1
 8001790:	633b      	str	r3, [r7, #48]	; 0x30
  if(HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 8001792:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001796:	4618      	mov	r0, r3
 8001798:	f001 fb96 	bl	8002ec8 <HAL_RCC_OscConfig>
 800179c:	4603      	mov	r3, r0
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d000      	beq.n	80017a4 <LCD_MspInit+0x68>
  { 
    while(1);
 80017a2:	e7fe      	b.n	80017a2 <LCD_MspInit+0x66>
  }
  
  /*##-3- select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80017a4:	2301      	movs	r3, #1
 80017a6:	61fb      	str	r3, [r7, #28]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80017a8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80017ac:	623b      	str	r3, [r7, #32]
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 80017ae:	f107 031c 	add.w	r3, r7, #28
 80017b2:	4618      	mov	r0, r3
 80017b4:	f002 f94c 	bl	8003a50 <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017b8:	4b2c      	ldr	r3, [pc, #176]	; (800186c <LCD_MspInit+0x130>)
 80017ba:	69db      	ldr	r3, [r3, #28]
 80017bc:	4a2b      	ldr	r2, [pc, #172]	; (800186c <LCD_MspInit+0x130>)
 80017be:	f043 0301 	orr.w	r3, r3, #1
 80017c2:	61d3      	str	r3, [r2, #28]
 80017c4:	4b29      	ldr	r3, [pc, #164]	; (800186c <LCD_MspInit+0x130>)
 80017c6:	69db      	ldr	r3, [r3, #28]
 80017c8:	f003 0301 	and.w	r3, r3, #1
 80017cc:	617b      	str	r3, [r7, #20]
 80017ce:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017d0:	4b26      	ldr	r3, [pc, #152]	; (800186c <LCD_MspInit+0x130>)
 80017d2:	69db      	ldr	r3, [r3, #28]
 80017d4:	4a25      	ldr	r2, [pc, #148]	; (800186c <LCD_MspInit+0x130>)
 80017d6:	f043 0302 	orr.w	r3, r3, #2
 80017da:	61d3      	str	r3, [r2, #28]
 80017dc:	4b23      	ldr	r3, [pc, #140]	; (800186c <LCD_MspInit+0x130>)
 80017de:	69db      	ldr	r3, [r3, #28]
 80017e0:	f003 0302 	and.w	r3, r3, #2
 80017e4:	613b      	str	r3, [r7, #16]
 80017e6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017e8:	4b20      	ldr	r3, [pc, #128]	; (800186c <LCD_MspInit+0x130>)
 80017ea:	69db      	ldr	r3, [r3, #28]
 80017ec:	4a1f      	ldr	r2, [pc, #124]	; (800186c <LCD_MspInit+0x130>)
 80017ee:	f043 0304 	orr.w	r3, r3, #4
 80017f2:	61d3      	str	r3, [r2, #28]
 80017f4:	4b1d      	ldr	r3, [pc, #116]	; (800186c <LCD_MspInit+0x130>)
 80017f6:	69db      	ldr	r3, [r3, #28]
 80017f8:	f003 0304 	and.w	r3, r3, #4
 80017fc:	60fb      	str	r3, [r7, #12]
 80017fe:	68fb      	ldr	r3, [r7, #12]
  
  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 8001800:	f248 730e 	movw	r3, #34574	; 0x870e
 8001804:	65fb      	str	r3, [r7, #92]	; 0x5c
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 8001806:	2302      	movs	r3, #2
 8001808:	663b      	str	r3, [r7, #96]	; 0x60
  gpioinitstruct.Pull       = GPIO_NOPULL;
 800180a:	2300      	movs	r3, #0
 800180c:	667b      	str	r3, [r7, #100]	; 0x64
  gpioinitstruct.Speed      = GPIO_SPEED_FREQ_VERY_HIGH;
 800180e:	2303      	movs	r3, #3
 8001810:	66bb      	str	r3, [r7, #104]	; 0x68
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 8001812:	230b      	movs	r3, #11
 8001814:	66fb      	str	r3, [r7, #108]	; 0x6c
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 8001816:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800181a:	4619      	mov	r1, r3
 800181c:	4814      	ldr	r0, [pc, #80]	; (8001870 <LCD_MspInit+0x134>)
 800181e:	f000 ffe7 	bl	80027f0 <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 8001822:	f64f 7338 	movw	r3, #65336	; 0xff38
 8001826:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 8001828:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800182c:	4619      	mov	r1, r3
 800182e:	4811      	ldr	r0, [pc, #68]	; (8001874 <LCD_MspInit+0x138>)
 8001830:	f000 ffde 	bl	80027f0 <HAL_GPIO_Init>
  
  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 8001834:	f640 73cf 	movw	r3, #4047	; 0xfcf
 8001838:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 800183a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800183e:	4619      	mov	r1, r3
 8001840:	480d      	ldr	r0, [pc, #52]	; (8001878 <LCD_MspInit+0x13c>)
 8001842:	f000 ffd5 	bl	80027f0 <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 8001846:	2002      	movs	r0, #2
 8001848:	f000 fc36 	bl	80020b8 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 800184c:	4b07      	ldr	r3, [pc, #28]	; (800186c <LCD_MspInit+0x130>)
 800184e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001850:	4a06      	ldr	r2, [pc, #24]	; (800186c <LCD_MspInit+0x130>)
 8001852:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001856:	6253      	str	r3, [r2, #36]	; 0x24
 8001858:	4b04      	ldr	r3, [pc, #16]	; (800186c <LCD_MspInit+0x130>)
 800185a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800185c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001860:	60bb      	str	r3, [r7, #8]
 8001862:	68bb      	ldr	r3, [r7, #8]
}
 8001864:	bf00      	nop
 8001866:	3770      	adds	r7, #112	; 0x70
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}
 800186c:	40023800 	.word	0x40023800
 8001870:	40020000 	.word	0x40020000
 8001874:	40020400 	.word	0x40020400
 8001878:	40020800 	.word	0x40020800

0800187c <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t* Char, Point_Typedef Point, DoublePoint_Typedef DoublePoint)
{
 800187c:	b480      	push	{r7}
 800187e:	b085      	sub	sp, #20
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
 8001884:	460b      	mov	r3, r1
 8001886:	70fb      	strb	r3, [r7, #3]
 8001888:	4613      	mov	r3, r2
 800188a:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 800188c:	2300      	movs	r3, #0
 800188e:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 8001890:	2300      	movs	r3, #0
 8001892:	737b      	strb	r3, [r7, #13]
 8001894:	2300      	movs	r3, #0
 8001896:	733b      	strb	r3, [r7, #12]
  
  switch (*Char)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	781b      	ldrb	r3, [r3, #0]
 800189c:	2bff      	cmp	r3, #255	; 0xff
 800189e:	f000 80e0 	beq.w	8001a62 <Convert+0x1e6>
 80018a2:	2bff      	cmp	r3, #255	; 0xff
 80018a4:	f300 80e9 	bgt.w	8001a7a <Convert+0x1fe>
 80018a8:	2bb5      	cmp	r3, #181	; 0xb5
 80018aa:	f000 80c7 	beq.w	8001a3c <Convert+0x1c0>
 80018ae:	2bb5      	cmp	r3, #181	; 0xb5
 80018b0:	f300 80e3 	bgt.w	8001a7a <Convert+0x1fe>
 80018b4:	2b6e      	cmp	r3, #110	; 0x6e
 80018b6:	f300 80a9 	bgt.w	8001a0c <Convert+0x190>
 80018ba:	2b20      	cmp	r3, #32
 80018bc:	f2c0 80dd 	blt.w	8001a7a <Convert+0x1fe>
 80018c0:	3b20      	subs	r3, #32
 80018c2:	2b4e      	cmp	r3, #78	; 0x4e
 80018c4:	f200 80d9 	bhi.w	8001a7a <Convert+0x1fe>
 80018c8:	a201      	add	r2, pc, #4	; (adr r2, 80018d0 <Convert+0x54>)
 80018ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018ce:	bf00      	nop
 80018d0:	08001a13 	.word	0x08001a13
 80018d4:	08001a7b 	.word	0x08001a7b
 80018d8:	08001a7b 	.word	0x08001a7b
 80018dc:	08001a7b 	.word	0x08001a7b
 80018e0:	08001a7b 	.word	0x08001a7b
 80018e4:	08001a5b 	.word	0x08001a5b
 80018e8:	08001a7b 	.word	0x08001a7b
 80018ec:	08001a7b 	.word	0x08001a7b
 80018f0:	08001a21 	.word	0x08001a21
 80018f4:	08001a27 	.word	0x08001a27
 80018f8:	08001a19 	.word	0x08001a19
 80018fc:	08001a7b 	.word	0x08001a7b
 8001900:	08001a7b 	.word	0x08001a7b
 8001904:	08001a45 	.word	0x08001a45
 8001908:	08001a7b 	.word	0x08001a7b
 800190c:	08001a4d 	.word	0x08001a4d
 8001910:	08001a6b 	.word	0x08001a6b
 8001914:	08001a6b 	.word	0x08001a6b
 8001918:	08001a6b 	.word	0x08001a6b
 800191c:	08001a6b 	.word	0x08001a6b
 8001920:	08001a6b 	.word	0x08001a6b
 8001924:	08001a6b 	.word	0x08001a6b
 8001928:	08001a6b 	.word	0x08001a6b
 800192c:	08001a6b 	.word	0x08001a6b
 8001930:	08001a6b 	.word	0x08001a6b
 8001934:	08001a6b 	.word	0x08001a6b
 8001938:	08001a7b 	.word	0x08001a7b
 800193c:	08001a7b 	.word	0x08001a7b
 8001940:	08001a7b 	.word	0x08001a7b
 8001944:	08001a7b 	.word	0x08001a7b
 8001948:	08001a7b 	.word	0x08001a7b
 800194c:	08001a7b 	.word	0x08001a7b
 8001950:	08001a7b 	.word	0x08001a7b
 8001954:	08001a7b 	.word	0x08001a7b
 8001958:	08001a7b 	.word	0x08001a7b
 800195c:	08001a7b 	.word	0x08001a7b
 8001960:	08001a7b 	.word	0x08001a7b
 8001964:	08001a7b 	.word	0x08001a7b
 8001968:	08001a7b 	.word	0x08001a7b
 800196c:	08001a7b 	.word	0x08001a7b
 8001970:	08001a7b 	.word	0x08001a7b
 8001974:	08001a7b 	.word	0x08001a7b
 8001978:	08001a7b 	.word	0x08001a7b
 800197c:	08001a7b 	.word	0x08001a7b
 8001980:	08001a7b 	.word	0x08001a7b
 8001984:	08001a7b 	.word	0x08001a7b
 8001988:	08001a7b 	.word	0x08001a7b
 800198c:	08001a7b 	.word	0x08001a7b
 8001990:	08001a7b 	.word	0x08001a7b
 8001994:	08001a7b 	.word	0x08001a7b
 8001998:	08001a7b 	.word	0x08001a7b
 800199c:	08001a7b 	.word	0x08001a7b
 80019a0:	08001a7b 	.word	0x08001a7b
 80019a4:	08001a7b 	.word	0x08001a7b
 80019a8:	08001a7b 	.word	0x08001a7b
 80019ac:	08001a7b 	.word	0x08001a7b
 80019b0:	08001a7b 	.word	0x08001a7b
 80019b4:	08001a7b 	.word	0x08001a7b
 80019b8:	08001a7b 	.word	0x08001a7b
 80019bc:	08001a7b 	.word	0x08001a7b
 80019c0:	08001a7b 	.word	0x08001a7b
 80019c4:	08001a7b 	.word	0x08001a7b
 80019c8:	08001a7b 	.word	0x08001a7b
 80019cc:	08001a7b 	.word	0x08001a7b
 80019d0:	08001a7b 	.word	0x08001a7b
 80019d4:	08001a7b 	.word	0x08001a7b
 80019d8:	08001a7b 	.word	0x08001a7b
 80019dc:	08001a7b 	.word	0x08001a7b
 80019e0:	08001a7b 	.word	0x08001a7b
 80019e4:	08001a7b 	.word	0x08001a7b
 80019e8:	08001a7b 	.word	0x08001a7b
 80019ec:	08001a7b 	.word	0x08001a7b
 80019f0:	08001a7b 	.word	0x08001a7b
 80019f4:	08001a7b 	.word	0x08001a7b
 80019f8:	08001a7b 	.word	0x08001a7b
 80019fc:	08001a7b 	.word	0x08001a7b
 8001a00:	08001a7b 	.word	0x08001a7b
 8001a04:	08001a2d 	.word	0x08001a2d
 8001a08:	08001a35 	.word	0x08001a35
 8001a0c:	2bb0      	cmp	r3, #176	; 0xb0
 8001a0e:	d020      	beq.n	8001a52 <Convert+0x1d6>
 8001a10:	e033      	b.n	8001a7a <Convert+0x1fe>
    {
    case ' ' :
      ch = 0x00;
 8001a12:	2300      	movs	r3, #0
 8001a14:	81fb      	strh	r3, [r7, #14]
      break;
 8001a16:	e04f      	b.n	8001ab8 <Convert+0x23c>

    case '*':
      ch = C_STAR;
 8001a18:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 8001a1c:	81fb      	strh	r3, [r7, #14]
      break;
 8001a1e:	e04b      	b.n	8001ab8 <Convert+0x23c>

    case '(' :
      ch = C_OPENPARMAP;
 8001a20:	2328      	movs	r3, #40	; 0x28
 8001a22:	81fb      	strh	r3, [r7, #14]
      break;
 8001a24:	e048      	b.n	8001ab8 <Convert+0x23c>

    case ')' :
      ch = C_CLOSEPARMAP;
 8001a26:	2311      	movs	r3, #17
 8001a28:	81fb      	strh	r3, [r7, #14]
      break;
 8001a2a:	e045      	b.n	8001ab8 <Convert+0x23c>
      
    case 'm' :
      ch = C_MMAP;
 8001a2c:	f24b 2310 	movw	r3, #45584	; 0xb210
 8001a30:	81fb      	strh	r3, [r7, #14]
      break;
 8001a32:	e041      	b.n	8001ab8 <Convert+0x23c>
    
    case 'n' :
      ch = C_NMAP;
 8001a34:	f242 2310 	movw	r3, #8720	; 0x2210
 8001a38:	81fb      	strh	r3, [r7, #14]
      break;
 8001a3a:	e03d      	b.n	8001ab8 <Convert+0x23c>

    case '' :
      ch = C_UMAP;
 8001a3c:	f246 0384 	movw	r3, #24708	; 0x6084
 8001a40:	81fb      	strh	r3, [r7, #14]
      break;
 8001a42:	e039      	b.n	8001ab8 <Convert+0x23c>

    case '-' :
      ch = C_MINUS;
 8001a44:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001a48:	81fb      	strh	r3, [r7, #14]
      break;
 8001a4a:	e035      	b.n	8001ab8 <Convert+0x23c>

    case '/' :
      ch = C_SLATCH;
 8001a4c:	23c0      	movs	r3, #192	; 0xc0
 8001a4e:	81fb      	strh	r3, [r7, #14]
      break;  
 8001a50:	e032      	b.n	8001ab8 <Convert+0x23c>
      
    case '' :
      ch = C_PERCENT_1;
 8001a52:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 8001a56:	81fb      	strh	r3, [r7, #14]
      break;  
 8001a58:	e02e      	b.n	8001ab8 <Convert+0x23c>
    case '%' :
      ch = C_PERCENT_2; 
 8001a5a:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 8001a5e:	81fb      	strh	r3, [r7, #14]
      break;
 8001a60:	e02a      	b.n	8001ab8 <Convert+0x23c>
    case 255 :
      ch = C_FULL;
 8001a62:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 8001a66:	81fb      	strh	r3, [r7, #14]
      break ;
 8001a68:	e026      	b.n	8001ab8 <Convert+0x23c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':      
      ch = NumberMap[*Char - ASCII_CHAR_0];    
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	781b      	ldrb	r3, [r3, #0]
 8001a6e:	3b30      	subs	r3, #48	; 0x30
 8001a70:	4a28      	ldr	r2, [pc, #160]	; (8001b14 <Convert+0x298>)
 8001a72:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001a76:	81fb      	strh	r3, [r7, #14]
      break;
 8001a78:	e01e      	b.n	8001ab8 <Convert+0x23c>
          
    default:
      /* The character Char is one letter in upper case*/
      if ( (*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL) )
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	781b      	ldrb	r3, [r3, #0]
 8001a7e:	2b5a      	cmp	r3, #90	; 0x5a
 8001a80:	d80a      	bhi.n	8001a98 <Convert+0x21c>
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	781b      	ldrb	r3, [r3, #0]
 8001a86:	2b40      	cmp	r3, #64	; 0x40
 8001a88:	d906      	bls.n	8001a98 <Convert+0x21c>
      {
        ch = CapLetterMap[*Char - 'A'];
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	781b      	ldrb	r3, [r3, #0]
 8001a8e:	3b41      	subs	r3, #65	; 0x41
 8001a90:	4a21      	ldr	r2, [pc, #132]	; (8001b18 <Convert+0x29c>)
 8001a92:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001a96:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ( (*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && ( *Char > ASCII_CHAR_APOSTROPHE) )
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	781b      	ldrb	r3, [r3, #0]
 8001a9c:	2b7a      	cmp	r3, #122	; 0x7a
 8001a9e:	d80a      	bhi.n	8001ab6 <Convert+0x23a>
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	781b      	ldrb	r3, [r3, #0]
 8001aa4:	2b60      	cmp	r3, #96	; 0x60
 8001aa6:	d906      	bls.n	8001ab6 <Convert+0x23a>
      {
        ch = CapLetterMap[*Char - 'a'];
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	781b      	ldrb	r3, [r3, #0]
 8001aac:	3b61      	subs	r3, #97	; 0x61
 8001aae:	4a1a      	ldr	r2, [pc, #104]	; (8001b18 <Convert+0x29c>)
 8001ab0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001ab4:	81fb      	strh	r3, [r7, #14]
      }
      break;
 8001ab6:	bf00      	nop
  }
       
  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 8001ab8:	78fb      	ldrb	r3, [r7, #3]
 8001aba:	2b01      	cmp	r3, #1
 8001abc:	d103      	bne.n	8001ac6 <Convert+0x24a>
  {
    ch |= 0x0002;
 8001abe:	89fb      	ldrh	r3, [r7, #14]
 8001ac0:	f043 0302 	orr.w	r3, r3, #2
 8001ac4:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the column is on */
  if (DoublePoint == DOUBLEPOINT_ON)
 8001ac6:	78bb      	ldrb	r3, [r7, #2]
 8001ac8:	2b01      	cmp	r3, #1
 8001aca:	d103      	bne.n	8001ad4 <Convert+0x258>
  {
    ch |= 0x0020;
 8001acc:	89fb      	ldrh	r3, [r7, #14]
 8001ace:	f043 0320 	orr.w	r3, r3, #32
 8001ad2:	81fb      	strh	r3, [r7, #14]
  }    

  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 8001ad4:	230c      	movs	r3, #12
 8001ad6:	737b      	strb	r3, [r7, #13]
 8001ad8:	2300      	movs	r3, #0
 8001ada:	733b      	strb	r3, [r7, #12]
 8001adc:	e010      	b.n	8001b00 <Convert+0x284>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less signifiant dibit */
 8001ade:	89fa      	ldrh	r2, [r7, #14]
 8001ae0:	7b7b      	ldrb	r3, [r7, #13]
 8001ae2:	fa42 f303 	asr.w	r3, r2, r3
 8001ae6:	461a      	mov	r2, r3
 8001ae8:	7b3b      	ldrb	r3, [r7, #12]
 8001aea:	f002 020f 	and.w	r2, r2, #15
 8001aee:	490b      	ldr	r1, [pc, #44]	; (8001b1c <Convert+0x2a0>)
 8001af0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 8001af4:	7b7b      	ldrb	r3, [r7, #13]
 8001af6:	3b04      	subs	r3, #4
 8001af8:	737b      	strb	r3, [r7, #13]
 8001afa:	7b3b      	ldrb	r3, [r7, #12]
 8001afc:	3301      	adds	r3, #1
 8001afe:	733b      	strb	r3, [r7, #12]
 8001b00:	7b3b      	ldrb	r3, [r7, #12]
 8001b02:	2b03      	cmp	r3, #3
 8001b04:	d9eb      	bls.n	8001ade <Convert+0x262>
  }
}
 8001b06:	bf00      	nop
 8001b08:	bf00      	nop
 8001b0a:	3714      	adds	r7, #20
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bc80      	pop	{r7}
 8001b10:	4770      	bx	lr
 8001b12:	bf00      	nop
 8001b14:	0800527c 	.word	0x0800527c
 8001b18:	08005248 	.word	0x08005248
 8001b1c:	200001b8 	.word	0x200001b8

08001b20 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b084      	sub	sp, #16
 8001b24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 8001b26:	4b15      	ldr	r3, [pc, #84]	; (8001b7c <HAL_MspInit+0x5c>)
 8001b28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b2a:	4a14      	ldr	r2, [pc, #80]	; (8001b7c <HAL_MspInit+0x5c>)
 8001b2c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001b30:	6253      	str	r3, [r2, #36]	; 0x24
 8001b32:	4b12      	ldr	r3, [pc, #72]	; (8001b7c <HAL_MspInit+0x5c>)
 8001b34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b36:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8001b3a:	60fb      	str	r3, [r7, #12]
 8001b3c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b3e:	4b0f      	ldr	r3, [pc, #60]	; (8001b7c <HAL_MspInit+0x5c>)
 8001b40:	6a1b      	ldr	r3, [r3, #32]
 8001b42:	4a0e      	ldr	r2, [pc, #56]	; (8001b7c <HAL_MspInit+0x5c>)
 8001b44:	f043 0301 	orr.w	r3, r3, #1
 8001b48:	6213      	str	r3, [r2, #32]
 8001b4a:	4b0c      	ldr	r3, [pc, #48]	; (8001b7c <HAL_MspInit+0x5c>)
 8001b4c:	6a1b      	ldr	r3, [r3, #32]
 8001b4e:	f003 0301 	and.w	r3, r3, #1
 8001b52:	60bb      	str	r3, [r7, #8]
 8001b54:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b56:	4b09      	ldr	r3, [pc, #36]	; (8001b7c <HAL_MspInit+0x5c>)
 8001b58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b5a:	4a08      	ldr	r2, [pc, #32]	; (8001b7c <HAL_MspInit+0x5c>)
 8001b5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b60:	6253      	str	r3, [r2, #36]	; 0x24
 8001b62:	4b06      	ldr	r3, [pc, #24]	; (8001b7c <HAL_MspInit+0x5c>)
 8001b64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b6a:	607b      	str	r3, [r7, #4]
 8001b6c:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001b6e:	2007      	movs	r0, #7
 8001b70:	f000 fe0a 	bl	8002788 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b74:	bf00      	nop
 8001b76:	3710      	adds	r7, #16
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd80      	pop	{r7, pc}
 8001b7c:	40023800 	.word	0x40023800

08001b80 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b08a      	sub	sp, #40	; 0x28
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b88:	f107 0314 	add.w	r3, r7, #20
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	601a      	str	r2, [r3, #0]
 8001b90:	605a      	str	r2, [r3, #4]
 8001b92:	609a      	str	r2, [r3, #8]
 8001b94:	60da      	str	r2, [r3, #12]
 8001b96:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4a15      	ldr	r2, [pc, #84]	; (8001bf4 <HAL_ADC_MspInit+0x74>)
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d123      	bne.n	8001bea <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001ba2:	4b15      	ldr	r3, [pc, #84]	; (8001bf8 <HAL_ADC_MspInit+0x78>)
 8001ba4:	6a1b      	ldr	r3, [r3, #32]
 8001ba6:	4a14      	ldr	r2, [pc, #80]	; (8001bf8 <HAL_ADC_MspInit+0x78>)
 8001ba8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001bac:	6213      	str	r3, [r2, #32]
 8001bae:	4b12      	ldr	r3, [pc, #72]	; (8001bf8 <HAL_ADC_MspInit+0x78>)
 8001bb0:	6a1b      	ldr	r3, [r3, #32]
 8001bb2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001bb6:	613b      	str	r3, [r7, #16]
 8001bb8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bba:	4b0f      	ldr	r3, [pc, #60]	; (8001bf8 <HAL_ADC_MspInit+0x78>)
 8001bbc:	69db      	ldr	r3, [r3, #28]
 8001bbe:	4a0e      	ldr	r2, [pc, #56]	; (8001bf8 <HAL_ADC_MspInit+0x78>)
 8001bc0:	f043 0301 	orr.w	r3, r3, #1
 8001bc4:	61d3      	str	r3, [r2, #28]
 8001bc6:	4b0c      	ldr	r3, [pc, #48]	; (8001bf8 <HAL_ADC_MspInit+0x78>)
 8001bc8:	69db      	ldr	r3, [r3, #28]
 8001bca:	f003 0301 	and.w	r3, r3, #1
 8001bce:	60fb      	str	r3, [r7, #12]
 8001bd0:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA4     ------> ADC_IN4
    */
    GPIO_InitStruct.Pin = IDD_Measurement_Pin;
 8001bd2:	2310      	movs	r3, #16
 8001bd4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001bd6:	2303      	movs	r3, #3
 8001bd8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(IDD_Measurement_GPIO_Port, &GPIO_InitStruct);
 8001bde:	f107 0314 	add.w	r3, r7, #20
 8001be2:	4619      	mov	r1, r3
 8001be4:	4805      	ldr	r0, [pc, #20]	; (8001bfc <HAL_ADC_MspInit+0x7c>)
 8001be6:	f000 fe03 	bl	80027f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001bea:	bf00      	nop
 8001bec:	3728      	adds	r7, #40	; 0x28
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	40012400 	.word	0x40012400
 8001bf8:	40023800 	.word	0x40023800
 8001bfc:	40020000 	.word	0x40020000

08001c00 <HAL_LCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hlcd: LCD handle pointer
* @retval None
*/
void HAL_LCD_MspInit(LCD_HandleTypeDef* hlcd)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b08c      	sub	sp, #48	; 0x30
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c08:	f107 031c 	add.w	r3, r7, #28
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	601a      	str	r2, [r3, #0]
 8001c10:	605a      	str	r2, [r3, #4]
 8001c12:	609a      	str	r2, [r3, #8]
 8001c14:	60da      	str	r2, [r3, #12]
 8001c16:	611a      	str	r2, [r3, #16]
  if(hlcd->Instance==LCD)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4a34      	ldr	r2, [pc, #208]	; (8001cf0 <HAL_LCD_MspInit+0xf0>)
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d162      	bne.n	8001ce8 <HAL_LCD_MspInit+0xe8>
  {
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 8001c22:	4b34      	ldr	r3, [pc, #208]	; (8001cf4 <HAL_LCD_MspInit+0xf4>)
 8001c24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c26:	4a33      	ldr	r2, [pc, #204]	; (8001cf4 <HAL_LCD_MspInit+0xf4>)
 8001c28:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c2c:	6253      	str	r3, [r2, #36]	; 0x24
 8001c2e:	4b31      	ldr	r3, [pc, #196]	; (8001cf4 <HAL_LCD_MspInit+0xf4>)
 8001c30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c32:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001c36:	61bb      	str	r3, [r7, #24]
 8001c38:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c3a:	4b2e      	ldr	r3, [pc, #184]	; (8001cf4 <HAL_LCD_MspInit+0xf4>)
 8001c3c:	69db      	ldr	r3, [r3, #28]
 8001c3e:	4a2d      	ldr	r2, [pc, #180]	; (8001cf4 <HAL_LCD_MspInit+0xf4>)
 8001c40:	f043 0304 	orr.w	r3, r3, #4
 8001c44:	61d3      	str	r3, [r2, #28]
 8001c46:	4b2b      	ldr	r3, [pc, #172]	; (8001cf4 <HAL_LCD_MspInit+0xf4>)
 8001c48:	69db      	ldr	r3, [r3, #28]
 8001c4a:	f003 0304 	and.w	r3, r3, #4
 8001c4e:	617b      	str	r3, [r7, #20]
 8001c50:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c52:	4b28      	ldr	r3, [pc, #160]	; (8001cf4 <HAL_LCD_MspInit+0xf4>)
 8001c54:	69db      	ldr	r3, [r3, #28]
 8001c56:	4a27      	ldr	r2, [pc, #156]	; (8001cf4 <HAL_LCD_MspInit+0xf4>)
 8001c58:	f043 0301 	orr.w	r3, r3, #1
 8001c5c:	61d3      	str	r3, [r2, #28]
 8001c5e:	4b25      	ldr	r3, [pc, #148]	; (8001cf4 <HAL_LCD_MspInit+0xf4>)
 8001c60:	69db      	ldr	r3, [r3, #28]
 8001c62:	f003 0301 	and.w	r3, r3, #1
 8001c66:	613b      	str	r3, [r7, #16]
 8001c68:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c6a:	4b22      	ldr	r3, [pc, #136]	; (8001cf4 <HAL_LCD_MspInit+0xf4>)
 8001c6c:	69db      	ldr	r3, [r3, #28]
 8001c6e:	4a21      	ldr	r2, [pc, #132]	; (8001cf4 <HAL_LCD_MspInit+0xf4>)
 8001c70:	f043 0302 	orr.w	r3, r3, #2
 8001c74:	61d3      	str	r3, [r2, #28]
 8001c76:	4b1f      	ldr	r3, [pc, #124]	; (8001cf4 <HAL_LCD_MspInit+0xf4>)
 8001c78:	69db      	ldr	r3, [r3, #28]
 8001c7a:	f003 0302 	and.w	r3, r3, #2
 8001c7e:	60fb      	str	r3, [r7, #12]
 8001c80:	68fb      	ldr	r3, [r7, #12]
    PB4     ------> LCD_SEG8
    PB5     ------> LCD_SEG9
    PB8     ------> LCD_SEG16
    PB9     ------> LCD_COM3
    */
    GPIO_InitStruct.Pin = SEG14_Pin|SEG15_Pin|SEG16_Pin|SEG17_Pin
 8001c82:	f640 73cf 	movw	r3, #4047	; 0xfcf
 8001c86:	61fb      	str	r3, [r7, #28]
                          |SEG18_Pin|SEG19_Pin|SEG20_Pin|SEG21_Pin
                          |SEG22_Pin|SEG23_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c88:	2302      	movs	r3, #2
 8001c8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c90:	2300      	movs	r3, #0
 8001c92:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8001c94:	230b      	movs	r3, #11
 8001c96:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c98:	f107 031c 	add.w	r3, r7, #28
 8001c9c:	4619      	mov	r1, r3
 8001c9e:	4816      	ldr	r0, [pc, #88]	; (8001cf8 <HAL_LCD_MspInit+0xf8>)
 8001ca0:	f000 fda6 	bl	80027f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|SEG2_Pin|COM0_Pin
 8001ca4:	f248 730e 	movw	r3, #34574	; 0x870e
 8001ca8:	61fb      	str	r3, [r7, #28]
                          |COM1_Pin|COM2_Pin|SEG12_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001caa:	2302      	movs	r3, #2
 8001cac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8001cb6:	230b      	movs	r3, #11
 8001cb8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cba:	f107 031c 	add.w	r3, r7, #28
 8001cbe:	4619      	mov	r1, r3
 8001cc0:	480e      	ldr	r0, [pc, #56]	; (8001cfc <HAL_LCD_MspInit+0xfc>)
 8001cc2:	f000 fd95 	bl	80027f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG6_Pin|SEG7_Pin|SEG8_Pin|SEG9_Pin
 8001cc6:	f64f 7338 	movw	r3, #65336	; 0xff38
 8001cca:	61fb      	str	r3, [r7, #28]
                          |SEG10_Pin|SEG11_Pin|SEG3_Pin|SEG4_Pin
                          |SEG5_Pin|SEG13_Pin|COM3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ccc:	2302      	movs	r3, #2
 8001cce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8001cd8:	230b      	movs	r3, #11
 8001cda:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cdc:	f107 031c 	add.w	r3, r7, #28
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	4807      	ldr	r0, [pc, #28]	; (8001d00 <HAL_LCD_MspInit+0x100>)
 8001ce4:	f000 fd84 	bl	80027f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }

}
 8001ce8:	bf00      	nop
 8001cea:	3730      	adds	r7, #48	; 0x30
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	40002400 	.word	0x40002400
 8001cf4:	40023800 	.word	0x40023800
 8001cf8:	40020800 	.word	0x40020800
 8001cfc:	40020000 	.word	0x40020000
 8001d00:	40020400 	.word	0x40020400

08001d04 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b08a      	sub	sp, #40	; 0x28
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d0c:	f107 0314 	add.w	r3, r7, #20
 8001d10:	2200      	movs	r2, #0
 8001d12:	601a      	str	r2, [r3, #0]
 8001d14:	605a      	str	r2, [r3, #4]
 8001d16:	609a      	str	r2, [r3, #8]
 8001d18:	60da      	str	r2, [r3, #12]
 8001d1a:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM3)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4a20      	ldr	r2, [pc, #128]	; (8001da4 <HAL_TIM_Base_MspInit+0xa0>)
 8001d22:	4293      	cmp	r3, r2
 8001d24:	d10c      	bne.n	8001d40 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d26:	4b20      	ldr	r3, [pc, #128]	; (8001da8 <HAL_TIM_Base_MspInit+0xa4>)
 8001d28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d2a:	4a1f      	ldr	r2, [pc, #124]	; (8001da8 <HAL_TIM_Base_MspInit+0xa4>)
 8001d2c:	f043 0302 	orr.w	r3, r3, #2
 8001d30:	6253      	str	r3, [r2, #36]	; 0x24
 8001d32:	4b1d      	ldr	r3, [pc, #116]	; (8001da8 <HAL_TIM_Base_MspInit+0xa4>)
 8001d34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d36:	f003 0302 	and.w	r3, r3, #2
 8001d3a:	613b      	str	r3, [r7, #16]
 8001d3c:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001d3e:	e02c      	b.n	8001d9a <HAL_TIM_Base_MspInit+0x96>
  else if(htim_base->Instance==TIM4)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4a19      	ldr	r2, [pc, #100]	; (8001dac <HAL_TIM_Base_MspInit+0xa8>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d127      	bne.n	8001d9a <HAL_TIM_Base_MspInit+0x96>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001d4a:	4b17      	ldr	r3, [pc, #92]	; (8001da8 <HAL_TIM_Base_MspInit+0xa4>)
 8001d4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d4e:	4a16      	ldr	r2, [pc, #88]	; (8001da8 <HAL_TIM_Base_MspInit+0xa4>)
 8001d50:	f043 0304 	orr.w	r3, r3, #4
 8001d54:	6253      	str	r3, [r2, #36]	; 0x24
 8001d56:	4b14      	ldr	r3, [pc, #80]	; (8001da8 <HAL_TIM_Base_MspInit+0xa4>)
 8001d58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d5a:	f003 0304 	and.w	r3, r3, #4
 8001d5e:	60fb      	str	r3, [r7, #12]
 8001d60:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d62:	4b11      	ldr	r3, [pc, #68]	; (8001da8 <HAL_TIM_Base_MspInit+0xa4>)
 8001d64:	69db      	ldr	r3, [r3, #28]
 8001d66:	4a10      	ldr	r2, [pc, #64]	; (8001da8 <HAL_TIM_Base_MspInit+0xa4>)
 8001d68:	f043 0302 	orr.w	r3, r3, #2
 8001d6c:	61d3      	str	r3, [r2, #28]
 8001d6e:	4b0e      	ldr	r3, [pc, #56]	; (8001da8 <HAL_TIM_Base_MspInit+0xa4>)
 8001d70:	69db      	ldr	r3, [r3, #28]
 8001d72:	f003 0302 	and.w	r3, r3, #2
 8001d76:	60bb      	str	r3, [r7, #8]
 8001d78:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001d7a:	23c0      	movs	r3, #192	; 0xc0
 8001d7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d7e:	2302      	movs	r3, #2
 8001d80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d82:	2300      	movs	r3, #0
 8001d84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d86:	2300      	movs	r3, #0
 8001d88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001d8a:	2302      	movs	r3, #2
 8001d8c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d8e:	f107 0314 	add.w	r3, r7, #20
 8001d92:	4619      	mov	r1, r3
 8001d94:	4806      	ldr	r0, [pc, #24]	; (8001db0 <HAL_TIM_Base_MspInit+0xac>)
 8001d96:	f000 fd2b 	bl	80027f0 <HAL_GPIO_Init>
}
 8001d9a:	bf00      	nop
 8001d9c:	3728      	adds	r7, #40	; 0x28
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	40000400 	.word	0x40000400
 8001da8:	40023800 	.word	0x40023800
 8001dac:	40000800 	.word	0x40000800
 8001db0:	40020400 	.word	0x40020400

08001db4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001db4:	b480      	push	{r7}
 8001db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001db8:	e7fe      	b.n	8001db8 <NMI_Handler+0x4>

08001dba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001dba:	b480      	push	{r7}
 8001dbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001dbe:	e7fe      	b.n	8001dbe <HardFault_Handler+0x4>

08001dc0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001dc4:	e7fe      	b.n	8001dc4 <MemManage_Handler+0x4>

08001dc6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001dc6:	b480      	push	{r7}
 8001dc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001dca:	e7fe      	b.n	8001dca <BusFault_Handler+0x4>

08001dcc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001dd0:	e7fe      	b.n	8001dd0 <UsageFault_Handler+0x4>

08001dd2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001dd2:	b480      	push	{r7}
 8001dd4:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001dd6:	bf00      	nop
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bc80      	pop	{r7}
 8001ddc:	4770      	bx	lr

08001dde <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001dde:	b480      	push	{r7}
 8001de0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001de2:	bf00      	nop
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bc80      	pop	{r7}
 8001de8:	4770      	bx	lr

08001dea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001dea:	b480      	push	{r7}
 8001dec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001dee:	bf00      	nop
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bc80      	pop	{r7}
 8001df4:	4770      	bx	lr

08001df6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001df6:	b580      	push	{r7, lr}
 8001df8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001dfa:	f000 f941 	bl	8002080 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001dfe:	bf00      	nop
 8001e00:	bd80      	pop	{r7, pc}

08001e02 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e02:	b480      	push	{r7}
 8001e04:	af00      	add	r7, sp, #0
	return 1;
 8001e06:	2301      	movs	r3, #1
}
 8001e08:	4618      	mov	r0, r3
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bc80      	pop	{r7}
 8001e0e:	4770      	bx	lr

08001e10 <_kill>:

int _kill(int pid, int sig)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b082      	sub	sp, #8
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
 8001e18:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001e1a:	f002 f97d 	bl	8004118 <__errno>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2216      	movs	r2, #22
 8001e22:	601a      	str	r2, [r3, #0]
	return -1;
 8001e24:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	3708      	adds	r7, #8
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}

08001e30 <_exit>:

void _exit (int status)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b082      	sub	sp, #8
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001e38:	f04f 31ff 	mov.w	r1, #4294967295
 8001e3c:	6878      	ldr	r0, [r7, #4]
 8001e3e:	f7ff ffe7 	bl	8001e10 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001e42:	e7fe      	b.n	8001e42 <_exit+0x12>

08001e44 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b086      	sub	sp, #24
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	60f8      	str	r0, [r7, #12]
 8001e4c:	60b9      	str	r1, [r7, #8]
 8001e4e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e50:	2300      	movs	r3, #0
 8001e52:	617b      	str	r3, [r7, #20]
 8001e54:	e00a      	b.n	8001e6c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001e56:	f3af 8000 	nop.w
 8001e5a:	4601      	mov	r1, r0
 8001e5c:	68bb      	ldr	r3, [r7, #8]
 8001e5e:	1c5a      	adds	r2, r3, #1
 8001e60:	60ba      	str	r2, [r7, #8]
 8001e62:	b2ca      	uxtb	r2, r1
 8001e64:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e66:	697b      	ldr	r3, [r7, #20]
 8001e68:	3301      	adds	r3, #1
 8001e6a:	617b      	str	r3, [r7, #20]
 8001e6c:	697a      	ldr	r2, [r7, #20]
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	429a      	cmp	r2, r3
 8001e72:	dbf0      	blt.n	8001e56 <_read+0x12>
	}

return len;
 8001e74:	687b      	ldr	r3, [r7, #4]
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	3718      	adds	r7, #24
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}

08001e7e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e7e:	b580      	push	{r7, lr}
 8001e80:	b086      	sub	sp, #24
 8001e82:	af00      	add	r7, sp, #0
 8001e84:	60f8      	str	r0, [r7, #12]
 8001e86:	60b9      	str	r1, [r7, #8]
 8001e88:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	617b      	str	r3, [r7, #20]
 8001e8e:	e009      	b.n	8001ea4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001e90:	68bb      	ldr	r3, [r7, #8]
 8001e92:	1c5a      	adds	r2, r3, #1
 8001e94:	60ba      	str	r2, [r7, #8]
 8001e96:	781b      	ldrb	r3, [r3, #0]
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e9e:	697b      	ldr	r3, [r7, #20]
 8001ea0:	3301      	adds	r3, #1
 8001ea2:	617b      	str	r3, [r7, #20]
 8001ea4:	697a      	ldr	r2, [r7, #20]
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	429a      	cmp	r2, r3
 8001eaa:	dbf1      	blt.n	8001e90 <_write+0x12>
	}
	return len;
 8001eac:	687b      	ldr	r3, [r7, #4]
}
 8001eae:	4618      	mov	r0, r3
 8001eb0:	3718      	adds	r7, #24
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}

08001eb6 <_close>:

int _close(int file)
{
 8001eb6:	b480      	push	{r7}
 8001eb8:	b083      	sub	sp, #12
 8001eba:	af00      	add	r7, sp, #0
 8001ebc:	6078      	str	r0, [r7, #4]
	return -1;
 8001ebe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	370c      	adds	r7, #12
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bc80      	pop	{r7}
 8001eca:	4770      	bx	lr

08001ecc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	b083      	sub	sp, #12
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
 8001ed4:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001edc:	605a      	str	r2, [r3, #4]
	return 0;
 8001ede:	2300      	movs	r3, #0
}
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	370c      	adds	r7, #12
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bc80      	pop	{r7}
 8001ee8:	4770      	bx	lr

08001eea <_isatty>:

int _isatty(int file)
{
 8001eea:	b480      	push	{r7}
 8001eec:	b083      	sub	sp, #12
 8001eee:	af00      	add	r7, sp, #0
 8001ef0:	6078      	str	r0, [r7, #4]
	return 1;
 8001ef2:	2301      	movs	r3, #1
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	370c      	adds	r7, #12
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bc80      	pop	{r7}
 8001efc:	4770      	bx	lr

08001efe <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001efe:	b480      	push	{r7}
 8001f00:	b085      	sub	sp, #20
 8001f02:	af00      	add	r7, sp, #0
 8001f04:	60f8      	str	r0, [r7, #12]
 8001f06:	60b9      	str	r1, [r7, #8]
 8001f08:	607a      	str	r2, [r7, #4]
	return 0;
 8001f0a:	2300      	movs	r3, #0
}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	3714      	adds	r7, #20
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bc80      	pop	{r7}
 8001f14:	4770      	bx	lr
	...

08001f18 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b086      	sub	sp, #24
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f20:	4a14      	ldr	r2, [pc, #80]	; (8001f74 <_sbrk+0x5c>)
 8001f22:	4b15      	ldr	r3, [pc, #84]	; (8001f78 <_sbrk+0x60>)
 8001f24:	1ad3      	subs	r3, r2, r3
 8001f26:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f28:	697b      	ldr	r3, [r7, #20]
 8001f2a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f2c:	4b13      	ldr	r3, [pc, #76]	; (8001f7c <_sbrk+0x64>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d102      	bne.n	8001f3a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f34:	4b11      	ldr	r3, [pc, #68]	; (8001f7c <_sbrk+0x64>)
 8001f36:	4a12      	ldr	r2, [pc, #72]	; (8001f80 <_sbrk+0x68>)
 8001f38:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f3a:	4b10      	ldr	r3, [pc, #64]	; (8001f7c <_sbrk+0x64>)
 8001f3c:	681a      	ldr	r2, [r3, #0]
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	4413      	add	r3, r2
 8001f42:	693a      	ldr	r2, [r7, #16]
 8001f44:	429a      	cmp	r2, r3
 8001f46:	d207      	bcs.n	8001f58 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f48:	f002 f8e6 	bl	8004118 <__errno>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	220c      	movs	r2, #12
 8001f50:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f52:	f04f 33ff 	mov.w	r3, #4294967295
 8001f56:	e009      	b.n	8001f6c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f58:	4b08      	ldr	r3, [pc, #32]	; (8001f7c <_sbrk+0x64>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f5e:	4b07      	ldr	r3, [pc, #28]	; (8001f7c <_sbrk+0x64>)
 8001f60:	681a      	ldr	r2, [r3, #0]
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	4413      	add	r3, r2
 8001f66:	4a05      	ldr	r2, [pc, #20]	; (8001f7c <_sbrk+0x64>)
 8001f68:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f6a:	68fb      	ldr	r3, [r7, #12]
}
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	3718      	adds	r7, #24
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}
 8001f74:	20004000 	.word	0x20004000
 8001f78:	00000400 	.word	0x00000400
 8001f7c:	200001c8 	.word	0x200001c8
 8001f80:	200001e0 	.word	0x200001e0

08001f84 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001f84:	b480      	push	{r7}
 8001f86:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f88:	bf00      	nop
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bc80      	pop	{r7}
 8001f8e:	4770      	bx	lr

08001f90 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f90:	480c      	ldr	r0, [pc, #48]	; (8001fc4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001f92:	490d      	ldr	r1, [pc, #52]	; (8001fc8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001f94:	4a0d      	ldr	r2, [pc, #52]	; (8001fcc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001f96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f98:	e002      	b.n	8001fa0 <LoopCopyDataInit>

08001f9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f9e:	3304      	adds	r3, #4

08001fa0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fa0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fa2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fa4:	d3f9      	bcc.n	8001f9a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fa6:	4a0a      	ldr	r2, [pc, #40]	; (8001fd0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001fa8:	4c0a      	ldr	r4, [pc, #40]	; (8001fd4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001faa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fac:	e001      	b.n	8001fb2 <LoopFillZerobss>

08001fae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fb0:	3204      	adds	r2, #4

08001fb2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fb2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fb4:	d3fb      	bcc.n	8001fae <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001fb6:	f7ff ffe5 	bl	8001f84 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001fba:	f002 f8b3 	bl	8004124 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001fbe:	f7fe fb01 	bl	80005c4 <main>
  bx lr
 8001fc2:	4770      	bx	lr
  ldr r0, =_sdata
 8001fc4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fc8:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8001fcc:	08005404 	.word	0x08005404
  ldr r2, =_sbss
 8001fd0:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8001fd4:	200001e0 	.word	0x200001e0

08001fd8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001fd8:	e7fe      	b.n	8001fd8 <ADC1_IRQHandler>

08001fda <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fda:	b580      	push	{r7, lr}
 8001fdc:	b082      	sub	sp, #8
 8001fde:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fe4:	2003      	movs	r0, #3
 8001fe6:	f000 fbcf 	bl	8002788 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001fea:	2000      	movs	r0, #0
 8001fec:	f000 f80e 	bl	800200c <HAL_InitTick>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d002      	beq.n	8001ffc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	71fb      	strb	r3, [r7, #7]
 8001ffa:	e001      	b.n	8002000 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001ffc:	f7ff fd90 	bl	8001b20 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002000:	79fb      	ldrb	r3, [r7, #7]
}
 8002002:	4618      	mov	r0, r3
 8002004:	3708      	adds	r7, #8
 8002006:	46bd      	mov	sp, r7
 8002008:	bd80      	pop	{r7, pc}
	...

0800200c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b084      	sub	sp, #16
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002014:	2300      	movs	r3, #0
 8002016:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002018:	4b16      	ldr	r3, [pc, #88]	; (8002074 <HAL_InitTick+0x68>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	2b00      	cmp	r3, #0
 800201e:	d022      	beq.n	8002066 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002020:	4b15      	ldr	r3, [pc, #84]	; (8002078 <HAL_InitTick+0x6c>)
 8002022:	681a      	ldr	r2, [r3, #0]
 8002024:	4b13      	ldr	r3, [pc, #76]	; (8002074 <HAL_InitTick+0x68>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800202c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002030:	fbb2 f3f3 	udiv	r3, r2, r3
 8002034:	4618      	mov	r0, r3
 8002036:	f000 fbce 	bl	80027d6 <HAL_SYSTICK_Config>
 800203a:	4603      	mov	r3, r0
 800203c:	2b00      	cmp	r3, #0
 800203e:	d10f      	bne.n	8002060 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2b0f      	cmp	r3, #15
 8002044:	d809      	bhi.n	800205a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002046:	2200      	movs	r2, #0
 8002048:	6879      	ldr	r1, [r7, #4]
 800204a:	f04f 30ff 	mov.w	r0, #4294967295
 800204e:	f000 fba6 	bl	800279e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002052:	4a0a      	ldr	r2, [pc, #40]	; (800207c <HAL_InitTick+0x70>)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	6013      	str	r3, [r2, #0]
 8002058:	e007      	b.n	800206a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800205a:	2301      	movs	r3, #1
 800205c:	73fb      	strb	r3, [r7, #15]
 800205e:	e004      	b.n	800206a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002060:	2301      	movs	r3, #1
 8002062:	73fb      	strb	r3, [r7, #15]
 8002064:	e001      	b.n	800206a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002066:	2301      	movs	r3, #1
 8002068:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800206a:	7bfb      	ldrb	r3, [r7, #15]
}
 800206c:	4618      	mov	r0, r3
 800206e:	3710      	adds	r7, #16
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}
 8002074:	20000010 	.word	0x20000010
 8002078:	20000008 	.word	0x20000008
 800207c:	2000000c 	.word	0x2000000c

08002080 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002080:	b480      	push	{r7}
 8002082:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002084:	4b05      	ldr	r3, [pc, #20]	; (800209c <HAL_IncTick+0x1c>)
 8002086:	681a      	ldr	r2, [r3, #0]
 8002088:	4b05      	ldr	r3, [pc, #20]	; (80020a0 <HAL_IncTick+0x20>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	4413      	add	r3, r2
 800208e:	4a03      	ldr	r2, [pc, #12]	; (800209c <HAL_IncTick+0x1c>)
 8002090:	6013      	str	r3, [r2, #0]
}
 8002092:	bf00      	nop
 8002094:	46bd      	mov	sp, r7
 8002096:	bc80      	pop	{r7}
 8002098:	4770      	bx	lr
 800209a:	bf00      	nop
 800209c:	200001cc 	.word	0x200001cc
 80020a0:	20000010 	.word	0x20000010

080020a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020a4:	b480      	push	{r7}
 80020a6:	af00      	add	r7, sp, #0
  return uwTick;
 80020a8:	4b02      	ldr	r3, [pc, #8]	; (80020b4 <HAL_GetTick+0x10>)
 80020aa:	681b      	ldr	r3, [r3, #0]
}
 80020ac:	4618      	mov	r0, r3
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bc80      	pop	{r7}
 80020b2:	4770      	bx	lr
 80020b4:	200001cc 	.word	0x200001cc

080020b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b084      	sub	sp, #16
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020c0:	f7ff fff0 	bl	80020a4 <HAL_GetTick>
 80020c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020d0:	d004      	beq.n	80020dc <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80020d2:	4b09      	ldr	r3, [pc, #36]	; (80020f8 <HAL_Delay+0x40>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	68fa      	ldr	r2, [r7, #12]
 80020d8:	4413      	add	r3, r2
 80020da:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80020dc:	bf00      	nop
 80020de:	f7ff ffe1 	bl	80020a4 <HAL_GetTick>
 80020e2:	4602      	mov	r2, r0
 80020e4:	68bb      	ldr	r3, [r7, #8]
 80020e6:	1ad3      	subs	r3, r2, r3
 80020e8:	68fa      	ldr	r2, [r7, #12]
 80020ea:	429a      	cmp	r2, r3
 80020ec:	d8f7      	bhi.n	80020de <HAL_Delay+0x26>
  {
  }
}
 80020ee:	bf00      	nop
 80020f0:	bf00      	nop
 80020f2:	3710      	adds	r7, #16
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}
 80020f8:	20000010 	.word	0x20000010

080020fc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b08e      	sub	sp, #56	; 0x38
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002104:	2300      	movs	r3, #0
 8002106:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  uint32_t tmp_cr1 = 0;
 800210a:	2300      	movs	r3, #0
 800210c:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t tmp_cr2 = 0;
 800210e:	2300      	movs	r3, #0
 8002110:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2b00      	cmp	r3, #0
 8002116:	d101      	bne.n	800211c <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8002118:	2301      	movs	r3, #1
 800211a:	e127      	b.n	800236c <HAL_ADC_Init+0x270>
  assert_param(IS_ADC_CHANNELSBANK(hadc->Init.ChannelsBank));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	691b      	ldr	r3, [r3, #16]
 8002120:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002126:	2b00      	cmp	r3, #0
 8002128:	d115      	bne.n	8002156 <HAL_ADC_Init+0x5a>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2200      	movs	r2, #0
 800212e:	651a      	str	r2, [r3, #80]	; 0x50
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2200      	movs	r2, #0
 8002134:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
    /* Enable SYSCFG clock to control the routing Interface (RI) */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002138:	4b8e      	ldr	r3, [pc, #568]	; (8002374 <HAL_ADC_Init+0x278>)
 800213a:	6a1b      	ldr	r3, [r3, #32]
 800213c:	4a8d      	ldr	r2, [pc, #564]	; (8002374 <HAL_ADC_Init+0x278>)
 800213e:	f043 0301 	orr.w	r3, r3, #1
 8002142:	6213      	str	r3, [r2, #32]
 8002144:	4b8b      	ldr	r3, [pc, #556]	; (8002374 <HAL_ADC_Init+0x278>)
 8002146:	6a1b      	ldr	r3, [r3, #32]
 8002148:	f003 0301 	and.w	r3, r3, #1
 800214c:	60bb      	str	r3, [r7, #8]
 800214e:	68bb      	ldr	r3, [r7, #8]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002150:	6878      	ldr	r0, [r7, #4]
 8002152:	f7ff fd15 	bl	8001b80 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800215a:	f003 0310 	and.w	r3, r3, #16
 800215e:	2b00      	cmp	r3, #0
 8002160:	f040 80ff 	bne.w	8002362 <HAL_ADC_Init+0x266>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002168:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800216c:	f023 0302 	bic.w	r3, r3, #2
 8002170:	f043 0202 	orr.w	r2, r3, #2
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Set ADC parameters */
    
    /* Configuration of common ADC clock: clock source HSI with selectable    */
    /* prescaler                                                              */
    MODIFY_REG(ADC->CCR                 ,
 8002178:	4b7f      	ldr	r3, [pc, #508]	; (8002378 <HAL_ADC_Init+0x27c>)
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	497c      	ldr	r1, [pc, #496]	; (8002378 <HAL_ADC_Init+0x27c>)
 8002186:	4313      	orrs	r3, r2
 8002188:	604b      	str	r3, [r1, #4]
    /*  - external trigger polarity                                           */
    /*  - End of conversion selection                                         */
    /*  - DMA continuous request                                              */
    /*  - Channels bank (Banks availability depends on devices categories)    */
    /*  - continuous conversion mode                                          */
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	68da      	ldr	r2, [r3, #12]
                hadc->Init.EOCSelection                                        |
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	695b      	ldr	r3, [r3, #20]
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8002192:	431a      	orrs	r2, r3
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800219a:	4619      	mov	r1, r3
 800219c:	f44f 7300 	mov.w	r3, #512	; 0x200
 80021a0:	623b      	str	r3, [r7, #32]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021a2:	6a3b      	ldr	r3, [r7, #32]
 80021a4:	fa93 f3a3 	rbit	r3, r3
 80021a8:	61fb      	str	r3, [r7, #28]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80021aa:	69fb      	ldr	r3, [r7, #28]
 80021ac:	fab3 f383 	clz	r3, r3
 80021b0:	b2db      	uxtb	r3, r3
 80021b2:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.EOCSelection                                        |
 80021b6:	431a      	orrs	r2, r3
                hadc->Init.ChannelsBank                                        |
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6a1b      	ldr	r3, [r3, #32]
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 80021bc:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)     );
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80021c4:	4619      	mov	r1, r3
 80021c6:	2302      	movs	r3, #2
 80021c8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021cc:	fa93 f3a3 	rbit	r3, r3
 80021d0:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 80021d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021d4:	fab3 f383 	clz	r3, r3
 80021d8:	b2db      	uxtb	r3, r3
 80021da:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.ChannelsBank                                        |
 80021de:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 80021e0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80021e2:	4313      	orrs	r3, r2
 80021e4:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021ea:	2b10      	cmp	r3, #16
 80021ec:	d007      	beq.n	80021fe <HAL_ADC_Init+0x102>
    {
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
                  hadc->Init.ExternalTrigConvEdge );
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 80021f6:	4313      	orrs	r3, r2
 80021f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80021fa:	4313      	orrs	r3, r2
 80021fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    /*  - resolution                                                          */
    /*  - auto power off (LowPowerAutoPowerOff mode)                          */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    if ((ADC_IS_ENABLE(hadc) == RESET))
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002208:	2b40      	cmp	r3, #64	; 0x40
 800220a:	d04f      	beq.n	80022ac <HAL_ADC_Init+0x1b0>
    {
      tmp_cr2 |= hadc->Init.LowPowerAutoWait;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	699b      	ldr	r3, [r3, #24]
 8002210:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002212:	4313      	orrs	r3, r2
 8002214:	62fb      	str	r3, [r7, #44]	; 0x2c
      
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	689a      	ldr	r2, [r3, #8]
                  hadc->Init.LowPowerAutoPowerOff           |
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	69db      	ldr	r3, [r3, #28]
      tmp_cr1 |= (hadc->Init.Resolution                     |
 800221e:	4313      	orrs	r3, r2
                  ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode)  );
 8002220:	687a      	ldr	r2, [r7, #4]
 8002222:	6912      	ldr	r2, [r2, #16]
 8002224:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8002228:	d003      	beq.n	8002232 <HAL_ADC_Init+0x136>
 800222a:	687a      	ldr	r2, [r7, #4]
 800222c:	6912      	ldr	r2, [r2, #16]
 800222e:	2a01      	cmp	r2, #1
 8002230:	d102      	bne.n	8002238 <HAL_ADC_Init+0x13c>
 8002232:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002236:	e000      	b.n	800223a <HAL_ADC_Init+0x13e>
 8002238:	2200      	movs	r2, #0
                  hadc->Init.LowPowerAutoPowerOff           |
 800223a:	4313      	orrs	r3, r2
      tmp_cr1 |= (hadc->Init.Resolution                     |
 800223c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800223e:	4313      	orrs	r3, r2
 8002240:	633b      	str	r3, [r7, #48]	; 0x30
      
      /* Enable discontinuous mode only if continuous mode is disabled */
      /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter  */
      /*       discontinuous is set anyway, but has no effect on ADC HW.      */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8002248:	2b01      	cmp	r3, #1
 800224a:	d125      	bne.n	8002298 <HAL_ADC_Init+0x19c>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002252:	2b00      	cmp	r3, #0
 8002254:	d114      	bne.n	8002280 <HAL_ADC_Init+0x184>
        {
          /* Enable the selected ADC regular discontinuous mode */
          /* Set the number of channels to be converted in discontinuous mode */
          SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800225a:	3b01      	subs	r3, #1
 800225c:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8002260:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002262:	69ba      	ldr	r2, [r7, #24]
 8002264:	fa92 f2a2 	rbit	r2, r2
 8002268:	617a      	str	r2, [r7, #20]
  return result;
 800226a:	697a      	ldr	r2, [r7, #20]
 800226c:	fab2 f282 	clz	r2, r2
 8002270:	b2d2      	uxtb	r2, r2
 8002272:	4093      	lsls	r3, r2
 8002274:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002278:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800227a:	4313      	orrs	r3, r2
 800227c:	633b      	str	r3, [r7, #48]	; 0x30
 800227e:	e00b      	b.n	8002298 <HAL_ADC_Init+0x19c>
        {
          /* ADC regular group settings continuous and sequencer discontinuous*/
          /* cannot be enabled simultaneously.                                */
          
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002284:	f043 0220 	orr.w	r2, r3, #32
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	64da      	str	r2, [r3, #76]	; 0x4c
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002290:	f043 0201 	orr.w	r2, r3, #1
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	651a      	str	r2, [r3, #80]	; 0x50
        }
      }
      
      /* Update ADC configuration register CR1 with previous settings */
        MODIFY_REG(hadc->Instance->CR1,
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	685a      	ldr	r2, [r3, #4]
 800229e:	4b37      	ldr	r3, [pc, #220]	; (800237c <HAL_ADC_Init+0x280>)
 80022a0:	4013      	ands	r3, r2
 80022a2:	687a      	ldr	r2, [r7, #4]
 80022a4:	6812      	ldr	r2, [r2, #0]
 80022a6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80022a8:	430b      	orrs	r3, r1
 80022aa:	6053      	str	r3, [r2, #4]
                   ADC_CR1_SCAN     ,
                   tmp_cr1           );
    }
    
    /* Update ADC configuration register CR2 with previous settings */
    MODIFY_REG(hadc->Instance->CR2    ,
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	689a      	ldr	r2, [r3, #8]
 80022b2:	4b33      	ldr	r3, [pc, #204]	; (8002380 <HAL_ADC_Init+0x284>)
 80022b4:	4013      	ands	r3, r2
 80022b6:	687a      	ldr	r2, [r7, #4]
 80022b8:	6812      	ldr	r2, [r2, #0]
 80022ba:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80022bc:	430b      	orrs	r3, r1
 80022be:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	691b      	ldr	r3, [r3, #16]
 80022c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80022c8:	d003      	beq.n	80022d2 <HAL_ADC_Init+0x1d6>
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	691b      	ldr	r3, [r3, #16]
 80022ce:	2b01      	cmp	r3, #1
 80022d0:	d119      	bne.n	8002306 <HAL_ADC_Init+0x20a>
    {
      MODIFY_REG(hadc->Instance->SQR1                         ,
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022d8:	f023 71f8 	bic.w	r1, r3, #32505856	; 0x1f00000
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022e0:	3b01      	subs	r3, #1
 80022e2:	f04f 72f8 	mov.w	r2, #32505856	; 0x1f00000
 80022e6:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022e8:	693a      	ldr	r2, [r7, #16]
 80022ea:	fa92 f2a2 	rbit	r2, r2
 80022ee:	60fa      	str	r2, [r7, #12]
  return result;
 80022f0:	68fa      	ldr	r2, [r7, #12]
 80022f2:	fab2 f282 	clz	r2, r2
 80022f6:	b2d2      	uxtb	r2, r2
 80022f8:	fa03 f202 	lsl.w	r2, r3, r2
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	430a      	orrs	r2, r1
 8002302:	631a      	str	r2, [r3, #48]	; 0x30
 8002304:	e007      	b.n	8002316 <HAL_ADC_Init+0x21a>
                 ADC_SQR1_L                                   ,
                 ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion)  );
    }
    else
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f022 72f8 	bic.w	r2, r2, #32505856	; 0x1f00000
 8002314:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding execution control bits ADON,     */
    /* JSWSTART, SWSTART and injected trigger bits JEXTEN and JEXTSEL).       */
    if ((READ_REG(hadc->Instance->CR2) & ~(ADC_CR2_ADON |
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	689a      	ldr	r2, [r3, #8]
 800231c:	4b19      	ldr	r3, [pc, #100]	; (8002384 <HAL_ADC_Init+0x288>)
 800231e:	4013      	ands	r3, r2
 8002320:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002322:	429a      	cmp	r2, r3
 8002324:	d10b      	bne.n	800233e <HAL_ADC_Init+0x242>
                                           ADC_CR2_SWSTART | ADC_CR2_JSWSTART |
                                           ADC_CR2_JEXTEN  | ADC_CR2_JEXTSEL   ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2200      	movs	r2, #0
 800232a:	651a      	str	r2, [r3, #80]	; 0x50
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002330:	f023 0303 	bic.w	r3, r3, #3
 8002334:	f043 0201 	orr.w	r2, r3, #1
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	64da      	str	r2, [r3, #76]	; 0x4c
 800233c:	e014      	b.n	8002368 <HAL_ADC_Init+0x26c>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002342:	f023 0312 	bic.w	r3, r3, #18
 8002346:	f043 0210 	orr.w	r2, r3, #16
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	64da      	str	r2, [r3, #76]	; 0x4c
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002352:	f043 0201 	orr.w	r2, r3, #1
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	651a      	str	r2, [r3, #80]	; 0x50
      
      tmp_hal_status = HAL_ERROR;
 800235a:	2301      	movs	r3, #1
 800235c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8002360:	e002      	b.n	8002368 <HAL_ADC_Init+0x26c>
    }
    
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002362:	2301      	movs	r3, #1
 8002364:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002368:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 800236c:	4618      	mov	r0, r3
 800236e:	3738      	adds	r7, #56	; 0x38
 8002370:	46bd      	mov	sp, r7
 8002372:	bd80      	pop	{r7, pc}
 8002374:	40023800 	.word	0x40023800
 8002378:	40012700 	.word	0x40012700
 800237c:	fcfc16ff 	.word	0xfcfc16ff
 8002380:	c0fff18d 	.word	0xc0fff18d
 8002384:	bf80fffe 	.word	0xbf80fffe

08002388 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002388:	b480      	push	{r7}
 800238a:	b085      	sub	sp, #20
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
 8002390:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002392:	2300      	movs	r3, #0
 8002394:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0;
 8002396:	2300      	movs	r3, #0
 8002398:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80023a0:	2b01      	cmp	r3, #1
 80023a2:	d101      	bne.n	80023a8 <HAL_ADC_ConfigChannel+0x20>
 80023a4:	2302      	movs	r3, #2
 80023a6:	e134      	b.n	8002612 <HAL_ADC_ConfigChannel+0x28a>
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2201      	movs	r2, #1
 80023ac:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
   
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	2b06      	cmp	r3, #6
 80023b6:	d81c      	bhi.n	80023f2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR5,
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	685a      	ldr	r2, [r3, #4]
 80023c2:	4613      	mov	r3, r2
 80023c4:	009b      	lsls	r3, r3, #2
 80023c6:	4413      	add	r3, r2
 80023c8:	3b05      	subs	r3, #5
 80023ca:	221f      	movs	r2, #31
 80023cc:	fa02 f303 	lsl.w	r3, r2, r3
 80023d0:	43db      	mvns	r3, r3
 80023d2:	4019      	ands	r1, r3
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	6818      	ldr	r0, [r3, #0]
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	685a      	ldr	r2, [r3, #4]
 80023dc:	4613      	mov	r3, r2
 80023de:	009b      	lsls	r3, r3, #2
 80023e0:	4413      	add	r3, r2
 80023e2:	3b05      	subs	r3, #5
 80023e4:	fa00 f203 	lsl.w	r2, r0, r3
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	430a      	orrs	r2, r1
 80023ee:	641a      	str	r2, [r3, #64]	; 0x40
 80023f0:	e07e      	b.n	80024f0 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR5_RK(ADC_SQR5_SQ1, sConfig->Rank),
               ADC_SQR5_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	685b      	ldr	r3, [r3, #4]
 80023f6:	2b0c      	cmp	r3, #12
 80023f8:	d81c      	bhi.n	8002434 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR4,
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	685a      	ldr	r2, [r3, #4]
 8002404:	4613      	mov	r3, r2
 8002406:	009b      	lsls	r3, r3, #2
 8002408:	4413      	add	r3, r2
 800240a:	3b23      	subs	r3, #35	; 0x23
 800240c:	221f      	movs	r2, #31
 800240e:	fa02 f303 	lsl.w	r3, r2, r3
 8002412:	43db      	mvns	r3, r3
 8002414:	4019      	ands	r1, r3
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	6818      	ldr	r0, [r3, #0]
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	685a      	ldr	r2, [r3, #4]
 800241e:	4613      	mov	r3, r2
 8002420:	009b      	lsls	r3, r3, #2
 8002422:	4413      	add	r3, r2
 8002424:	3b23      	subs	r3, #35	; 0x23
 8002426:	fa00 f203 	lsl.w	r2, r0, r3
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	430a      	orrs	r2, r1
 8002430:	63da      	str	r2, [r3, #60]	; 0x3c
 8002432:	e05d      	b.n	80024f0 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR4_RK(ADC_SQR4_SQ7, sConfig->Rank),
               ADC_SQR4_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 18 */
  else if (sConfig->Rank < 19)
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	2b12      	cmp	r3, #18
 800243a:	d81c      	bhi.n	8002476 <HAL_ADC_ConfigChannel+0xee>
  {
    MODIFY_REG(hadc->Instance->SQR3,
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	685a      	ldr	r2, [r3, #4]
 8002446:	4613      	mov	r3, r2
 8002448:	009b      	lsls	r3, r3, #2
 800244a:	4413      	add	r3, r2
 800244c:	3b41      	subs	r3, #65	; 0x41
 800244e:	221f      	movs	r2, #31
 8002450:	fa02 f303 	lsl.w	r3, r2, r3
 8002454:	43db      	mvns	r3, r3
 8002456:	4019      	ands	r1, r3
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	6818      	ldr	r0, [r3, #0]
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	685a      	ldr	r2, [r3, #4]
 8002460:	4613      	mov	r3, r2
 8002462:	009b      	lsls	r3, r3, #2
 8002464:	4413      	add	r3, r2
 8002466:	3b41      	subs	r3, #65	; 0x41
 8002468:	fa00 f203 	lsl.w	r2, r0, r3
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	430a      	orrs	r2, r1
 8002472:	639a      	str	r2, [r3, #56]	; 0x38
 8002474:	e03c      	b.n	80024f0 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR3_RK(ADC_SQR3_SQ13, sConfig->Rank),
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 19 to 24 */
  else if (sConfig->Rank < 25)
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	2b18      	cmp	r3, #24
 800247c:	d81c      	bhi.n	80024b8 <HAL_ADC_ConfigChannel+0x130>
  {
    MODIFY_REG(hadc->Instance->SQR2,
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	685a      	ldr	r2, [r3, #4]
 8002488:	4613      	mov	r3, r2
 800248a:	009b      	lsls	r3, r3, #2
 800248c:	4413      	add	r3, r2
 800248e:	3b5f      	subs	r3, #95	; 0x5f
 8002490:	221f      	movs	r2, #31
 8002492:	fa02 f303 	lsl.w	r3, r2, r3
 8002496:	43db      	mvns	r3, r3
 8002498:	4019      	ands	r1, r3
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	6818      	ldr	r0, [r3, #0]
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	685a      	ldr	r2, [r3, #4]
 80024a2:	4613      	mov	r3, r2
 80024a4:	009b      	lsls	r3, r3, #2
 80024a6:	4413      	add	r3, r2
 80024a8:	3b5f      	subs	r3, #95	; 0x5f
 80024aa:	fa00 f203 	lsl.w	r2, r0, r3
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	430a      	orrs	r2, r1
 80024b4:	635a      	str	r2, [r3, #52]	; 0x34
 80024b6:	e01b      	b.n	80024f0 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 25 to 28 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1,
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	685a      	ldr	r2, [r3, #4]
 80024c2:	4613      	mov	r3, r2
 80024c4:	009b      	lsls	r3, r3, #2
 80024c6:	4413      	add	r3, r2
 80024c8:	3b7d      	subs	r3, #125	; 0x7d
 80024ca:	221f      	movs	r2, #31
 80024cc:	fa02 f303 	lsl.w	r3, r2, r3
 80024d0:	43db      	mvns	r3, r3
 80024d2:	4019      	ands	r1, r3
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	6818      	ldr	r0, [r3, #0]
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	685a      	ldr	r2, [r3, #4]
 80024dc:	4613      	mov	r3, r2
 80024de:	009b      	lsls	r3, r3, #2
 80024e0:	4413      	add	r3, r2
 80024e2:	3b7d      	subs	r3, #125	; 0x7d
 80024e4:	fa00 f203 	lsl.w	r2, r0, r3
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	430a      	orrs	r2, r1
 80024ee:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 0 to 9 */
  if (sConfig->Channel < ADC_CHANNEL_10)
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	2b09      	cmp	r3, #9
 80024f6:	d81a      	bhi.n	800252e <HAL_ADC_ConfigChannel+0x1a6>
  {
    MODIFY_REG(hadc->Instance->SMPR3,
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	6959      	ldr	r1, [r3, #20]
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	681a      	ldr	r2, [r3, #0]
 8002502:	4613      	mov	r3, r2
 8002504:	005b      	lsls	r3, r3, #1
 8002506:	4413      	add	r3, r2
 8002508:	2207      	movs	r2, #7
 800250a:	fa02 f303 	lsl.w	r3, r2, r3
 800250e:	43db      	mvns	r3, r3
 8002510:	4019      	ands	r1, r3
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	6898      	ldr	r0, [r3, #8]
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	681a      	ldr	r2, [r3, #0]
 800251a:	4613      	mov	r3, r2
 800251c:	005b      	lsls	r3, r3, #1
 800251e:	4413      	add	r3, r2
 8002520:	fa00 f203 	lsl.w	r2, r0, r3
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	430a      	orrs	r2, r1
 800252a:	615a      	str	r2, [r3, #20]
 800252c:	e042      	b.n	80025b4 <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR3(ADC_SMPR3_SMP0, sConfig->Channel),
               ADC_SMPR3(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 10 to 19 */
  else if (sConfig->Channel < ADC_CHANNEL_20)
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	2b13      	cmp	r3, #19
 8002534:	d81c      	bhi.n	8002570 <HAL_ADC_ConfigChannel+0x1e8>
  {
    MODIFY_REG(hadc->Instance->SMPR2,
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	6919      	ldr	r1, [r3, #16]
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	681a      	ldr	r2, [r3, #0]
 8002540:	4613      	mov	r3, r2
 8002542:	005b      	lsls	r3, r3, #1
 8002544:	4413      	add	r3, r2
 8002546:	3b1e      	subs	r3, #30
 8002548:	2207      	movs	r2, #7
 800254a:	fa02 f303 	lsl.w	r3, r2, r3
 800254e:	43db      	mvns	r3, r3
 8002550:	4019      	ands	r1, r3
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	6898      	ldr	r0, [r3, #8]
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	681a      	ldr	r2, [r3, #0]
 800255a:	4613      	mov	r3, r2
 800255c:	005b      	lsls	r3, r3, #1
 800255e:	4413      	add	r3, r2
 8002560:	3b1e      	subs	r3, #30
 8002562:	fa00 f203 	lsl.w	r2, r0, r3
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	430a      	orrs	r2, r1
 800256c:	611a      	str	r2, [r3, #16]
 800256e:	e021      	b.n	80025b4 <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel),
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 20 to 26 for devices Cat.1, Cat.2, Cat.3 */
  /* For channels 20 to 29 for devices Cat4, Cat.5 */
  else if (sConfig->Channel <= ADC_SMPR1_CHANNEL_MAX)
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	2b1a      	cmp	r3, #26
 8002576:	d81c      	bhi.n	80025b2 <HAL_ADC_ConfigChannel+0x22a>
  {
    MODIFY_REG(hadc->Instance->SMPR1,
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	68d9      	ldr	r1, [r3, #12]
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	681a      	ldr	r2, [r3, #0]
 8002582:	4613      	mov	r3, r2
 8002584:	005b      	lsls	r3, r3, #1
 8002586:	4413      	add	r3, r2
 8002588:	3b3c      	subs	r3, #60	; 0x3c
 800258a:	2207      	movs	r2, #7
 800258c:	fa02 f303 	lsl.w	r3, r2, r3
 8002590:	43db      	mvns	r3, r3
 8002592:	4019      	ands	r1, r3
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	6898      	ldr	r0, [r3, #8]
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	681a      	ldr	r2, [r3, #0]
 800259c:	4613      	mov	r3, r2
 800259e:	005b      	lsls	r3, r3, #1
 80025a0:	4413      	add	r3, r2
 80025a2:	3b3c      	subs	r3, #60	; 0x3c
 80025a4:	fa00 f203 	lsl.w	r2, r0, r3
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	430a      	orrs	r2, r1
 80025ae:	60da      	str	r2, [r3, #12]
 80025b0:	e000      	b.n	80025b4 <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 30 to 31 for devices Cat4, Cat.5 */
  else
  {
    ADC_SMPR0_CHANNEL_SET(hadc, sConfig->SamplingTime, sConfig->Channel);
 80025b2:	bf00      	nop
  }

  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	2b10      	cmp	r3, #16
 80025ba:	d003      	beq.n	80025c4 <HAL_ADC_ConfigChannel+0x23c>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80025bc:	683b      	ldr	r3, [r7, #0]
 80025be:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80025c0:	2b11      	cmp	r3, #17
 80025c2:	d121      	bne.n	8002608 <HAL_ADC_ConfigChannel+0x280>
  {
      if (READ_BIT(ADC->CCR, ADC_CCR_TSVREFE) == RESET)
 80025c4:	4b15      	ldr	r3, [pc, #84]	; (800261c <HAL_ADC_ConfigChannel+0x294>)
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d11b      	bne.n	8002608 <HAL_ADC_ConfigChannel+0x280>
      {
        SET_BIT(ADC->CCR, ADC_CCR_TSVREFE);
 80025d0:	4b12      	ldr	r3, [pc, #72]	; (800261c <HAL_ADC_ConfigChannel+0x294>)
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	4a11      	ldr	r2, [pc, #68]	; (800261c <HAL_ADC_ConfigChannel+0x294>)
 80025d6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80025da:	6053      	str	r3, [r2, #4]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	2b10      	cmp	r3, #16
 80025e2:	d111      	bne.n	8002608 <HAL_ADC_ConfigChannel+0x280>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80025e4:	4b0e      	ldr	r3, [pc, #56]	; (8002620 <HAL_ADC_ConfigChannel+0x298>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4a0e      	ldr	r2, [pc, #56]	; (8002624 <HAL_ADC_ConfigChannel+0x29c>)
 80025ea:	fba2 2303 	umull	r2, r3, r2, r3
 80025ee:	0c9a      	lsrs	r2, r3, #18
 80025f0:	4613      	mov	r3, r2
 80025f2:	009b      	lsls	r3, r3, #2
 80025f4:	4413      	add	r3, r2
 80025f6:	005b      	lsls	r3, r3, #1
 80025f8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 80025fa:	e002      	b.n	8002602 <HAL_ADC_ConfigChannel+0x27a>
          {
            wait_loop_index--;
 80025fc:	68bb      	ldr	r3, [r7, #8]
 80025fe:	3b01      	subs	r3, #1
 8002600:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 8002602:	68bb      	ldr	r3, [r7, #8]
 8002604:	2b00      	cmp	r3, #0
 8002606:	d1f9      	bne.n	80025fc <HAL_ADC_ConfigChannel+0x274>
        }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2200      	movs	r2, #0
 800260c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Return function status */
  return tmp_hal_status;
 8002610:	7bfb      	ldrb	r3, [r7, #15]
}
 8002612:	4618      	mov	r0, r3
 8002614:	3714      	adds	r7, #20
 8002616:	46bd      	mov	sp, r7
 8002618:	bc80      	pop	{r7}
 800261a:	4770      	bx	lr
 800261c:	40012700 	.word	0x40012700
 8002620:	20000008 	.word	0x20000008
 8002624:	431bde83 	.word	0x431bde83

08002628 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002628:	b480      	push	{r7}
 800262a:	b085      	sub	sp, #20
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	f003 0307 	and.w	r3, r3, #7
 8002636:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002638:	4b0c      	ldr	r3, [pc, #48]	; (800266c <__NVIC_SetPriorityGrouping+0x44>)
 800263a:	68db      	ldr	r3, [r3, #12]
 800263c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800263e:	68ba      	ldr	r2, [r7, #8]
 8002640:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002644:	4013      	ands	r3, r2
 8002646:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800264c:	68bb      	ldr	r3, [r7, #8]
 800264e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002650:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002654:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002658:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800265a:	4a04      	ldr	r2, [pc, #16]	; (800266c <__NVIC_SetPriorityGrouping+0x44>)
 800265c:	68bb      	ldr	r3, [r7, #8]
 800265e:	60d3      	str	r3, [r2, #12]
}
 8002660:	bf00      	nop
 8002662:	3714      	adds	r7, #20
 8002664:	46bd      	mov	sp, r7
 8002666:	bc80      	pop	{r7}
 8002668:	4770      	bx	lr
 800266a:	bf00      	nop
 800266c:	e000ed00 	.word	0xe000ed00

08002670 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002670:	b480      	push	{r7}
 8002672:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002674:	4b04      	ldr	r3, [pc, #16]	; (8002688 <__NVIC_GetPriorityGrouping+0x18>)
 8002676:	68db      	ldr	r3, [r3, #12]
 8002678:	0a1b      	lsrs	r3, r3, #8
 800267a:	f003 0307 	and.w	r3, r3, #7
}
 800267e:	4618      	mov	r0, r3
 8002680:	46bd      	mov	sp, r7
 8002682:	bc80      	pop	{r7}
 8002684:	4770      	bx	lr
 8002686:	bf00      	nop
 8002688:	e000ed00 	.word	0xe000ed00

0800268c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800268c:	b480      	push	{r7}
 800268e:	b083      	sub	sp, #12
 8002690:	af00      	add	r7, sp, #0
 8002692:	4603      	mov	r3, r0
 8002694:	6039      	str	r1, [r7, #0]
 8002696:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002698:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800269c:	2b00      	cmp	r3, #0
 800269e:	db0a      	blt.n	80026b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	b2da      	uxtb	r2, r3
 80026a4:	490c      	ldr	r1, [pc, #48]	; (80026d8 <__NVIC_SetPriority+0x4c>)
 80026a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026aa:	0112      	lsls	r2, r2, #4
 80026ac:	b2d2      	uxtb	r2, r2
 80026ae:	440b      	add	r3, r1
 80026b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026b4:	e00a      	b.n	80026cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	b2da      	uxtb	r2, r3
 80026ba:	4908      	ldr	r1, [pc, #32]	; (80026dc <__NVIC_SetPriority+0x50>)
 80026bc:	79fb      	ldrb	r3, [r7, #7]
 80026be:	f003 030f 	and.w	r3, r3, #15
 80026c2:	3b04      	subs	r3, #4
 80026c4:	0112      	lsls	r2, r2, #4
 80026c6:	b2d2      	uxtb	r2, r2
 80026c8:	440b      	add	r3, r1
 80026ca:	761a      	strb	r2, [r3, #24]
}
 80026cc:	bf00      	nop
 80026ce:	370c      	adds	r7, #12
 80026d0:	46bd      	mov	sp, r7
 80026d2:	bc80      	pop	{r7}
 80026d4:	4770      	bx	lr
 80026d6:	bf00      	nop
 80026d8:	e000e100 	.word	0xe000e100
 80026dc:	e000ed00 	.word	0xe000ed00

080026e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026e0:	b480      	push	{r7}
 80026e2:	b089      	sub	sp, #36	; 0x24
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	60f8      	str	r0, [r7, #12]
 80026e8:	60b9      	str	r1, [r7, #8]
 80026ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	f003 0307 	and.w	r3, r3, #7
 80026f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026f4:	69fb      	ldr	r3, [r7, #28]
 80026f6:	f1c3 0307 	rsb	r3, r3, #7
 80026fa:	2b04      	cmp	r3, #4
 80026fc:	bf28      	it	cs
 80026fe:	2304      	movcs	r3, #4
 8002700:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002702:	69fb      	ldr	r3, [r7, #28]
 8002704:	3304      	adds	r3, #4
 8002706:	2b06      	cmp	r3, #6
 8002708:	d902      	bls.n	8002710 <NVIC_EncodePriority+0x30>
 800270a:	69fb      	ldr	r3, [r7, #28]
 800270c:	3b03      	subs	r3, #3
 800270e:	e000      	b.n	8002712 <NVIC_EncodePriority+0x32>
 8002710:	2300      	movs	r3, #0
 8002712:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002714:	f04f 32ff 	mov.w	r2, #4294967295
 8002718:	69bb      	ldr	r3, [r7, #24]
 800271a:	fa02 f303 	lsl.w	r3, r2, r3
 800271e:	43da      	mvns	r2, r3
 8002720:	68bb      	ldr	r3, [r7, #8]
 8002722:	401a      	ands	r2, r3
 8002724:	697b      	ldr	r3, [r7, #20]
 8002726:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002728:	f04f 31ff 	mov.w	r1, #4294967295
 800272c:	697b      	ldr	r3, [r7, #20]
 800272e:	fa01 f303 	lsl.w	r3, r1, r3
 8002732:	43d9      	mvns	r1, r3
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002738:	4313      	orrs	r3, r2
         );
}
 800273a:	4618      	mov	r0, r3
 800273c:	3724      	adds	r7, #36	; 0x24
 800273e:	46bd      	mov	sp, r7
 8002740:	bc80      	pop	{r7}
 8002742:	4770      	bx	lr

08002744 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b082      	sub	sp, #8
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	3b01      	subs	r3, #1
 8002750:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002754:	d301      	bcc.n	800275a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002756:	2301      	movs	r3, #1
 8002758:	e00f      	b.n	800277a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800275a:	4a0a      	ldr	r2, [pc, #40]	; (8002784 <SysTick_Config+0x40>)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	3b01      	subs	r3, #1
 8002760:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002762:	210f      	movs	r1, #15
 8002764:	f04f 30ff 	mov.w	r0, #4294967295
 8002768:	f7ff ff90 	bl	800268c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800276c:	4b05      	ldr	r3, [pc, #20]	; (8002784 <SysTick_Config+0x40>)
 800276e:	2200      	movs	r2, #0
 8002770:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002772:	4b04      	ldr	r3, [pc, #16]	; (8002784 <SysTick_Config+0x40>)
 8002774:	2207      	movs	r2, #7
 8002776:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002778:	2300      	movs	r3, #0
}
 800277a:	4618      	mov	r0, r3
 800277c:	3708      	adds	r7, #8
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}
 8002782:	bf00      	nop
 8002784:	e000e010 	.word	0xe000e010

08002788 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b082      	sub	sp, #8
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002790:	6878      	ldr	r0, [r7, #4]
 8002792:	f7ff ff49 	bl	8002628 <__NVIC_SetPriorityGrouping>
}
 8002796:	bf00      	nop
 8002798:	3708      	adds	r7, #8
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}

0800279e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800279e:	b580      	push	{r7, lr}
 80027a0:	b086      	sub	sp, #24
 80027a2:	af00      	add	r7, sp, #0
 80027a4:	4603      	mov	r3, r0
 80027a6:	60b9      	str	r1, [r7, #8]
 80027a8:	607a      	str	r2, [r7, #4]
 80027aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80027ac:	2300      	movs	r3, #0
 80027ae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80027b0:	f7ff ff5e 	bl	8002670 <__NVIC_GetPriorityGrouping>
 80027b4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027b6:	687a      	ldr	r2, [r7, #4]
 80027b8:	68b9      	ldr	r1, [r7, #8]
 80027ba:	6978      	ldr	r0, [r7, #20]
 80027bc:	f7ff ff90 	bl	80026e0 <NVIC_EncodePriority>
 80027c0:	4602      	mov	r2, r0
 80027c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027c6:	4611      	mov	r1, r2
 80027c8:	4618      	mov	r0, r3
 80027ca:	f7ff ff5f 	bl	800268c <__NVIC_SetPriority>
}
 80027ce:	bf00      	nop
 80027d0:	3718      	adds	r7, #24
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bd80      	pop	{r7, pc}

080027d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027d6:	b580      	push	{r7, lr}
 80027d8:	b082      	sub	sp, #8
 80027da:	af00      	add	r7, sp, #0
 80027dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027de:	6878      	ldr	r0, [r7, #4]
 80027e0:	f7ff ffb0 	bl	8002744 <SysTick_Config>
 80027e4:	4603      	mov	r3, r0
}
 80027e6:	4618      	mov	r0, r3
 80027e8:	3708      	adds	r7, #8
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bd80      	pop	{r7, pc}
	...

080027f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b087      	sub	sp, #28
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
 80027f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80027fa:	2300      	movs	r3, #0
 80027fc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80027fe:	2300      	movs	r3, #0
 8002800:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8002802:	2300      	movs	r3, #0
 8002804:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8002806:	e154      	b.n	8002ab2 <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	681a      	ldr	r2, [r3, #0]
 800280c:	2101      	movs	r1, #1
 800280e:	697b      	ldr	r3, [r7, #20]
 8002810:	fa01 f303 	lsl.w	r3, r1, r3
 8002814:	4013      	ands	r3, r2
 8002816:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	2b00      	cmp	r3, #0
 800281c:	f000 8146 	beq.w	8002aac <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	f003 0303 	and.w	r3, r3, #3
 8002828:	2b01      	cmp	r3, #1
 800282a:	d005      	beq.n	8002838 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002834:	2b02      	cmp	r3, #2
 8002836:	d130      	bne.n	800289a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	689b      	ldr	r3, [r3, #8]
 800283c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800283e:	697b      	ldr	r3, [r7, #20]
 8002840:	005b      	lsls	r3, r3, #1
 8002842:	2203      	movs	r2, #3
 8002844:	fa02 f303 	lsl.w	r3, r2, r3
 8002848:	43db      	mvns	r3, r3
 800284a:	693a      	ldr	r2, [r7, #16]
 800284c:	4013      	ands	r3, r2
 800284e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	68da      	ldr	r2, [r3, #12]
 8002854:	697b      	ldr	r3, [r7, #20]
 8002856:	005b      	lsls	r3, r3, #1
 8002858:	fa02 f303 	lsl.w	r3, r2, r3
 800285c:	693a      	ldr	r2, [r7, #16]
 800285e:	4313      	orrs	r3, r2
 8002860:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	693a      	ldr	r2, [r7, #16]
 8002866:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 800286e:	2201      	movs	r2, #1
 8002870:	697b      	ldr	r3, [r7, #20]
 8002872:	fa02 f303 	lsl.w	r3, r2, r3
 8002876:	43db      	mvns	r3, r3
 8002878:	693a      	ldr	r2, [r7, #16]
 800287a:	4013      	ands	r3, r2
 800287c:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	091b      	lsrs	r3, r3, #4
 8002884:	f003 0201 	and.w	r2, r3, #1
 8002888:	697b      	ldr	r3, [r7, #20]
 800288a:	fa02 f303 	lsl.w	r3, r2, r3
 800288e:	693a      	ldr	r2, [r7, #16]
 8002890:	4313      	orrs	r3, r2
 8002892:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	693a      	ldr	r2, [r7, #16]
 8002898:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	f003 0303 	and.w	r3, r3, #3
 80028a2:	2b03      	cmp	r3, #3
 80028a4:	d017      	beq.n	80028d6 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	68db      	ldr	r3, [r3, #12]
 80028aa:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 80028ac:	697b      	ldr	r3, [r7, #20]
 80028ae:	005b      	lsls	r3, r3, #1
 80028b0:	2203      	movs	r2, #3
 80028b2:	fa02 f303 	lsl.w	r3, r2, r3
 80028b6:	43db      	mvns	r3, r3
 80028b8:	693a      	ldr	r2, [r7, #16]
 80028ba:	4013      	ands	r3, r2
 80028bc:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	689a      	ldr	r2, [r3, #8]
 80028c2:	697b      	ldr	r3, [r7, #20]
 80028c4:	005b      	lsls	r3, r3, #1
 80028c6:	fa02 f303 	lsl.w	r3, r2, r3
 80028ca:	693a      	ldr	r2, [r7, #16]
 80028cc:	4313      	orrs	r3, r2
 80028ce:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	693a      	ldr	r2, [r7, #16]
 80028d4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	f003 0303 	and.w	r3, r3, #3
 80028de:	2b02      	cmp	r3, #2
 80028e0:	d123      	bne.n	800292a <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 80028e2:	697b      	ldr	r3, [r7, #20]
 80028e4:	08da      	lsrs	r2, r3, #3
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	3208      	adds	r2, #8
 80028ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80028ee:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 80028f0:	697b      	ldr	r3, [r7, #20]
 80028f2:	f003 0307 	and.w	r3, r3, #7
 80028f6:	009b      	lsls	r3, r3, #2
 80028f8:	220f      	movs	r2, #15
 80028fa:	fa02 f303 	lsl.w	r3, r2, r3
 80028fe:	43db      	mvns	r3, r3
 8002900:	693a      	ldr	r2, [r7, #16]
 8002902:	4013      	ands	r3, r2
 8002904:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	691a      	ldr	r2, [r3, #16]
 800290a:	697b      	ldr	r3, [r7, #20]
 800290c:	f003 0307 	and.w	r3, r3, #7
 8002910:	009b      	lsls	r3, r3, #2
 8002912:	fa02 f303 	lsl.w	r3, r2, r3
 8002916:	693a      	ldr	r2, [r7, #16]
 8002918:	4313      	orrs	r3, r2
 800291a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 800291c:	697b      	ldr	r3, [r7, #20]
 800291e:	08da      	lsrs	r2, r3, #3
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	3208      	adds	r2, #8
 8002924:	6939      	ldr	r1, [r7, #16]
 8002926:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 8002930:	697b      	ldr	r3, [r7, #20]
 8002932:	005b      	lsls	r3, r3, #1
 8002934:	2203      	movs	r2, #3
 8002936:	fa02 f303 	lsl.w	r3, r2, r3
 800293a:	43db      	mvns	r3, r3
 800293c:	693a      	ldr	r2, [r7, #16]
 800293e:	4013      	ands	r3, r2
 8002940:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	f003 0203 	and.w	r2, r3, #3
 800294a:	697b      	ldr	r3, [r7, #20]
 800294c:	005b      	lsls	r3, r3, #1
 800294e:	fa02 f303 	lsl.w	r3, r2, r3
 8002952:	693a      	ldr	r2, [r7, #16]
 8002954:	4313      	orrs	r3, r2
 8002956:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	693a      	ldr	r2, [r7, #16]
 800295c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002966:	2b00      	cmp	r3, #0
 8002968:	f000 80a0 	beq.w	8002aac <HAL_GPIO_Init+0x2bc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800296c:	4b58      	ldr	r3, [pc, #352]	; (8002ad0 <HAL_GPIO_Init+0x2e0>)
 800296e:	6a1b      	ldr	r3, [r3, #32]
 8002970:	4a57      	ldr	r2, [pc, #348]	; (8002ad0 <HAL_GPIO_Init+0x2e0>)
 8002972:	f043 0301 	orr.w	r3, r3, #1
 8002976:	6213      	str	r3, [r2, #32]
 8002978:	4b55      	ldr	r3, [pc, #340]	; (8002ad0 <HAL_GPIO_Init+0x2e0>)
 800297a:	6a1b      	ldr	r3, [r3, #32]
 800297c:	f003 0301 	and.w	r3, r3, #1
 8002980:	60bb      	str	r3, [r7, #8]
 8002982:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8002984:	4a53      	ldr	r2, [pc, #332]	; (8002ad4 <HAL_GPIO_Init+0x2e4>)
 8002986:	697b      	ldr	r3, [r7, #20]
 8002988:	089b      	lsrs	r3, r3, #2
 800298a:	3302      	adds	r3, #2
 800298c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002990:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8002992:	697b      	ldr	r3, [r7, #20]
 8002994:	f003 0303 	and.w	r3, r3, #3
 8002998:	009b      	lsls	r3, r3, #2
 800299a:	220f      	movs	r2, #15
 800299c:	fa02 f303 	lsl.w	r3, r2, r3
 80029a0:	43db      	mvns	r3, r3
 80029a2:	693a      	ldr	r2, [r7, #16]
 80029a4:	4013      	ands	r3, r2
 80029a6:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	4a4b      	ldr	r2, [pc, #300]	; (8002ad8 <HAL_GPIO_Init+0x2e8>)
 80029ac:	4293      	cmp	r3, r2
 80029ae:	d019      	beq.n	80029e4 <HAL_GPIO_Init+0x1f4>
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	4a4a      	ldr	r2, [pc, #296]	; (8002adc <HAL_GPIO_Init+0x2ec>)
 80029b4:	4293      	cmp	r3, r2
 80029b6:	d013      	beq.n	80029e0 <HAL_GPIO_Init+0x1f0>
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	4a49      	ldr	r2, [pc, #292]	; (8002ae0 <HAL_GPIO_Init+0x2f0>)
 80029bc:	4293      	cmp	r3, r2
 80029be:	d00d      	beq.n	80029dc <HAL_GPIO_Init+0x1ec>
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	4a48      	ldr	r2, [pc, #288]	; (8002ae4 <HAL_GPIO_Init+0x2f4>)
 80029c4:	4293      	cmp	r3, r2
 80029c6:	d007      	beq.n	80029d8 <HAL_GPIO_Init+0x1e8>
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	4a47      	ldr	r2, [pc, #284]	; (8002ae8 <HAL_GPIO_Init+0x2f8>)
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d101      	bne.n	80029d4 <HAL_GPIO_Init+0x1e4>
 80029d0:	2304      	movs	r3, #4
 80029d2:	e008      	b.n	80029e6 <HAL_GPIO_Init+0x1f6>
 80029d4:	2305      	movs	r3, #5
 80029d6:	e006      	b.n	80029e6 <HAL_GPIO_Init+0x1f6>
 80029d8:	2303      	movs	r3, #3
 80029da:	e004      	b.n	80029e6 <HAL_GPIO_Init+0x1f6>
 80029dc:	2302      	movs	r3, #2
 80029de:	e002      	b.n	80029e6 <HAL_GPIO_Init+0x1f6>
 80029e0:	2301      	movs	r3, #1
 80029e2:	e000      	b.n	80029e6 <HAL_GPIO_Init+0x1f6>
 80029e4:	2300      	movs	r3, #0
 80029e6:	697a      	ldr	r2, [r7, #20]
 80029e8:	f002 0203 	and.w	r2, r2, #3
 80029ec:	0092      	lsls	r2, r2, #2
 80029ee:	4093      	lsls	r3, r2
 80029f0:	693a      	ldr	r2, [r7, #16]
 80029f2:	4313      	orrs	r3, r2
 80029f4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 80029f6:	4937      	ldr	r1, [pc, #220]	; (8002ad4 <HAL_GPIO_Init+0x2e4>)
 80029f8:	697b      	ldr	r3, [r7, #20]
 80029fa:	089b      	lsrs	r3, r3, #2
 80029fc:	3302      	adds	r3, #2
 80029fe:	693a      	ldr	r2, [r7, #16]
 8002a00:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002a04:	4b39      	ldr	r3, [pc, #228]	; (8002aec <HAL_GPIO_Init+0x2fc>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	43db      	mvns	r3, r3
 8002a0e:	693a      	ldr	r2, [r7, #16]
 8002a10:	4013      	ands	r3, r2
 8002a12:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d003      	beq.n	8002a28 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(temp, iocurrent);
 8002a20:	693a      	ldr	r2, [r7, #16]
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	4313      	orrs	r3, r2
 8002a26:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002a28:	4a30      	ldr	r2, [pc, #192]	; (8002aec <HAL_GPIO_Init+0x2fc>)
 8002a2a:	693b      	ldr	r3, [r7, #16]
 8002a2c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002a2e:	4b2f      	ldr	r3, [pc, #188]	; (8002aec <HAL_GPIO_Init+0x2fc>)
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	43db      	mvns	r3, r3
 8002a38:	693a      	ldr	r2, [r7, #16]
 8002a3a:	4013      	ands	r3, r2
 8002a3c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d003      	beq.n	8002a52 <HAL_GPIO_Init+0x262>
        {
          SET_BIT(temp, iocurrent);
 8002a4a:	693a      	ldr	r2, [r7, #16]
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002a52:	4a26      	ldr	r2, [pc, #152]	; (8002aec <HAL_GPIO_Init+0x2fc>)
 8002a54:	693b      	ldr	r3, [r7, #16]
 8002a56:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a58:	4b24      	ldr	r3, [pc, #144]	; (8002aec <HAL_GPIO_Init+0x2fc>)
 8002a5a:	689b      	ldr	r3, [r3, #8]
 8002a5c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	43db      	mvns	r3, r3
 8002a62:	693a      	ldr	r2, [r7, #16]
 8002a64:	4013      	ands	r3, r2
 8002a66:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d003      	beq.n	8002a7c <HAL_GPIO_Init+0x28c>
        {
          SET_BIT(temp, iocurrent);
 8002a74:	693a      	ldr	r2, [r7, #16]
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	4313      	orrs	r3, r2
 8002a7a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002a7c:	4a1b      	ldr	r2, [pc, #108]	; (8002aec <HAL_GPIO_Init+0x2fc>)
 8002a7e:	693b      	ldr	r3, [r7, #16]
 8002a80:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002a82:	4b1a      	ldr	r3, [pc, #104]	; (8002aec <HAL_GPIO_Init+0x2fc>)
 8002a84:	68db      	ldr	r3, [r3, #12]
 8002a86:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	43db      	mvns	r3, r3
 8002a8c:	693a      	ldr	r2, [r7, #16]
 8002a8e:	4013      	ands	r3, r2
 8002a90:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d003      	beq.n	8002aa6 <HAL_GPIO_Init+0x2b6>
        {
          SET_BIT(temp, iocurrent);
 8002a9e:	693a      	ldr	r2, [r7, #16]
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	4313      	orrs	r3, r2
 8002aa4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002aa6:	4a11      	ldr	r2, [pc, #68]	; (8002aec <HAL_GPIO_Init+0x2fc>)
 8002aa8:	693b      	ldr	r3, [r7, #16]
 8002aaa:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002aac:	697b      	ldr	r3, [r7, #20]
 8002aae:	3301      	adds	r3, #1
 8002ab0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	697b      	ldr	r3, [r7, #20]
 8002ab8:	fa22 f303 	lsr.w	r3, r2, r3
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	f47f aea3 	bne.w	8002808 <HAL_GPIO_Init+0x18>
  }
}
 8002ac2:	bf00      	nop
 8002ac4:	bf00      	nop
 8002ac6:	371c      	adds	r7, #28
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bc80      	pop	{r7}
 8002acc:	4770      	bx	lr
 8002ace:	bf00      	nop
 8002ad0:	40023800 	.word	0x40023800
 8002ad4:	40010000 	.word	0x40010000
 8002ad8:	40020000 	.word	0x40020000
 8002adc:	40020400 	.word	0x40020400
 8002ae0:	40020800 	.word	0x40020800
 8002ae4:	40020c00 	.word	0x40020c00
 8002ae8:	40021000 	.word	0x40021000
 8002aec:	40010400 	.word	0x40010400

08002af0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b083      	sub	sp, #12
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
 8002af8:	460b      	mov	r3, r1
 8002afa:	807b      	strh	r3, [r7, #2]
 8002afc:	4613      	mov	r3, r2
 8002afe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002b00:	787b      	ldrb	r3, [r7, #1]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d003      	beq.n	8002b0e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002b06:	887a      	ldrh	r2, [r7, #2]
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 8002b0c:	e003      	b.n	8002b16 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 8002b0e:	887b      	ldrh	r3, [r7, #2]
 8002b10:	041a      	lsls	r2, r3, #16
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	619a      	str	r2, [r3, #24]
}
 8002b16:	bf00      	nop
 8002b18:	370c      	adds	r7, #12
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bc80      	pop	{r7}
 8002b1e:	4770      	bx	lr

08002b20 <HAL_LCD_Init>:
  *         The LCD HighDrive can be enabled/disabled using related macros up to user.
  * @param  hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b084      	sub	sp, #16
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 8002b28:	2300      	movs	r3, #0
 8002b2a:	60bb      	str	r3, [r7, #8]
  uint8_t counter = 0;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	73fb      	strb	r3, [r7, #15]
    
  /* Check the LCD handle allocation */
  if(hlcd == NULL)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d101      	bne.n	8002b3a <HAL_LCD_Init+0x1a>
  {
    return HAL_ERROR;
 8002b36:	2301      	movs	r3, #1
 8002b38:	e0a8      	b.n	8002c8c <HAL_LCD_Init+0x16c>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast)); 
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency)); 
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode)); 
  assert_param(IS_LCD_MUXSEGMENT(hlcd->Init.MuxSegment));
  
  if(hlcd->State == HAL_LCD_STATE_RESET)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002b40:	b2db      	uxtb	r3, r3
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d106      	bne.n	8002b54 <HAL_LCD_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2200      	movs	r2, #0
 8002b4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 8002b4e:	6878      	ldr	r0, [r7, #4]
 8002b50:	f7ff f856 	bl	8001c00 <HAL_LCD_MspInit>
  }
  
  hlcd->State = HAL_LCD_STATE_BUSY;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2202      	movs	r2, #2
 8002b58:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	681a      	ldr	r2, [r3, #0]
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f022 0201 	bic.w	r2, r2, #1
 8002b6a:	601a      	str	r2, [r3, #0]
  
  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	73fb      	strb	r3, [r7, #15]
 8002b70:	e00a      	b.n	8002b88 <HAL_LCD_Init+0x68>
  {
    hlcd->Instance->RAM[counter] = 0;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681a      	ldr	r2, [r3, #0]
 8002b76:	7bfb      	ldrb	r3, [r7, #15]
 8002b78:	3304      	adds	r3, #4
 8002b7a:	009b      	lsls	r3, r3, #2
 8002b7c:	4413      	add	r3, r2
 8002b7e:	2200      	movs	r2, #0
 8002b80:	605a      	str	r2, [r3, #4]
  for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8002b82:	7bfb      	ldrb	r3, [r7, #15]
 8002b84:	3301      	adds	r3, #1
 8002b86:	73fb      	strb	r3, [r7, #15]
 8002b88:	7bfb      	ldrb	r3, [r7, #15]
 8002b8a:	2b0f      	cmp	r3, #15
 8002b8c:	d9f1      	bls.n	8002b72 <HAL_LCD_Init+0x52>
  }
  /* Enable the display request */
  SET_BIT(hlcd->Instance->SR, LCD_SR_UDR);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	689a      	ldr	r2, [r3, #8]
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f042 0204 	orr.w	r2, r2, #4
 8002b9c:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value 
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD[0] bit according to hlcd->Init.HighDrive value */
   MODIFY_REG(hlcd->Instance->FCR, \
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	685a      	ldr	r2, [r3, #4]
 8002ba4:	4b3b      	ldr	r3, [pc, #236]	; (8002c94 <HAL_LCD_Init+0x174>)
 8002ba6:	4013      	ands	r3, r2
 8002ba8:	687a      	ldr	r2, [r7, #4]
 8002baa:	6851      	ldr	r1, [r2, #4]
 8002bac:	687a      	ldr	r2, [r7, #4]
 8002bae:	6892      	ldr	r2, [r2, #8]
 8002bb0:	4311      	orrs	r1, r2
 8002bb2:	687a      	ldr	r2, [r7, #4]
 8002bb4:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002bb6:	4311      	orrs	r1, r2
 8002bb8:	687a      	ldr	r2, [r7, #4]
 8002bba:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002bbc:	4311      	orrs	r1, r2
 8002bbe:	687a      	ldr	r2, [r7, #4]
 8002bc0:	69d2      	ldr	r2, [r2, #28]
 8002bc2:	4311      	orrs	r1, r2
 8002bc4:	687a      	ldr	r2, [r7, #4]
 8002bc6:	6a12      	ldr	r2, [r2, #32]
 8002bc8:	4311      	orrs	r1, r2
 8002bca:	687a      	ldr	r2, [r7, #4]
 8002bcc:	6992      	ldr	r2, [r2, #24]
 8002bce:	4311      	orrs	r1, r2
 8002bd0:	687a      	ldr	r2, [r7, #4]
 8002bd2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002bd4:	4311      	orrs	r1, r2
 8002bd6:	687a      	ldr	r2, [r7, #4]
 8002bd8:	6812      	ldr	r2, [r2, #0]
 8002bda:	430b      	orrs	r3, r1
 8002bdc:	6053      	str	r3, [r2, #4]
             hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register 
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  LCD_WaitForSynchro(hlcd);
 8002bde:	6878      	ldr	r0, [r7, #4]
 8002be0:	f000 f94e 	bl	8002e80 <LCD_WaitForSynchro>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value 
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f023 01fe 	bic.w	r1, r3, #254	; 0xfe
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	68da      	ldr	r2, [r3, #12]
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	691b      	ldr	r3, [r3, #16]
 8002bf6:	431a      	orrs	r2, r3
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	695b      	ldr	r3, [r3, #20]
 8002bfc:	431a      	orrs	r2, r3
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c02:	431a      	orrs	r2, r3
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	430a      	orrs	r2, r1
 8002c0a:	601a      	str	r2, [r3, #0]
    (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
    (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));
  
  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	681a      	ldr	r2, [r3, #0]
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f042 0201 	orr.w	r2, r2, #1
 8002c1a:	601a      	str	r2, [r3, #0]
  
  /* Get timeout */
  tickstart = HAL_GetTick();
 8002c1c:	f7ff fa42 	bl	80020a4 <HAL_GetTick>
 8002c20:	60b8      	str	r0, [r7, #8]
      
  /* Wait Until the LCD is enabled */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8002c22:	e00c      	b.n	8002c3e <HAL_LCD_Init+0x11e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8002c24:	f7ff fa3e 	bl	80020a4 <HAL_GetTick>
 8002c28:	4602      	mov	r2, r0
 8002c2a:	68bb      	ldr	r3, [r7, #8]
 8002c2c:	1ad3      	subs	r3, r2, r3
 8002c2e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002c32:	d904      	bls.n	8002c3e <HAL_LCD_Init+0x11e>
    { 
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;     
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2208      	movs	r2, #8
 8002c38:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8002c3a:	2303      	movs	r3, #3
 8002c3c:	e026      	b.n	8002c8c <HAL_LCD_Init+0x16c>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	689b      	ldr	r3, [r3, #8]
 8002c44:	f003 0301 	and.w	r3, r3, #1
 8002c48:	2b01      	cmp	r3, #1
 8002c4a:	d1eb      	bne.n	8002c24 <HAL_LCD_Init+0x104>
    } 
  }
  
  /* Get timeout */
  tickstart = HAL_GetTick();
 8002c4c:	f7ff fa2a 	bl	80020a4 <HAL_GetTick>
 8002c50:	60b8      	str	r0, [r7, #8]
  
  /*!< Wait Until the LCD Booster is ready */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8002c52:	e00c      	b.n	8002c6e <HAL_LCD_Init+0x14e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8002c54:	f7ff fa26 	bl	80020a4 <HAL_GetTick>
 8002c58:	4602      	mov	r2, r0
 8002c5a:	68bb      	ldr	r3, [r7, #8]
 8002c5c:	1ad3      	subs	r3, r2, r3
 8002c5e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002c62:	d904      	bls.n	8002c6e <HAL_LCD_Init+0x14e>
    {   
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;  
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2210      	movs	r2, #16
 8002c68:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8002c6a:	2303      	movs	r3, #3
 8002c6c:	e00e      	b.n	8002c8c <HAL_LCD_Init+0x16c>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	689b      	ldr	r3, [r3, #8]
 8002c74:	f003 0310 	and.w	r3, r3, #16
 8002c78:	2b10      	cmp	r3, #16
 8002c7a:	d1eb      	bne.n	8002c54 <HAL_LCD_Init+0x134>
    } 
  }
 
  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2200      	movs	r2, #0
 8002c80:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State= HAL_LCD_STATE_READY;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2201      	movs	r2, #1
 8002c86:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  return HAL_OK;
 8002c8a:	2300      	movs	r3, #0
}
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	3710      	adds	r7, #16
 8002c90:	46bd      	mov	sp, r7
 8002c92:	bd80      	pop	{r7, pc}
 8002c94:	fc00000f 	.word	0xfc00000f

08002c98 <HAL_LCD_Write>:
  * @param  RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param  Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b086      	sub	sp, #24
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	60f8      	str	r0, [r7, #12]
 8002ca0:	60b9      	str	r1, [r7, #8]
 8002ca2:	607a      	str	r2, [r7, #4]
 8002ca4:	603b      	str	r3, [r7, #0]
  uint32_t tickstart = 0x00; 
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	617b      	str	r3, [r7, #20]
  
  if((hlcd->State == HAL_LCD_STATE_READY) || (hlcd->State == HAL_LCD_STATE_BUSY))
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002cb0:	b2db      	uxtb	r3, r3
 8002cb2:	2b01      	cmp	r3, #1
 8002cb4:	d005      	beq.n	8002cc2 <HAL_LCD_Write+0x2a>
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002cbc:	b2db      	uxtb	r3, r3
 8002cbe:	2b02      	cmp	r3, #2
 8002cc0:	d144      	bne.n	8002d4c <HAL_LCD_Write+0xb4>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));
    
    if(hlcd->State == HAL_LCD_STATE_READY)
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002cc8:	b2db      	uxtb	r3, r3
 8002cca:	2b01      	cmp	r3, #1
 8002ccc:	d12a      	bne.n	8002d24 <HAL_LCD_Write+0x8c>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002cd4:	2b01      	cmp	r3, #1
 8002cd6:	d101      	bne.n	8002cdc <HAL_LCD_Write+0x44>
 8002cd8:	2302      	movs	r3, #2
 8002cda:	e038      	b.n	8002d4e <HAL_LCD_Write+0xb6>
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	2201      	movs	r2, #1
 8002ce0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	2202      	movs	r2, #2
 8002ce8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      /* Get timeout */
      tickstart = HAL_GetTick();
 8002cec:	f7ff f9da 	bl	80020a4 <HAL_GetTick>
 8002cf0:	6178      	str	r0, [r7, #20]
      
      /*!< Wait Until the LCD is ready */
      while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8002cf2:	e010      	b.n	8002d16 <HAL_LCD_Write+0x7e>
      {
        if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8002cf4:	f7ff f9d6 	bl	80020a4 <HAL_GetTick>
 8002cf8:	4602      	mov	r2, r0
 8002cfa:	697b      	ldr	r3, [r7, #20]
 8002cfc:	1ad3      	subs	r3, r2, r3
 8002cfe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002d02:	d908      	bls.n	8002d16 <HAL_LCD_Write+0x7e>
        { 
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	2202      	movs	r2, #2
 8002d08:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          
          return HAL_TIMEOUT;
 8002d12:	2303      	movs	r3, #3
 8002d14:	e01b      	b.n	8002d4e <HAL_LCD_Write+0xb6>
      while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	689b      	ldr	r3, [r3, #8]
 8002d1c:	f003 0304 	and.w	r3, r3, #4
 8002d20:	2b04      	cmp	r3, #4
 8002d22:	d0e7      	beq.n	8002cf4 <HAL_LCD_Write+0x5c>
        } 
      }
    }
    
    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681a      	ldr	r2, [r3, #0]
 8002d28:	68bb      	ldr	r3, [r7, #8]
 8002d2a:	3304      	adds	r3, #4
 8002d2c:	009b      	lsls	r3, r3, #2
 8002d2e:	4413      	add	r3, r2
 8002d30:	685a      	ldr	r2, [r3, #4]
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	401a      	ands	r2, r3
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	6819      	ldr	r1, [r3, #0]
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	431a      	orrs	r2, r3
 8002d3e:	68bb      	ldr	r3, [r7, #8]
 8002d40:	3304      	adds	r3, #4
 8002d42:	009b      	lsls	r3, r3, #2
 8002d44:	440b      	add	r3, r1
 8002d46:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	e000      	b.n	8002d4e <HAL_LCD_Write+0xb6>
  }
  else
  {
    return HAL_ERROR;
 8002d4c:	2301      	movs	r3, #1
  }
}
 8002d4e:	4618      	mov	r0, r3
 8002d50:	3718      	adds	r7, #24
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bd80      	pop	{r7, pc}

08002d56 <HAL_LCD_Clear>:
  * @brief Clears the LCD RAM registers.
  * @param hlcd: LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 8002d56:	b580      	push	{r7, lr}
 8002d58:	b084      	sub	sp, #16
 8002d5a:	af00      	add	r7, sp, #0
 8002d5c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00; 
 8002d5e:	2300      	movs	r3, #0
 8002d60:	60bb      	str	r3, [r7, #8]
  uint32_t counter = 0;
 8002d62:	2300      	movs	r3, #0
 8002d64:	60fb      	str	r3, [r7, #12]
  
  if((hlcd->State == HAL_LCD_STATE_READY) || (hlcd->State == HAL_LCD_STATE_BUSY))
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d6c:	b2db      	uxtb	r3, r3
 8002d6e:	2b01      	cmp	r3, #1
 8002d70:	d005      	beq.n	8002d7e <HAL_LCD_Clear+0x28>
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d78:	b2db      	uxtb	r3, r3
 8002d7a:	2b02      	cmp	r3, #2
 8002d7c:	d140      	bne.n	8002e00 <HAL_LCD_Clear+0xaa>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002d84:	2b01      	cmp	r3, #1
 8002d86:	d101      	bne.n	8002d8c <HAL_LCD_Clear+0x36>
 8002d88:	2302      	movs	r3, #2
 8002d8a:	e03a      	b.n	8002e02 <HAL_LCD_Clear+0xac>
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2201      	movs	r2, #1
 8002d90:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    hlcd->State = HAL_LCD_STATE_BUSY;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2202      	movs	r2, #2
 8002d98:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Get timeout */
    tickstart = HAL_GetTick();
 8002d9c:	f7ff f982 	bl	80020a4 <HAL_GetTick>
 8002da0:	60b8      	str	r0, [r7, #8]
    
    /*!< Wait Until the LCD is ready */
    while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8002da2:	e010      	b.n	8002dc6 <HAL_LCD_Clear+0x70>
    {
      if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8002da4:	f7ff f97e 	bl	80020a4 <HAL_GetTick>
 8002da8:	4602      	mov	r2, r0
 8002daa:	68bb      	ldr	r3, [r7, #8]
 8002dac:	1ad3      	subs	r3, r2, r3
 8002dae:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002db2:	d908      	bls.n	8002dc6 <HAL_LCD_Clear+0x70>
      { 
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2202      	movs	r2, #2
 8002db8:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002dc2:	2303      	movs	r3, #3
 8002dc4:	e01d      	b.n	8002e02 <HAL_LCD_Clear+0xac>
    while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	689b      	ldr	r3, [r3, #8]
 8002dcc:	f003 0304 	and.w	r3, r3, #4
 8002dd0:	2b04      	cmp	r3, #4
 8002dd2:	d0e7      	beq.n	8002da4 <HAL_LCD_Clear+0x4e>
      } 
    }
    /* Clear the LCD_RAM registers */
    for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	60fb      	str	r3, [r7, #12]
 8002dd8:	e00a      	b.n	8002df0 <HAL_LCD_Clear+0x9a>
    {
      hlcd->Instance->RAM[counter] = 0;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681a      	ldr	r2, [r3, #0]
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	3304      	adds	r3, #4
 8002de2:	009b      	lsls	r3, r3, #2
 8002de4:	4413      	add	r3, r2
 8002de6:	2200      	movs	r2, #0
 8002de8:	605a      	str	r2, [r3, #4]
    for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	3301      	adds	r3, #1
 8002dee:	60fb      	str	r3, [r7, #12]
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	2b0f      	cmp	r3, #15
 8002df4:	d9f1      	bls.n	8002dda <HAL_LCD_Clear+0x84>
    }
    
    /* Update the LCD display */
    HAL_LCD_UpdateDisplayRequest(hlcd);     
 8002df6:	6878      	ldr	r0, [r7, #4]
 8002df8:	f000 f807 	bl	8002e0a <HAL_LCD_UpdateDisplayRequest>
    
    return HAL_OK;
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	e000      	b.n	8002e02 <HAL_LCD_Clear+0xac>
  }
  else
  {
    return HAL_ERROR;
 8002e00:	2301      	movs	r3, #1
  }
}
 8002e02:	4618      	mov	r0, r3
 8002e04:	3710      	adds	r7, #16
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}

08002e0a <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if 
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.    
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 8002e0a:	b580      	push	{r7, lr}
 8002e0c:	b084      	sub	sp, #16
 8002e0e:	af00      	add	r7, sp, #0
 8002e10:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 8002e12:	2300      	movs	r3, #0
 8002e14:	60fb      	str	r3, [r7, #12]
  
  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	2208      	movs	r2, #8
 8002e1c:	60da      	str	r2, [r3, #12]
  
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	689a      	ldr	r2, [r3, #8]
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f042 0204 	orr.w	r2, r2, #4
 8002e2c:	609a      	str	r2, [r3, #8]
  
  /* Get timeout */
  tickstart = HAL_GetTick();
 8002e2e:	f7ff f939 	bl	80020a4 <HAL_GetTick>
 8002e32:	60f8      	str	r0, [r7, #12]
  
  /*!< Wait Until the LCD display is done */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8002e34:	e010      	b.n	8002e58 <HAL_LCD_UpdateDisplayRequest+0x4e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8002e36:	f7ff f935 	bl	80020a4 <HAL_GetTick>
 8002e3a:	4602      	mov	r2, r0
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	1ad3      	subs	r3, r2, r3
 8002e40:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002e44:	d908      	bls.n	8002e58 <HAL_LCD_UpdateDisplayRequest+0x4e>
    { 
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2204      	movs	r2, #4
 8002e4a:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
      return HAL_TIMEOUT;
 8002e54:	2303      	movs	r3, #3
 8002e56:	e00f      	b.n	8002e78 <HAL_LCD_UpdateDisplayRequest+0x6e>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	689b      	ldr	r3, [r3, #8]
 8002e5e:	f003 0308 	and.w	r3, r3, #8
 8002e62:	2b08      	cmp	r3, #8
 8002e64:	d1e7      	bne.n	8002e36 <HAL_LCD_UpdateDisplayRequest+0x2c>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2201      	movs	r2, #1
 8002e6a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2200      	movs	r2, #0
 8002e72:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  return HAL_OK;
 8002e76:	2300      	movs	r3, #0
}
 8002e78:	4618      	mov	r0, r3
 8002e7a:	3710      	adds	r7, #16
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bd80      	pop	{r7, pc}

08002e80 <LCD_WaitForSynchro>:
  * @brief  Waits until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b084      	sub	sp, #16
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00; 
 8002e88:	2300      	movs	r3, #0
 8002e8a:	60fb      	str	r3, [r7, #12]
  
  /* Get timeout */
  tickstart = HAL_GetTick();
 8002e8c:	f7ff f90a 	bl	80020a4 <HAL_GetTick>
 8002e90:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8002e92:	e00c      	b.n	8002eae <LCD_WaitForSynchro+0x2e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8002e94:	f7ff f906 	bl	80020a4 <HAL_GetTick>
 8002e98:	4602      	mov	r2, r0
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	1ad3      	subs	r3, r2, r3
 8002e9e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002ea2:	d904      	bls.n	8002eae <LCD_WaitForSynchro+0x2e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2201      	movs	r2, #1
 8002ea8:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8002eaa:	2303      	movs	r3, #3
 8002eac:	e007      	b.n	8002ebe <LCD_WaitForSynchro+0x3e>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	689b      	ldr	r3, [r3, #8]
 8002eb4:	f003 0320 	and.w	r3, r3, #32
 8002eb8:	2b20      	cmp	r3, #32
 8002eba:	d1eb      	bne.n	8002e94 <LCD_WaitForSynchro+0x14>
    }
  }

  return HAL_OK;
 8002ebc:	2300      	movs	r3, #0
}
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	3710      	adds	r7, #16
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}
	...

08002ec8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b088      	sub	sp, #32
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d101      	bne.n	8002eda <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	e31d      	b.n	8003516 <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002eda:	4b94      	ldr	r3, [pc, #592]	; (800312c <HAL_RCC_OscConfig+0x264>)
 8002edc:	689b      	ldr	r3, [r3, #8]
 8002ede:	f003 030c 	and.w	r3, r3, #12
 8002ee2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002ee4:	4b91      	ldr	r3, [pc, #580]	; (800312c <HAL_RCC_OscConfig+0x264>)
 8002ee6:	689b      	ldr	r3, [r3, #8]
 8002ee8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002eec:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f003 0301 	and.w	r3, r3, #1
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d07b      	beq.n	8002ff2 <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002efa:	69bb      	ldr	r3, [r7, #24]
 8002efc:	2b08      	cmp	r3, #8
 8002efe:	d006      	beq.n	8002f0e <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002f00:	69bb      	ldr	r3, [r7, #24]
 8002f02:	2b0c      	cmp	r3, #12
 8002f04:	d10f      	bne.n	8002f26 <HAL_RCC_OscConfig+0x5e>
 8002f06:	697b      	ldr	r3, [r7, #20]
 8002f08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f0c:	d10b      	bne.n	8002f26 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f0e:	4b87      	ldr	r3, [pc, #540]	; (800312c <HAL_RCC_OscConfig+0x264>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d06a      	beq.n	8002ff0 <HAL_RCC_OscConfig+0x128>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	685b      	ldr	r3, [r3, #4]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d166      	bne.n	8002ff0 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 8002f22:	2301      	movs	r3, #1
 8002f24:	e2f7      	b.n	8003516 <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	2b01      	cmp	r3, #1
 8002f2c:	d106      	bne.n	8002f3c <HAL_RCC_OscConfig+0x74>
 8002f2e:	4b7f      	ldr	r3, [pc, #508]	; (800312c <HAL_RCC_OscConfig+0x264>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4a7e      	ldr	r2, [pc, #504]	; (800312c <HAL_RCC_OscConfig+0x264>)
 8002f34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f38:	6013      	str	r3, [r2, #0]
 8002f3a:	e02d      	b.n	8002f98 <HAL_RCC_OscConfig+0xd0>
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d10c      	bne.n	8002f5e <HAL_RCC_OscConfig+0x96>
 8002f44:	4b79      	ldr	r3, [pc, #484]	; (800312c <HAL_RCC_OscConfig+0x264>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4a78      	ldr	r2, [pc, #480]	; (800312c <HAL_RCC_OscConfig+0x264>)
 8002f4a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f4e:	6013      	str	r3, [r2, #0]
 8002f50:	4b76      	ldr	r3, [pc, #472]	; (800312c <HAL_RCC_OscConfig+0x264>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a75      	ldr	r2, [pc, #468]	; (800312c <HAL_RCC_OscConfig+0x264>)
 8002f56:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f5a:	6013      	str	r3, [r2, #0]
 8002f5c:	e01c      	b.n	8002f98 <HAL_RCC_OscConfig+0xd0>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	2b05      	cmp	r3, #5
 8002f64:	d10c      	bne.n	8002f80 <HAL_RCC_OscConfig+0xb8>
 8002f66:	4b71      	ldr	r3, [pc, #452]	; (800312c <HAL_RCC_OscConfig+0x264>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4a70      	ldr	r2, [pc, #448]	; (800312c <HAL_RCC_OscConfig+0x264>)
 8002f6c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f70:	6013      	str	r3, [r2, #0]
 8002f72:	4b6e      	ldr	r3, [pc, #440]	; (800312c <HAL_RCC_OscConfig+0x264>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a6d      	ldr	r2, [pc, #436]	; (800312c <HAL_RCC_OscConfig+0x264>)
 8002f78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f7c:	6013      	str	r3, [r2, #0]
 8002f7e:	e00b      	b.n	8002f98 <HAL_RCC_OscConfig+0xd0>
 8002f80:	4b6a      	ldr	r3, [pc, #424]	; (800312c <HAL_RCC_OscConfig+0x264>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4a69      	ldr	r2, [pc, #420]	; (800312c <HAL_RCC_OscConfig+0x264>)
 8002f86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f8a:	6013      	str	r3, [r2, #0]
 8002f8c:	4b67      	ldr	r3, [pc, #412]	; (800312c <HAL_RCC_OscConfig+0x264>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a66      	ldr	r2, [pc, #408]	; (800312c <HAL_RCC_OscConfig+0x264>)
 8002f92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f96:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d013      	beq.n	8002fc8 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fa0:	f7ff f880 	bl	80020a4 <HAL_GetTick>
 8002fa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002fa6:	e008      	b.n	8002fba <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002fa8:	f7ff f87c 	bl	80020a4 <HAL_GetTick>
 8002fac:	4602      	mov	r2, r0
 8002fae:	693b      	ldr	r3, [r7, #16]
 8002fb0:	1ad3      	subs	r3, r2, r3
 8002fb2:	2b64      	cmp	r3, #100	; 0x64
 8002fb4:	d901      	bls.n	8002fba <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8002fb6:	2303      	movs	r3, #3
 8002fb8:	e2ad      	b.n	8003516 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002fba:	4b5c      	ldr	r3, [pc, #368]	; (800312c <HAL_RCC_OscConfig+0x264>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d0f0      	beq.n	8002fa8 <HAL_RCC_OscConfig+0xe0>
 8002fc6:	e014      	b.n	8002ff2 <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fc8:	f7ff f86c 	bl	80020a4 <HAL_GetTick>
 8002fcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002fce:	e008      	b.n	8002fe2 <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002fd0:	f7ff f868 	bl	80020a4 <HAL_GetTick>
 8002fd4:	4602      	mov	r2, r0
 8002fd6:	693b      	ldr	r3, [r7, #16]
 8002fd8:	1ad3      	subs	r3, r2, r3
 8002fda:	2b64      	cmp	r3, #100	; 0x64
 8002fdc:	d901      	bls.n	8002fe2 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 8002fde:	2303      	movs	r3, #3
 8002fe0:	e299      	b.n	8003516 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002fe2:	4b52      	ldr	r3, [pc, #328]	; (800312c <HAL_RCC_OscConfig+0x264>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d1f0      	bne.n	8002fd0 <HAL_RCC_OscConfig+0x108>
 8002fee:	e000      	b.n	8002ff2 <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ff0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f003 0302 	and.w	r3, r3, #2
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d05a      	beq.n	80030b4 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ffe:	69bb      	ldr	r3, [r7, #24]
 8003000:	2b04      	cmp	r3, #4
 8003002:	d005      	beq.n	8003010 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003004:	69bb      	ldr	r3, [r7, #24]
 8003006:	2b0c      	cmp	r3, #12
 8003008:	d119      	bne.n	800303e <HAL_RCC_OscConfig+0x176>
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	2b00      	cmp	r3, #0
 800300e:	d116      	bne.n	800303e <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003010:	4b46      	ldr	r3, [pc, #280]	; (800312c <HAL_RCC_OscConfig+0x264>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f003 0302 	and.w	r3, r3, #2
 8003018:	2b00      	cmp	r3, #0
 800301a:	d005      	beq.n	8003028 <HAL_RCC_OscConfig+0x160>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	68db      	ldr	r3, [r3, #12]
 8003020:	2b01      	cmp	r3, #1
 8003022:	d001      	beq.n	8003028 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8003024:	2301      	movs	r3, #1
 8003026:	e276      	b.n	8003516 <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003028:	4b40      	ldr	r3, [pc, #256]	; (800312c <HAL_RCC_OscConfig+0x264>)
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	691b      	ldr	r3, [r3, #16]
 8003034:	021b      	lsls	r3, r3, #8
 8003036:	493d      	ldr	r1, [pc, #244]	; (800312c <HAL_RCC_OscConfig+0x264>)
 8003038:	4313      	orrs	r3, r2
 800303a:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800303c:	e03a      	b.n	80030b4 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	68db      	ldr	r3, [r3, #12]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d020      	beq.n	8003088 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003046:	4b3a      	ldr	r3, [pc, #232]	; (8003130 <HAL_RCC_OscConfig+0x268>)
 8003048:	2201      	movs	r2, #1
 800304a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800304c:	f7ff f82a 	bl	80020a4 <HAL_GetTick>
 8003050:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003052:	e008      	b.n	8003066 <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003054:	f7ff f826 	bl	80020a4 <HAL_GetTick>
 8003058:	4602      	mov	r2, r0
 800305a:	693b      	ldr	r3, [r7, #16]
 800305c:	1ad3      	subs	r3, r2, r3
 800305e:	2b02      	cmp	r3, #2
 8003060:	d901      	bls.n	8003066 <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003062:	2303      	movs	r3, #3
 8003064:	e257      	b.n	8003516 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003066:	4b31      	ldr	r3, [pc, #196]	; (800312c <HAL_RCC_OscConfig+0x264>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f003 0302 	and.w	r3, r3, #2
 800306e:	2b00      	cmp	r3, #0
 8003070:	d0f0      	beq.n	8003054 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003072:	4b2e      	ldr	r3, [pc, #184]	; (800312c <HAL_RCC_OscConfig+0x264>)
 8003074:	685b      	ldr	r3, [r3, #4]
 8003076:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	691b      	ldr	r3, [r3, #16]
 800307e:	021b      	lsls	r3, r3, #8
 8003080:	492a      	ldr	r1, [pc, #168]	; (800312c <HAL_RCC_OscConfig+0x264>)
 8003082:	4313      	orrs	r3, r2
 8003084:	604b      	str	r3, [r1, #4]
 8003086:	e015      	b.n	80030b4 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003088:	4b29      	ldr	r3, [pc, #164]	; (8003130 <HAL_RCC_OscConfig+0x268>)
 800308a:	2200      	movs	r2, #0
 800308c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800308e:	f7ff f809 	bl	80020a4 <HAL_GetTick>
 8003092:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003094:	e008      	b.n	80030a8 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003096:	f7ff f805 	bl	80020a4 <HAL_GetTick>
 800309a:	4602      	mov	r2, r0
 800309c:	693b      	ldr	r3, [r7, #16]
 800309e:	1ad3      	subs	r3, r2, r3
 80030a0:	2b02      	cmp	r3, #2
 80030a2:	d901      	bls.n	80030a8 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 80030a4:	2303      	movs	r3, #3
 80030a6:	e236      	b.n	8003516 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80030a8:	4b20      	ldr	r3, [pc, #128]	; (800312c <HAL_RCC_OscConfig+0x264>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f003 0302 	and.w	r3, r3, #2
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d1f0      	bne.n	8003096 <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f003 0310 	and.w	r3, r3, #16
 80030bc:	2b00      	cmp	r3, #0
 80030be:	f000 80b8 	beq.w	8003232 <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80030c2:	69bb      	ldr	r3, [r7, #24]
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d170      	bne.n	80031aa <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80030c8:	4b18      	ldr	r3, [pc, #96]	; (800312c <HAL_RCC_OscConfig+0x264>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d005      	beq.n	80030e0 <HAL_RCC_OscConfig+0x218>
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	699b      	ldr	r3, [r3, #24]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d101      	bne.n	80030e0 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 80030dc:	2301      	movs	r3, #1
 80030de:	e21a      	b.n	8003516 <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6a1a      	ldr	r2, [r3, #32]
 80030e4:	4b11      	ldr	r3, [pc, #68]	; (800312c <HAL_RCC_OscConfig+0x264>)
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80030ec:	429a      	cmp	r2, r3
 80030ee:	d921      	bls.n	8003134 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6a1b      	ldr	r3, [r3, #32]
 80030f4:	4618      	mov	r0, r3
 80030f6:	f000 fc4b 	bl	8003990 <RCC_SetFlashLatencyFromMSIRange>
 80030fa:	4603      	mov	r3, r0
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d001      	beq.n	8003104 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8003100:	2301      	movs	r3, #1
 8003102:	e208      	b.n	8003516 <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003104:	4b09      	ldr	r3, [pc, #36]	; (800312c <HAL_RCC_OscConfig+0x264>)
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6a1b      	ldr	r3, [r3, #32]
 8003110:	4906      	ldr	r1, [pc, #24]	; (800312c <HAL_RCC_OscConfig+0x264>)
 8003112:	4313      	orrs	r3, r2
 8003114:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003116:	4b05      	ldr	r3, [pc, #20]	; (800312c <HAL_RCC_OscConfig+0x264>)
 8003118:	685b      	ldr	r3, [r3, #4]
 800311a:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	69db      	ldr	r3, [r3, #28]
 8003122:	061b      	lsls	r3, r3, #24
 8003124:	4901      	ldr	r1, [pc, #4]	; (800312c <HAL_RCC_OscConfig+0x264>)
 8003126:	4313      	orrs	r3, r2
 8003128:	604b      	str	r3, [r1, #4]
 800312a:	e020      	b.n	800316e <HAL_RCC_OscConfig+0x2a6>
 800312c:	40023800 	.word	0x40023800
 8003130:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003134:	4b99      	ldr	r3, [pc, #612]	; (800339c <HAL_RCC_OscConfig+0x4d4>)
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6a1b      	ldr	r3, [r3, #32]
 8003140:	4996      	ldr	r1, [pc, #600]	; (800339c <HAL_RCC_OscConfig+0x4d4>)
 8003142:	4313      	orrs	r3, r2
 8003144:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003146:	4b95      	ldr	r3, [pc, #596]	; (800339c <HAL_RCC_OscConfig+0x4d4>)
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	69db      	ldr	r3, [r3, #28]
 8003152:	061b      	lsls	r3, r3, #24
 8003154:	4991      	ldr	r1, [pc, #580]	; (800339c <HAL_RCC_OscConfig+0x4d4>)
 8003156:	4313      	orrs	r3, r2
 8003158:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6a1b      	ldr	r3, [r3, #32]
 800315e:	4618      	mov	r0, r3
 8003160:	f000 fc16 	bl	8003990 <RCC_SetFlashLatencyFromMSIRange>
 8003164:	4603      	mov	r3, r0
 8003166:	2b00      	cmp	r3, #0
 8003168:	d001      	beq.n	800316e <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 800316a:	2301      	movs	r3, #1
 800316c:	e1d3      	b.n	8003516 <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6a1b      	ldr	r3, [r3, #32]
 8003172:	0b5b      	lsrs	r3, r3, #13
 8003174:	3301      	adds	r3, #1
 8003176:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800317a:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800317e:	4a87      	ldr	r2, [pc, #540]	; (800339c <HAL_RCC_OscConfig+0x4d4>)
 8003180:	6892      	ldr	r2, [r2, #8]
 8003182:	0912      	lsrs	r2, r2, #4
 8003184:	f002 020f 	and.w	r2, r2, #15
 8003188:	4985      	ldr	r1, [pc, #532]	; (80033a0 <HAL_RCC_OscConfig+0x4d8>)
 800318a:	5c8a      	ldrb	r2, [r1, r2]
 800318c:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800318e:	4a85      	ldr	r2, [pc, #532]	; (80033a4 <HAL_RCC_OscConfig+0x4dc>)
 8003190:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003192:	4b85      	ldr	r3, [pc, #532]	; (80033a8 <HAL_RCC_OscConfig+0x4e0>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	4618      	mov	r0, r3
 8003198:	f7fe ff38 	bl	800200c <HAL_InitTick>
 800319c:	4603      	mov	r3, r0
 800319e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80031a0:	7bfb      	ldrb	r3, [r7, #15]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d045      	beq.n	8003232 <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 80031a6:	7bfb      	ldrb	r3, [r7, #15]
 80031a8:	e1b5      	b.n	8003516 <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	699b      	ldr	r3, [r3, #24]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d029      	beq.n	8003206 <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80031b2:	4b7e      	ldr	r3, [pc, #504]	; (80033ac <HAL_RCC_OscConfig+0x4e4>)
 80031b4:	2201      	movs	r2, #1
 80031b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031b8:	f7fe ff74 	bl	80020a4 <HAL_GetTick>
 80031bc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80031be:	e008      	b.n	80031d2 <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80031c0:	f7fe ff70 	bl	80020a4 <HAL_GetTick>
 80031c4:	4602      	mov	r2, r0
 80031c6:	693b      	ldr	r3, [r7, #16]
 80031c8:	1ad3      	subs	r3, r2, r3
 80031ca:	2b02      	cmp	r3, #2
 80031cc:	d901      	bls.n	80031d2 <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 80031ce:	2303      	movs	r3, #3
 80031d0:	e1a1      	b.n	8003516 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80031d2:	4b72      	ldr	r3, [pc, #456]	; (800339c <HAL_RCC_OscConfig+0x4d4>)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d0f0      	beq.n	80031c0 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80031de:	4b6f      	ldr	r3, [pc, #444]	; (800339c <HAL_RCC_OscConfig+0x4d4>)
 80031e0:	685b      	ldr	r3, [r3, #4]
 80031e2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6a1b      	ldr	r3, [r3, #32]
 80031ea:	496c      	ldr	r1, [pc, #432]	; (800339c <HAL_RCC_OscConfig+0x4d4>)
 80031ec:	4313      	orrs	r3, r2
 80031ee:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80031f0:	4b6a      	ldr	r3, [pc, #424]	; (800339c <HAL_RCC_OscConfig+0x4d4>)
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	69db      	ldr	r3, [r3, #28]
 80031fc:	061b      	lsls	r3, r3, #24
 80031fe:	4967      	ldr	r1, [pc, #412]	; (800339c <HAL_RCC_OscConfig+0x4d4>)
 8003200:	4313      	orrs	r3, r2
 8003202:	604b      	str	r3, [r1, #4]
 8003204:	e015      	b.n	8003232 <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003206:	4b69      	ldr	r3, [pc, #420]	; (80033ac <HAL_RCC_OscConfig+0x4e4>)
 8003208:	2200      	movs	r2, #0
 800320a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800320c:	f7fe ff4a 	bl	80020a4 <HAL_GetTick>
 8003210:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003212:	e008      	b.n	8003226 <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003214:	f7fe ff46 	bl	80020a4 <HAL_GetTick>
 8003218:	4602      	mov	r2, r0
 800321a:	693b      	ldr	r3, [r7, #16]
 800321c:	1ad3      	subs	r3, r2, r3
 800321e:	2b02      	cmp	r3, #2
 8003220:	d901      	bls.n	8003226 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8003222:	2303      	movs	r3, #3
 8003224:	e177      	b.n	8003516 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003226:	4b5d      	ldr	r3, [pc, #372]	; (800339c <HAL_RCC_OscConfig+0x4d4>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800322e:	2b00      	cmp	r3, #0
 8003230:	d1f0      	bne.n	8003214 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f003 0308 	and.w	r3, r3, #8
 800323a:	2b00      	cmp	r3, #0
 800323c:	d030      	beq.n	80032a0 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	695b      	ldr	r3, [r3, #20]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d016      	beq.n	8003274 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003246:	4b5a      	ldr	r3, [pc, #360]	; (80033b0 <HAL_RCC_OscConfig+0x4e8>)
 8003248:	2201      	movs	r2, #1
 800324a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800324c:	f7fe ff2a 	bl	80020a4 <HAL_GetTick>
 8003250:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003252:	e008      	b.n	8003266 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003254:	f7fe ff26 	bl	80020a4 <HAL_GetTick>
 8003258:	4602      	mov	r2, r0
 800325a:	693b      	ldr	r3, [r7, #16]
 800325c:	1ad3      	subs	r3, r2, r3
 800325e:	2b02      	cmp	r3, #2
 8003260:	d901      	bls.n	8003266 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003262:	2303      	movs	r3, #3
 8003264:	e157      	b.n	8003516 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003266:	4b4d      	ldr	r3, [pc, #308]	; (800339c <HAL_RCC_OscConfig+0x4d4>)
 8003268:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800326a:	f003 0302 	and.w	r3, r3, #2
 800326e:	2b00      	cmp	r3, #0
 8003270:	d0f0      	beq.n	8003254 <HAL_RCC_OscConfig+0x38c>
 8003272:	e015      	b.n	80032a0 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003274:	4b4e      	ldr	r3, [pc, #312]	; (80033b0 <HAL_RCC_OscConfig+0x4e8>)
 8003276:	2200      	movs	r2, #0
 8003278:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800327a:	f7fe ff13 	bl	80020a4 <HAL_GetTick>
 800327e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003280:	e008      	b.n	8003294 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003282:	f7fe ff0f 	bl	80020a4 <HAL_GetTick>
 8003286:	4602      	mov	r2, r0
 8003288:	693b      	ldr	r3, [r7, #16]
 800328a:	1ad3      	subs	r3, r2, r3
 800328c:	2b02      	cmp	r3, #2
 800328e:	d901      	bls.n	8003294 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003290:	2303      	movs	r3, #3
 8003292:	e140      	b.n	8003516 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003294:	4b41      	ldr	r3, [pc, #260]	; (800339c <HAL_RCC_OscConfig+0x4d4>)
 8003296:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003298:	f003 0302 	and.w	r3, r3, #2
 800329c:	2b00      	cmp	r3, #0
 800329e:	d1f0      	bne.n	8003282 <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f003 0304 	and.w	r3, r3, #4
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	f000 80b5 	beq.w	8003418 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 80032ae:	2300      	movs	r3, #0
 80032b0:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80032b2:	4b3a      	ldr	r3, [pc, #232]	; (800339c <HAL_RCC_OscConfig+0x4d4>)
 80032b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d10d      	bne.n	80032da <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032be:	4b37      	ldr	r3, [pc, #220]	; (800339c <HAL_RCC_OscConfig+0x4d4>)
 80032c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032c2:	4a36      	ldr	r2, [pc, #216]	; (800339c <HAL_RCC_OscConfig+0x4d4>)
 80032c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032c8:	6253      	str	r3, [r2, #36]	; 0x24
 80032ca:	4b34      	ldr	r3, [pc, #208]	; (800339c <HAL_RCC_OscConfig+0x4d4>)
 80032cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032d2:	60bb      	str	r3, [r7, #8]
 80032d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80032d6:	2301      	movs	r3, #1
 80032d8:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032da:	4b36      	ldr	r3, [pc, #216]	; (80033b4 <HAL_RCC_OscConfig+0x4ec>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d118      	bne.n	8003318 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80032e6:	4b33      	ldr	r3, [pc, #204]	; (80033b4 <HAL_RCC_OscConfig+0x4ec>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	4a32      	ldr	r2, [pc, #200]	; (80033b4 <HAL_RCC_OscConfig+0x4ec>)
 80032ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80032f2:	f7fe fed7 	bl	80020a4 <HAL_GetTick>
 80032f6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032f8:	e008      	b.n	800330c <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032fa:	f7fe fed3 	bl	80020a4 <HAL_GetTick>
 80032fe:	4602      	mov	r2, r0
 8003300:	693b      	ldr	r3, [r7, #16]
 8003302:	1ad3      	subs	r3, r2, r3
 8003304:	2b64      	cmp	r3, #100	; 0x64
 8003306:	d901      	bls.n	800330c <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8003308:	2303      	movs	r3, #3
 800330a:	e104      	b.n	8003516 <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800330c:	4b29      	ldr	r3, [pc, #164]	; (80033b4 <HAL_RCC_OscConfig+0x4ec>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003314:	2b00      	cmp	r3, #0
 8003316:	d0f0      	beq.n	80032fa <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	689b      	ldr	r3, [r3, #8]
 800331c:	2b01      	cmp	r3, #1
 800331e:	d106      	bne.n	800332e <HAL_RCC_OscConfig+0x466>
 8003320:	4b1e      	ldr	r3, [pc, #120]	; (800339c <HAL_RCC_OscConfig+0x4d4>)
 8003322:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003324:	4a1d      	ldr	r2, [pc, #116]	; (800339c <HAL_RCC_OscConfig+0x4d4>)
 8003326:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800332a:	6353      	str	r3, [r2, #52]	; 0x34
 800332c:	e02d      	b.n	800338a <HAL_RCC_OscConfig+0x4c2>
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	689b      	ldr	r3, [r3, #8]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d10c      	bne.n	8003350 <HAL_RCC_OscConfig+0x488>
 8003336:	4b19      	ldr	r3, [pc, #100]	; (800339c <HAL_RCC_OscConfig+0x4d4>)
 8003338:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800333a:	4a18      	ldr	r2, [pc, #96]	; (800339c <HAL_RCC_OscConfig+0x4d4>)
 800333c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003340:	6353      	str	r3, [r2, #52]	; 0x34
 8003342:	4b16      	ldr	r3, [pc, #88]	; (800339c <HAL_RCC_OscConfig+0x4d4>)
 8003344:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003346:	4a15      	ldr	r2, [pc, #84]	; (800339c <HAL_RCC_OscConfig+0x4d4>)
 8003348:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800334c:	6353      	str	r3, [r2, #52]	; 0x34
 800334e:	e01c      	b.n	800338a <HAL_RCC_OscConfig+0x4c2>
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	689b      	ldr	r3, [r3, #8]
 8003354:	2b05      	cmp	r3, #5
 8003356:	d10c      	bne.n	8003372 <HAL_RCC_OscConfig+0x4aa>
 8003358:	4b10      	ldr	r3, [pc, #64]	; (800339c <HAL_RCC_OscConfig+0x4d4>)
 800335a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800335c:	4a0f      	ldr	r2, [pc, #60]	; (800339c <HAL_RCC_OscConfig+0x4d4>)
 800335e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003362:	6353      	str	r3, [r2, #52]	; 0x34
 8003364:	4b0d      	ldr	r3, [pc, #52]	; (800339c <HAL_RCC_OscConfig+0x4d4>)
 8003366:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003368:	4a0c      	ldr	r2, [pc, #48]	; (800339c <HAL_RCC_OscConfig+0x4d4>)
 800336a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800336e:	6353      	str	r3, [r2, #52]	; 0x34
 8003370:	e00b      	b.n	800338a <HAL_RCC_OscConfig+0x4c2>
 8003372:	4b0a      	ldr	r3, [pc, #40]	; (800339c <HAL_RCC_OscConfig+0x4d4>)
 8003374:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003376:	4a09      	ldr	r2, [pc, #36]	; (800339c <HAL_RCC_OscConfig+0x4d4>)
 8003378:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800337c:	6353      	str	r3, [r2, #52]	; 0x34
 800337e:	4b07      	ldr	r3, [pc, #28]	; (800339c <HAL_RCC_OscConfig+0x4d4>)
 8003380:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003382:	4a06      	ldr	r2, [pc, #24]	; (800339c <HAL_RCC_OscConfig+0x4d4>)
 8003384:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003388:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	689b      	ldr	r3, [r3, #8]
 800338e:	2b00      	cmp	r3, #0
 8003390:	d024      	beq.n	80033dc <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003392:	f7fe fe87 	bl	80020a4 <HAL_GetTick>
 8003396:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003398:	e019      	b.n	80033ce <HAL_RCC_OscConfig+0x506>
 800339a:	bf00      	nop
 800339c:	40023800 	.word	0x40023800
 80033a0:	0800529c 	.word	0x0800529c
 80033a4:	20000008 	.word	0x20000008
 80033a8:	2000000c 	.word	0x2000000c
 80033ac:	42470020 	.word	0x42470020
 80033b0:	42470680 	.word	0x42470680
 80033b4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80033b8:	f7fe fe74 	bl	80020a4 <HAL_GetTick>
 80033bc:	4602      	mov	r2, r0
 80033be:	693b      	ldr	r3, [r7, #16]
 80033c0:	1ad3      	subs	r3, r2, r3
 80033c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d901      	bls.n	80033ce <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 80033ca:	2303      	movs	r3, #3
 80033cc:	e0a3      	b.n	8003516 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80033ce:	4b54      	ldr	r3, [pc, #336]	; (8003520 <HAL_RCC_OscConfig+0x658>)
 80033d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033d2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d0ee      	beq.n	80033b8 <HAL_RCC_OscConfig+0x4f0>
 80033da:	e014      	b.n	8003406 <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033dc:	f7fe fe62 	bl	80020a4 <HAL_GetTick>
 80033e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80033e2:	e00a      	b.n	80033fa <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80033e4:	f7fe fe5e 	bl	80020a4 <HAL_GetTick>
 80033e8:	4602      	mov	r2, r0
 80033ea:	693b      	ldr	r3, [r7, #16]
 80033ec:	1ad3      	subs	r3, r2, r3
 80033ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d901      	bls.n	80033fa <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 80033f6:	2303      	movs	r3, #3
 80033f8:	e08d      	b.n	8003516 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80033fa:	4b49      	ldr	r3, [pc, #292]	; (8003520 <HAL_RCC_OscConfig+0x658>)
 80033fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033fe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003402:	2b00      	cmp	r3, #0
 8003404:	d1ee      	bne.n	80033e4 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003406:	7ffb      	ldrb	r3, [r7, #31]
 8003408:	2b01      	cmp	r3, #1
 800340a:	d105      	bne.n	8003418 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800340c:	4b44      	ldr	r3, [pc, #272]	; (8003520 <HAL_RCC_OscConfig+0x658>)
 800340e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003410:	4a43      	ldr	r2, [pc, #268]	; (8003520 <HAL_RCC_OscConfig+0x658>)
 8003412:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003416:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800341c:	2b00      	cmp	r3, #0
 800341e:	d079      	beq.n	8003514 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003420:	69bb      	ldr	r3, [r7, #24]
 8003422:	2b0c      	cmp	r3, #12
 8003424:	d056      	beq.n	80034d4 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800342a:	2b02      	cmp	r3, #2
 800342c:	d13b      	bne.n	80034a6 <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800342e:	4b3d      	ldr	r3, [pc, #244]	; (8003524 <HAL_RCC_OscConfig+0x65c>)
 8003430:	2200      	movs	r2, #0
 8003432:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003434:	f7fe fe36 	bl	80020a4 <HAL_GetTick>
 8003438:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800343a:	e008      	b.n	800344e <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800343c:	f7fe fe32 	bl	80020a4 <HAL_GetTick>
 8003440:	4602      	mov	r2, r0
 8003442:	693b      	ldr	r3, [r7, #16]
 8003444:	1ad3      	subs	r3, r2, r3
 8003446:	2b02      	cmp	r3, #2
 8003448:	d901      	bls.n	800344e <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 800344a:	2303      	movs	r3, #3
 800344c:	e063      	b.n	8003516 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800344e:	4b34      	ldr	r3, [pc, #208]	; (8003520 <HAL_RCC_OscConfig+0x658>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003456:	2b00      	cmp	r3, #0
 8003458:	d1f0      	bne.n	800343c <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800345a:	4b31      	ldr	r3, [pc, #196]	; (8003520 <HAL_RCC_OscConfig+0x658>)
 800345c:	689b      	ldr	r3, [r3, #8]
 800345e:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800346a:	4319      	orrs	r1, r3
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003470:	430b      	orrs	r3, r1
 8003472:	492b      	ldr	r1, [pc, #172]	; (8003520 <HAL_RCC_OscConfig+0x658>)
 8003474:	4313      	orrs	r3, r2
 8003476:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003478:	4b2a      	ldr	r3, [pc, #168]	; (8003524 <HAL_RCC_OscConfig+0x65c>)
 800347a:	2201      	movs	r2, #1
 800347c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800347e:	f7fe fe11 	bl	80020a4 <HAL_GetTick>
 8003482:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003484:	e008      	b.n	8003498 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003486:	f7fe fe0d 	bl	80020a4 <HAL_GetTick>
 800348a:	4602      	mov	r2, r0
 800348c:	693b      	ldr	r3, [r7, #16]
 800348e:	1ad3      	subs	r3, r2, r3
 8003490:	2b02      	cmp	r3, #2
 8003492:	d901      	bls.n	8003498 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8003494:	2303      	movs	r3, #3
 8003496:	e03e      	b.n	8003516 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003498:	4b21      	ldr	r3, [pc, #132]	; (8003520 <HAL_RCC_OscConfig+0x658>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d0f0      	beq.n	8003486 <HAL_RCC_OscConfig+0x5be>
 80034a4:	e036      	b.n	8003514 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034a6:	4b1f      	ldr	r3, [pc, #124]	; (8003524 <HAL_RCC_OscConfig+0x65c>)
 80034a8:	2200      	movs	r2, #0
 80034aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034ac:	f7fe fdfa 	bl	80020a4 <HAL_GetTick>
 80034b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80034b2:	e008      	b.n	80034c6 <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034b4:	f7fe fdf6 	bl	80020a4 <HAL_GetTick>
 80034b8:	4602      	mov	r2, r0
 80034ba:	693b      	ldr	r3, [r7, #16]
 80034bc:	1ad3      	subs	r3, r2, r3
 80034be:	2b02      	cmp	r3, #2
 80034c0:	d901      	bls.n	80034c6 <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 80034c2:	2303      	movs	r3, #3
 80034c4:	e027      	b.n	8003516 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80034c6:	4b16      	ldr	r3, [pc, #88]	; (8003520 <HAL_RCC_OscConfig+0x658>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d1f0      	bne.n	80034b4 <HAL_RCC_OscConfig+0x5ec>
 80034d2:	e01f      	b.n	8003514 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034d8:	2b01      	cmp	r3, #1
 80034da:	d101      	bne.n	80034e0 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 80034dc:	2301      	movs	r3, #1
 80034de:	e01a      	b.n	8003516 <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80034e0:	4b0f      	ldr	r3, [pc, #60]	; (8003520 <HAL_RCC_OscConfig+0x658>)
 80034e2:	689b      	ldr	r3, [r3, #8]
 80034e4:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034e6:	697b      	ldr	r3, [r7, #20]
 80034e8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034f0:	429a      	cmp	r2, r3
 80034f2:	d10d      	bne.n	8003510 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80034f4:	697b      	ldr	r3, [r7, #20]
 80034f6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034fe:	429a      	cmp	r2, r3
 8003500:	d106      	bne.n	8003510 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8003502:	697b      	ldr	r3, [r7, #20]
 8003504:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800350c:	429a      	cmp	r2, r3
 800350e:	d001      	beq.n	8003514 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8003510:	2301      	movs	r3, #1
 8003512:	e000      	b.n	8003516 <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8003514:	2300      	movs	r3, #0
}
 8003516:	4618      	mov	r0, r3
 8003518:	3720      	adds	r7, #32
 800351a:	46bd      	mov	sp, r7
 800351c:	bd80      	pop	{r7, pc}
 800351e:	bf00      	nop
 8003520:	40023800 	.word	0x40023800
 8003524:	42470060 	.word	0x42470060

08003528 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b084      	sub	sp, #16
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
 8003530:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d101      	bne.n	800353c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003538:	2301      	movs	r3, #1
 800353a:	e11a      	b.n	8003772 <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800353c:	4b8f      	ldr	r3, [pc, #572]	; (800377c <HAL_RCC_ClockConfig+0x254>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f003 0301 	and.w	r3, r3, #1
 8003544:	683a      	ldr	r2, [r7, #0]
 8003546:	429a      	cmp	r2, r3
 8003548:	d919      	bls.n	800357e <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	2b01      	cmp	r3, #1
 800354e:	d105      	bne.n	800355c <HAL_RCC_ClockConfig+0x34>
 8003550:	4b8a      	ldr	r3, [pc, #552]	; (800377c <HAL_RCC_ClockConfig+0x254>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	4a89      	ldr	r2, [pc, #548]	; (800377c <HAL_RCC_ClockConfig+0x254>)
 8003556:	f043 0304 	orr.w	r3, r3, #4
 800355a:	6013      	str	r3, [r2, #0]
 800355c:	4b87      	ldr	r3, [pc, #540]	; (800377c <HAL_RCC_ClockConfig+0x254>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f023 0201 	bic.w	r2, r3, #1
 8003564:	4985      	ldr	r1, [pc, #532]	; (800377c <HAL_RCC_ClockConfig+0x254>)
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	4313      	orrs	r3, r2
 800356a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800356c:	4b83      	ldr	r3, [pc, #524]	; (800377c <HAL_RCC_ClockConfig+0x254>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f003 0301 	and.w	r3, r3, #1
 8003574:	683a      	ldr	r2, [r7, #0]
 8003576:	429a      	cmp	r2, r3
 8003578:	d001      	beq.n	800357e <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 800357a:	2301      	movs	r3, #1
 800357c:	e0f9      	b.n	8003772 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f003 0302 	and.w	r3, r3, #2
 8003586:	2b00      	cmp	r3, #0
 8003588:	d008      	beq.n	800359c <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800358a:	4b7d      	ldr	r3, [pc, #500]	; (8003780 <HAL_RCC_ClockConfig+0x258>)
 800358c:	689b      	ldr	r3, [r3, #8]
 800358e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	689b      	ldr	r3, [r3, #8]
 8003596:	497a      	ldr	r1, [pc, #488]	; (8003780 <HAL_RCC_ClockConfig+0x258>)
 8003598:	4313      	orrs	r3, r2
 800359a:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f003 0301 	and.w	r3, r3, #1
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	f000 808e 	beq.w	80036c6 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	2b02      	cmp	r3, #2
 80035b0:	d107      	bne.n	80035c2 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80035b2:	4b73      	ldr	r3, [pc, #460]	; (8003780 <HAL_RCC_ClockConfig+0x258>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d121      	bne.n	8003602 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80035be:	2301      	movs	r3, #1
 80035c0:	e0d7      	b.n	8003772 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	685b      	ldr	r3, [r3, #4]
 80035c6:	2b03      	cmp	r3, #3
 80035c8:	d107      	bne.n	80035da <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80035ca:	4b6d      	ldr	r3, [pc, #436]	; (8003780 <HAL_RCC_ClockConfig+0x258>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d115      	bne.n	8003602 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80035d6:	2301      	movs	r3, #1
 80035d8:	e0cb      	b.n	8003772 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	685b      	ldr	r3, [r3, #4]
 80035de:	2b01      	cmp	r3, #1
 80035e0:	d107      	bne.n	80035f2 <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80035e2:	4b67      	ldr	r3, [pc, #412]	; (8003780 <HAL_RCC_ClockConfig+0x258>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f003 0302 	and.w	r3, r3, #2
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d109      	bne.n	8003602 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80035ee:	2301      	movs	r3, #1
 80035f0:	e0bf      	b.n	8003772 <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80035f2:	4b63      	ldr	r3, [pc, #396]	; (8003780 <HAL_RCC_ClockConfig+0x258>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d101      	bne.n	8003602 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	e0b7      	b.n	8003772 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003602:	4b5f      	ldr	r3, [pc, #380]	; (8003780 <HAL_RCC_ClockConfig+0x258>)
 8003604:	689b      	ldr	r3, [r3, #8]
 8003606:	f023 0203 	bic.w	r2, r3, #3
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	685b      	ldr	r3, [r3, #4]
 800360e:	495c      	ldr	r1, [pc, #368]	; (8003780 <HAL_RCC_ClockConfig+0x258>)
 8003610:	4313      	orrs	r3, r2
 8003612:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003614:	f7fe fd46 	bl	80020a4 <HAL_GetTick>
 8003618:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	685b      	ldr	r3, [r3, #4]
 800361e:	2b02      	cmp	r3, #2
 8003620:	d112      	bne.n	8003648 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003622:	e00a      	b.n	800363a <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003624:	f7fe fd3e 	bl	80020a4 <HAL_GetTick>
 8003628:	4602      	mov	r2, r0
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	1ad3      	subs	r3, r2, r3
 800362e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003632:	4293      	cmp	r3, r2
 8003634:	d901      	bls.n	800363a <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 8003636:	2303      	movs	r3, #3
 8003638:	e09b      	b.n	8003772 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800363a:	4b51      	ldr	r3, [pc, #324]	; (8003780 <HAL_RCC_ClockConfig+0x258>)
 800363c:	689b      	ldr	r3, [r3, #8]
 800363e:	f003 030c 	and.w	r3, r3, #12
 8003642:	2b08      	cmp	r3, #8
 8003644:	d1ee      	bne.n	8003624 <HAL_RCC_ClockConfig+0xfc>
 8003646:	e03e      	b.n	80036c6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	2b03      	cmp	r3, #3
 800364e:	d112      	bne.n	8003676 <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003650:	e00a      	b.n	8003668 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003652:	f7fe fd27 	bl	80020a4 <HAL_GetTick>
 8003656:	4602      	mov	r2, r0
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	1ad3      	subs	r3, r2, r3
 800365c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003660:	4293      	cmp	r3, r2
 8003662:	d901      	bls.n	8003668 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8003664:	2303      	movs	r3, #3
 8003666:	e084      	b.n	8003772 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003668:	4b45      	ldr	r3, [pc, #276]	; (8003780 <HAL_RCC_ClockConfig+0x258>)
 800366a:	689b      	ldr	r3, [r3, #8]
 800366c:	f003 030c 	and.w	r3, r3, #12
 8003670:	2b0c      	cmp	r3, #12
 8003672:	d1ee      	bne.n	8003652 <HAL_RCC_ClockConfig+0x12a>
 8003674:	e027      	b.n	80036c6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	685b      	ldr	r3, [r3, #4]
 800367a:	2b01      	cmp	r3, #1
 800367c:	d11d      	bne.n	80036ba <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800367e:	e00a      	b.n	8003696 <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003680:	f7fe fd10 	bl	80020a4 <HAL_GetTick>
 8003684:	4602      	mov	r2, r0
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	1ad3      	subs	r3, r2, r3
 800368a:	f241 3288 	movw	r2, #5000	; 0x1388
 800368e:	4293      	cmp	r3, r2
 8003690:	d901      	bls.n	8003696 <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 8003692:	2303      	movs	r3, #3
 8003694:	e06d      	b.n	8003772 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003696:	4b3a      	ldr	r3, [pc, #232]	; (8003780 <HAL_RCC_ClockConfig+0x258>)
 8003698:	689b      	ldr	r3, [r3, #8]
 800369a:	f003 030c 	and.w	r3, r3, #12
 800369e:	2b04      	cmp	r3, #4
 80036a0:	d1ee      	bne.n	8003680 <HAL_RCC_ClockConfig+0x158>
 80036a2:	e010      	b.n	80036c6 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036a4:	f7fe fcfe 	bl	80020a4 <HAL_GetTick>
 80036a8:	4602      	mov	r2, r0
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	1ad3      	subs	r3, r2, r3
 80036ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d901      	bls.n	80036ba <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 80036b6:	2303      	movs	r3, #3
 80036b8:	e05b      	b.n	8003772 <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80036ba:	4b31      	ldr	r3, [pc, #196]	; (8003780 <HAL_RCC_ClockConfig+0x258>)
 80036bc:	689b      	ldr	r3, [r3, #8]
 80036be:	f003 030c 	and.w	r3, r3, #12
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d1ee      	bne.n	80036a4 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80036c6:	4b2d      	ldr	r3, [pc, #180]	; (800377c <HAL_RCC_ClockConfig+0x254>)
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f003 0301 	and.w	r3, r3, #1
 80036ce:	683a      	ldr	r2, [r7, #0]
 80036d0:	429a      	cmp	r2, r3
 80036d2:	d219      	bcs.n	8003708 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	2b01      	cmp	r3, #1
 80036d8:	d105      	bne.n	80036e6 <HAL_RCC_ClockConfig+0x1be>
 80036da:	4b28      	ldr	r3, [pc, #160]	; (800377c <HAL_RCC_ClockConfig+0x254>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	4a27      	ldr	r2, [pc, #156]	; (800377c <HAL_RCC_ClockConfig+0x254>)
 80036e0:	f043 0304 	orr.w	r3, r3, #4
 80036e4:	6013      	str	r3, [r2, #0]
 80036e6:	4b25      	ldr	r3, [pc, #148]	; (800377c <HAL_RCC_ClockConfig+0x254>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f023 0201 	bic.w	r2, r3, #1
 80036ee:	4923      	ldr	r1, [pc, #140]	; (800377c <HAL_RCC_ClockConfig+0x254>)
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	4313      	orrs	r3, r2
 80036f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80036f6:	4b21      	ldr	r3, [pc, #132]	; (800377c <HAL_RCC_ClockConfig+0x254>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f003 0301 	and.w	r3, r3, #1
 80036fe:	683a      	ldr	r2, [r7, #0]
 8003700:	429a      	cmp	r2, r3
 8003702:	d001      	beq.n	8003708 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8003704:	2301      	movs	r3, #1
 8003706:	e034      	b.n	8003772 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f003 0304 	and.w	r3, r3, #4
 8003710:	2b00      	cmp	r3, #0
 8003712:	d008      	beq.n	8003726 <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003714:	4b1a      	ldr	r3, [pc, #104]	; (8003780 <HAL_RCC_ClockConfig+0x258>)
 8003716:	689b      	ldr	r3, [r3, #8]
 8003718:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	68db      	ldr	r3, [r3, #12]
 8003720:	4917      	ldr	r1, [pc, #92]	; (8003780 <HAL_RCC_ClockConfig+0x258>)
 8003722:	4313      	orrs	r3, r2
 8003724:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f003 0308 	and.w	r3, r3, #8
 800372e:	2b00      	cmp	r3, #0
 8003730:	d009      	beq.n	8003746 <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003732:	4b13      	ldr	r3, [pc, #76]	; (8003780 <HAL_RCC_ClockConfig+0x258>)
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	691b      	ldr	r3, [r3, #16]
 800373e:	00db      	lsls	r3, r3, #3
 8003740:	490f      	ldr	r1, [pc, #60]	; (8003780 <HAL_RCC_ClockConfig+0x258>)
 8003742:	4313      	orrs	r3, r2
 8003744:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003746:	f000 f823 	bl	8003790 <HAL_RCC_GetSysClockFreq>
 800374a:	4602      	mov	r2, r0
 800374c:	4b0c      	ldr	r3, [pc, #48]	; (8003780 <HAL_RCC_ClockConfig+0x258>)
 800374e:	689b      	ldr	r3, [r3, #8]
 8003750:	091b      	lsrs	r3, r3, #4
 8003752:	f003 030f 	and.w	r3, r3, #15
 8003756:	490b      	ldr	r1, [pc, #44]	; (8003784 <HAL_RCC_ClockConfig+0x25c>)
 8003758:	5ccb      	ldrb	r3, [r1, r3]
 800375a:	fa22 f303 	lsr.w	r3, r2, r3
 800375e:	4a0a      	ldr	r2, [pc, #40]	; (8003788 <HAL_RCC_ClockConfig+0x260>)
 8003760:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003762:	4b0a      	ldr	r3, [pc, #40]	; (800378c <HAL_RCC_ClockConfig+0x264>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	4618      	mov	r0, r3
 8003768:	f7fe fc50 	bl	800200c <HAL_InitTick>
 800376c:	4603      	mov	r3, r0
 800376e:	72fb      	strb	r3, [r7, #11]

  return status;
 8003770:	7afb      	ldrb	r3, [r7, #11]
}
 8003772:	4618      	mov	r0, r3
 8003774:	3710      	adds	r7, #16
 8003776:	46bd      	mov	sp, r7
 8003778:	bd80      	pop	{r7, pc}
 800377a:	bf00      	nop
 800377c:	40023c00 	.word	0x40023c00
 8003780:	40023800 	.word	0x40023800
 8003784:	0800529c 	.word	0x0800529c
 8003788:	20000008 	.word	0x20000008
 800378c:	2000000c 	.word	0x2000000c

08003790 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003790:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003794:	b092      	sub	sp, #72	; 0x48
 8003796:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8003798:	4b79      	ldr	r3, [pc, #484]	; (8003980 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800379a:	689b      	ldr	r3, [r3, #8]
 800379c:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800379e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80037a0:	f003 030c 	and.w	r3, r3, #12
 80037a4:	2b0c      	cmp	r3, #12
 80037a6:	d00d      	beq.n	80037c4 <HAL_RCC_GetSysClockFreq+0x34>
 80037a8:	2b0c      	cmp	r3, #12
 80037aa:	f200 80d5 	bhi.w	8003958 <HAL_RCC_GetSysClockFreq+0x1c8>
 80037ae:	2b04      	cmp	r3, #4
 80037b0:	d002      	beq.n	80037b8 <HAL_RCC_GetSysClockFreq+0x28>
 80037b2:	2b08      	cmp	r3, #8
 80037b4:	d003      	beq.n	80037be <HAL_RCC_GetSysClockFreq+0x2e>
 80037b6:	e0cf      	b.n	8003958 <HAL_RCC_GetSysClockFreq+0x1c8>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80037b8:	4b72      	ldr	r3, [pc, #456]	; (8003984 <HAL_RCC_GetSysClockFreq+0x1f4>)
 80037ba:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 80037bc:	e0da      	b.n	8003974 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80037be:	4b72      	ldr	r3, [pc, #456]	; (8003988 <HAL_RCC_GetSysClockFreq+0x1f8>)
 80037c0:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 80037c2:	e0d7      	b.n	8003974 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80037c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80037c6:	0c9b      	lsrs	r3, r3, #18
 80037c8:	f003 020f 	and.w	r2, r3, #15
 80037cc:	4b6f      	ldr	r3, [pc, #444]	; (800398c <HAL_RCC_GetSysClockFreq+0x1fc>)
 80037ce:	5c9b      	ldrb	r3, [r3, r2]
 80037d0:	63bb      	str	r3, [r7, #56]	; 0x38
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80037d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80037d4:	0d9b      	lsrs	r3, r3, #22
 80037d6:	f003 0303 	and.w	r3, r3, #3
 80037da:	3301      	adds	r3, #1
 80037dc:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80037de:	4b68      	ldr	r3, [pc, #416]	; (8003980 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80037e0:	689b      	ldr	r3, [r3, #8]
 80037e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d05d      	beq.n	80038a6 <HAL_RCC_GetSysClockFreq+0x116>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80037ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037ec:	2200      	movs	r2, #0
 80037ee:	4618      	mov	r0, r3
 80037f0:	4611      	mov	r1, r2
 80037f2:	4604      	mov	r4, r0
 80037f4:	460d      	mov	r5, r1
 80037f6:	4622      	mov	r2, r4
 80037f8:	462b      	mov	r3, r5
 80037fa:	f04f 0000 	mov.w	r0, #0
 80037fe:	f04f 0100 	mov.w	r1, #0
 8003802:	0159      	lsls	r1, r3, #5
 8003804:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003808:	0150      	lsls	r0, r2, #5
 800380a:	4602      	mov	r2, r0
 800380c:	460b      	mov	r3, r1
 800380e:	4621      	mov	r1, r4
 8003810:	1a51      	subs	r1, r2, r1
 8003812:	6139      	str	r1, [r7, #16]
 8003814:	4629      	mov	r1, r5
 8003816:	eb63 0301 	sbc.w	r3, r3, r1
 800381a:	617b      	str	r3, [r7, #20]
 800381c:	f04f 0200 	mov.w	r2, #0
 8003820:	f04f 0300 	mov.w	r3, #0
 8003824:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003828:	4659      	mov	r1, fp
 800382a:	018b      	lsls	r3, r1, #6
 800382c:	4651      	mov	r1, sl
 800382e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003832:	4651      	mov	r1, sl
 8003834:	018a      	lsls	r2, r1, #6
 8003836:	46d4      	mov	ip, sl
 8003838:	ebb2 080c 	subs.w	r8, r2, ip
 800383c:	4659      	mov	r1, fp
 800383e:	eb63 0901 	sbc.w	r9, r3, r1
 8003842:	f04f 0200 	mov.w	r2, #0
 8003846:	f04f 0300 	mov.w	r3, #0
 800384a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800384e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003852:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003856:	4690      	mov	r8, r2
 8003858:	4699      	mov	r9, r3
 800385a:	4623      	mov	r3, r4
 800385c:	eb18 0303 	adds.w	r3, r8, r3
 8003860:	60bb      	str	r3, [r7, #8]
 8003862:	462b      	mov	r3, r5
 8003864:	eb49 0303 	adc.w	r3, r9, r3
 8003868:	60fb      	str	r3, [r7, #12]
 800386a:	f04f 0200 	mov.w	r2, #0
 800386e:	f04f 0300 	mov.w	r3, #0
 8003872:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003876:	4629      	mov	r1, r5
 8003878:	024b      	lsls	r3, r1, #9
 800387a:	4620      	mov	r0, r4
 800387c:	4629      	mov	r1, r5
 800387e:	4604      	mov	r4, r0
 8003880:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8003884:	4601      	mov	r1, r0
 8003886:	024a      	lsls	r2, r1, #9
 8003888:	4610      	mov	r0, r2
 800388a:	4619      	mov	r1, r3
 800388c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800388e:	2200      	movs	r2, #0
 8003890:	62bb      	str	r3, [r7, #40]	; 0x28
 8003892:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003894:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003898:	f7fc fc70 	bl	800017c <__aeabi_uldivmod>
 800389c:	4602      	mov	r2, r0
 800389e:	460b      	mov	r3, r1
 80038a0:	4613      	mov	r3, r2
 80038a2:	647b      	str	r3, [r7, #68]	; 0x44
 80038a4:	e055      	b.n	8003952 <HAL_RCC_GetSysClockFreq+0x1c2>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80038a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038a8:	2200      	movs	r2, #0
 80038aa:	623b      	str	r3, [r7, #32]
 80038ac:	627a      	str	r2, [r7, #36]	; 0x24
 80038ae:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80038b2:	4642      	mov	r2, r8
 80038b4:	464b      	mov	r3, r9
 80038b6:	f04f 0000 	mov.w	r0, #0
 80038ba:	f04f 0100 	mov.w	r1, #0
 80038be:	0159      	lsls	r1, r3, #5
 80038c0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80038c4:	0150      	lsls	r0, r2, #5
 80038c6:	4602      	mov	r2, r0
 80038c8:	460b      	mov	r3, r1
 80038ca:	46c4      	mov	ip, r8
 80038cc:	ebb2 0a0c 	subs.w	sl, r2, ip
 80038d0:	4640      	mov	r0, r8
 80038d2:	4649      	mov	r1, r9
 80038d4:	468c      	mov	ip, r1
 80038d6:	eb63 0b0c 	sbc.w	fp, r3, ip
 80038da:	f04f 0200 	mov.w	r2, #0
 80038de:	f04f 0300 	mov.w	r3, #0
 80038e2:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80038e6:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80038ea:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80038ee:	ebb2 040a 	subs.w	r4, r2, sl
 80038f2:	eb63 050b 	sbc.w	r5, r3, fp
 80038f6:	f04f 0200 	mov.w	r2, #0
 80038fa:	f04f 0300 	mov.w	r3, #0
 80038fe:	00eb      	lsls	r3, r5, #3
 8003900:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003904:	00e2      	lsls	r2, r4, #3
 8003906:	4614      	mov	r4, r2
 8003908:	461d      	mov	r5, r3
 800390a:	4603      	mov	r3, r0
 800390c:	18e3      	adds	r3, r4, r3
 800390e:	603b      	str	r3, [r7, #0]
 8003910:	460b      	mov	r3, r1
 8003912:	eb45 0303 	adc.w	r3, r5, r3
 8003916:	607b      	str	r3, [r7, #4]
 8003918:	f04f 0200 	mov.w	r2, #0
 800391c:	f04f 0300 	mov.w	r3, #0
 8003920:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003924:	4629      	mov	r1, r5
 8003926:	028b      	lsls	r3, r1, #10
 8003928:	4620      	mov	r0, r4
 800392a:	4629      	mov	r1, r5
 800392c:	4604      	mov	r4, r0
 800392e:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8003932:	4601      	mov	r1, r0
 8003934:	028a      	lsls	r2, r1, #10
 8003936:	4610      	mov	r0, r2
 8003938:	4619      	mov	r1, r3
 800393a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800393c:	2200      	movs	r2, #0
 800393e:	61bb      	str	r3, [r7, #24]
 8003940:	61fa      	str	r2, [r7, #28]
 8003942:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003946:	f7fc fc19 	bl	800017c <__aeabi_uldivmod>
 800394a:	4602      	mov	r2, r0
 800394c:	460b      	mov	r3, r1
 800394e:	4613      	mov	r3, r2
 8003950:	647b      	str	r3, [r7, #68]	; 0x44
      }
      sysclockfreq = pllvco;
 8003952:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003954:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8003956:	e00d      	b.n	8003974 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8003958:	4b09      	ldr	r3, [pc, #36]	; (8003980 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800395a:	685b      	ldr	r3, [r3, #4]
 800395c:	0b5b      	lsrs	r3, r3, #13
 800395e:	f003 0307 	and.w	r3, r3, #7
 8003962:	633b      	str	r3, [r7, #48]	; 0x30
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8003964:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003966:	3301      	adds	r3, #1
 8003968:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800396c:	fa02 f303 	lsl.w	r3, r2, r3
 8003970:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8003972:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003974:	6c3b      	ldr	r3, [r7, #64]	; 0x40
}
 8003976:	4618      	mov	r0, r3
 8003978:	3748      	adds	r7, #72	; 0x48
 800397a:	46bd      	mov	sp, r7
 800397c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003980:	40023800 	.word	0x40023800
 8003984:	00f42400 	.word	0x00f42400
 8003988:	007a1200 	.word	0x007a1200
 800398c:	08005290 	.word	0x08005290

08003990 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 8003990:	b480      	push	{r7}
 8003992:	b087      	sub	sp, #28
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003998:	2300      	movs	r3, #0
 800399a:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800399c:	4b29      	ldr	r3, [pc, #164]	; (8003a44 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800399e:	689b      	ldr	r3, [r3, #8]
 80039a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d12c      	bne.n	8003a02 <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80039a8:	4b26      	ldr	r3, [pc, #152]	; (8003a44 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80039aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d005      	beq.n	80039c0 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 80039b4:	4b24      	ldr	r3, [pc, #144]	; (8003a48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 80039bc:	617b      	str	r3, [r7, #20]
 80039be:	e016      	b.n	80039ee <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039c0:	4b20      	ldr	r3, [pc, #128]	; (8003a44 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80039c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039c4:	4a1f      	ldr	r2, [pc, #124]	; (8003a44 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80039c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80039ca:	6253      	str	r3, [r2, #36]	; 0x24
 80039cc:	4b1d      	ldr	r3, [pc, #116]	; (8003a44 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80039ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039d4:	60fb      	str	r3, [r7, #12]
 80039d6:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 80039d8:	4b1b      	ldr	r3, [pc, #108]	; (8003a48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 80039e0:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 80039e2:	4b18      	ldr	r3, [pc, #96]	; (8003a44 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80039e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039e6:	4a17      	ldr	r2, [pc, #92]	; (8003a44 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80039e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80039ec:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 80039ee:	697b      	ldr	r3, [r7, #20]
 80039f0:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 80039f4:	d105      	bne.n	8003a02 <RCC_SetFlashLatencyFromMSIRange+0x72>
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80039fc:	d101      	bne.n	8003a02 <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 80039fe:	2301      	movs	r3, #1
 8003a00:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	2b01      	cmp	r3, #1
 8003a06:	d105      	bne.n	8003a14 <RCC_SetFlashLatencyFromMSIRange+0x84>
 8003a08:	4b10      	ldr	r3, [pc, #64]	; (8003a4c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	4a0f      	ldr	r2, [pc, #60]	; (8003a4c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003a0e:	f043 0304 	orr.w	r3, r3, #4
 8003a12:	6013      	str	r3, [r2, #0]
 8003a14:	4b0d      	ldr	r3, [pc, #52]	; (8003a4c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f023 0201 	bic.w	r2, r3, #1
 8003a1c:	490b      	ldr	r1, [pc, #44]	; (8003a4c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003a1e:	693b      	ldr	r3, [r7, #16]
 8003a20:	4313      	orrs	r3, r2
 8003a22:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003a24:	4b09      	ldr	r3, [pc, #36]	; (8003a4c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f003 0301 	and.w	r3, r3, #1
 8003a2c:	693a      	ldr	r2, [r7, #16]
 8003a2e:	429a      	cmp	r2, r3
 8003a30:	d001      	beq.n	8003a36 <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 8003a32:	2301      	movs	r3, #1
 8003a34:	e000      	b.n	8003a38 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 8003a36:	2300      	movs	r3, #0
}
 8003a38:	4618      	mov	r0, r3
 8003a3a:	371c      	adds	r7, #28
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	bc80      	pop	{r7}
 8003a40:	4770      	bx	lr
 8003a42:	bf00      	nop
 8003a44:	40023800 	.word	0x40023800
 8003a48:	40007000 	.word	0x40007000
 8003a4c:	40023c00 	.word	0x40023c00

08003a50 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b086      	sub	sp, #24
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f003 0301 	and.w	r3, r3, #1
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d106      	bne.n	8003a72 <HAL_RCCEx_PeriphCLKConfig+0x22>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f003 0302 	and.w	r3, r3, #2
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	f000 80ed 	beq.w	8003c4c <HAL_RCCEx_PeriphCLKConfig+0x1fc>
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
    }
#endif /* LCD */

    FlagStatus       pwrclkchanged = RESET;
 8003a72:	2300      	movs	r3, #0
 8003a74:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a76:	4b78      	ldr	r3, [pc, #480]	; (8003c58 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003a78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d10d      	bne.n	8003a9e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a82:	4b75      	ldr	r3, [pc, #468]	; (8003c58 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003a84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a86:	4a74      	ldr	r2, [pc, #464]	; (8003c58 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003a88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a8c:	6253      	str	r3, [r2, #36]	; 0x24
 8003a8e:	4b72      	ldr	r3, [pc, #456]	; (8003c58 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003a90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a96:	60bb      	str	r3, [r7, #8]
 8003a98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a9e:	4b6f      	ldr	r3, [pc, #444]	; (8003c5c <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d118      	bne.n	8003adc <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003aaa:	4b6c      	ldr	r3, [pc, #432]	; (8003c5c <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a6b      	ldr	r2, [pc, #428]	; (8003c5c <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8003ab0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ab4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ab6:	f7fe faf5 	bl	80020a4 <HAL_GetTick>
 8003aba:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003abc:	e008      	b.n	8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003abe:	f7fe faf1 	bl	80020a4 <HAL_GetTick>
 8003ac2:	4602      	mov	r2, r0
 8003ac4:	693b      	ldr	r3, [r7, #16]
 8003ac6:	1ad3      	subs	r3, r2, r3
 8003ac8:	2b64      	cmp	r3, #100	; 0x64
 8003aca:	d901      	bls.n	8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003acc:	2303      	movs	r3, #3
 8003ace:	e0be      	b.n	8003c4e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ad0:	4b62      	ldr	r3, [pc, #392]	; (8003c5c <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d0f0      	beq.n	8003abe <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8003adc:	4b5e      	ldr	r3, [pc, #376]	; (8003c58 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8003ae4:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8003aee:	68fa      	ldr	r2, [r7, #12]
 8003af0:	429a      	cmp	r2, r3
 8003af2:	d106      	bne.n	8003b02 <HAL_RCCEx_PeriphCLKConfig+0xb2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	689b      	ldr	r3, [r3, #8]
 8003af8:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8003afc:	68fa      	ldr	r2, [r7, #12]
 8003afe:	429a      	cmp	r2, r3
 8003b00:	d00f      	beq.n	8003b22 <HAL_RCCEx_PeriphCLKConfig+0xd2>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	685b      	ldr	r3, [r3, #4]
 8003b06:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003b0a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003b0e:	d108      	bne.n	8003b22 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003b10:	4b51      	ldr	r3, [pc, #324]	; (8003c58 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b18:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003b1c:	d101      	bne.n	8003b22 <HAL_RCCEx_PeriphCLKConfig+0xd2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	e095      	b.n	8003c4e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8003b22:	4b4d      	ldr	r3, [pc, #308]	; (8003c58 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003b24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b26:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003b2a:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d041      	beq.n	8003bb6 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	685b      	ldr	r3, [r3, #4]
 8003b36:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003b3a:	68fa      	ldr	r2, [r7, #12]
 8003b3c:	429a      	cmp	r2, r3
 8003b3e:	d005      	beq.n	8003b4c <HAL_RCCEx_PeriphCLKConfig+0xfc>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f003 0301 	and.w	r3, r3, #1
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d10c      	bne.n	8003b66 <HAL_RCCEx_PeriphCLKConfig+0x116>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	689b      	ldr	r3, [r3, #8]
 8003b50:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003b54:	68fa      	ldr	r2, [r7, #12]
 8003b56:	429a      	cmp	r2, r3
 8003b58:	d02d      	beq.n	8003bb6 <HAL_RCCEx_PeriphCLKConfig+0x166>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f003 0302 	and.w	r3, r3, #2
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d027      	beq.n	8003bb6 <HAL_RCCEx_PeriphCLKConfig+0x166>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8003b66:	4b3c      	ldr	r3, [pc, #240]	; (8003c58 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003b68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b6a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003b6e:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003b70:	4b3b      	ldr	r3, [pc, #236]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8003b72:	2201      	movs	r2, #1
 8003b74:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003b76:	4b3a      	ldr	r3, [pc, #232]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8003b78:	2200      	movs	r2, #0
 8003b7a:	601a      	str	r2, [r3, #0]

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8003b7c:	4a36      	ldr	r2, [pc, #216]	; (8003c58 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	6353      	str	r3, [r2, #52]	; 0x34

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d014      	beq.n	8003bb6 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b8c:	f7fe fa8a 	bl	80020a4 <HAL_GetTick>
 8003b90:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003b92:	e00a      	b.n	8003baa <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b94:	f7fe fa86 	bl	80020a4 <HAL_GetTick>
 8003b98:	4602      	mov	r2, r0
 8003b9a:	693b      	ldr	r3, [r7, #16]
 8003b9c:	1ad3      	subs	r3, r2, r3
 8003b9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d901      	bls.n	8003baa <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8003ba6:	2303      	movs	r3, #3
 8003ba8:	e051      	b.n	8003c4e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003baa:	4b2b      	ldr	r3, [pc, #172]	; (8003c58 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003bac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d0ee      	beq.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f003 0302 	and.w	r3, r3, #2
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d01a      	beq.n	8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	689b      	ldr	r3, [r3, #8]
 8003bc6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003bca:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003bce:	d10a      	bne.n	8003be6 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8003bd0:	4b21      	ldr	r3, [pc, #132]	; (8003c58 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	689b      	ldr	r3, [r3, #8]
 8003bdc:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8003be0:	491d      	ldr	r1, [pc, #116]	; (8003c58 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003be2:	4313      	orrs	r3, r2
 8003be4:	600b      	str	r3, [r1, #0]
 8003be6:	4b1c      	ldr	r3, [pc, #112]	; (8003c58 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003be8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	689b      	ldr	r3, [r3, #8]
 8003bee:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003bf2:	4919      	ldr	r1, [pc, #100]	; (8003c58 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	634b      	str	r3, [r1, #52]	; 0x34
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f003 0301 	and.w	r3, r3, #1
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d01a      	beq.n	8003c3a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003c0c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003c10:	d10a      	bne.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 8003c12:	4b11      	ldr	r3, [pc, #68]	; (8003c58 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8003c22:	490d      	ldr	r1, [pc, #52]	; (8003c58 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003c24:	4313      	orrs	r3, r2
 8003c26:	600b      	str	r3, [r1, #0]
 8003c28:	4b0b      	ldr	r3, [pc, #44]	; (8003c58 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003c2a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	685b      	ldr	r3, [r3, #4]
 8003c30:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003c34:	4908      	ldr	r1, [pc, #32]	; (8003c58 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003c36:	4313      	orrs	r3, r2
 8003c38:	634b      	str	r3, [r1, #52]	; 0x34
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003c3a:	7dfb      	ldrb	r3, [r7, #23]
 8003c3c:	2b01      	cmp	r3, #1
 8003c3e:	d105      	bne.n	8003c4c <HAL_RCCEx_PeriphCLKConfig+0x1fc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c40:	4b05      	ldr	r3, [pc, #20]	; (8003c58 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003c42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c44:	4a04      	ldr	r2, [pc, #16]	; (8003c58 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003c46:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c4a:	6253      	str	r3, [r2, #36]	; 0x24
    }
  }

  return HAL_OK;
 8003c4c:	2300      	movs	r3, #0
}
 8003c4e:	4618      	mov	r0, r3
 8003c50:	3718      	adds	r7, #24
 8003c52:	46bd      	mov	sp, r7
 8003c54:	bd80      	pop	{r7, pc}
 8003c56:	bf00      	nop
 8003c58:	40023800 	.word	0x40023800
 8003c5c:	40007000 	.word	0x40007000
 8003c60:	424706dc 	.word	0x424706dc

08003c64 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b082      	sub	sp, #8
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d101      	bne.n	8003c76 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003c72:	2301      	movs	r3, #1
 8003c74:	e031      	b.n	8003cda <HAL_TIM_Base_Init+0x76>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003c7c:	b2db      	uxtb	r3, r3
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d106      	bne.n	8003c90 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2200      	movs	r2, #0
 8003c86:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003c8a:	6878      	ldr	r0, [r7, #4]
 8003c8c:	f7fe f83a 	bl	8001d04 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2202      	movs	r2, #2
 8003c94:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681a      	ldr	r2, [r3, #0]
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	3304      	adds	r3, #4
 8003ca0:	4619      	mov	r1, r3
 8003ca2:	4610      	mov	r0, r2
 8003ca4:	f000 f8e2 	bl	8003e6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2201      	movs	r2, #1
 8003cac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2201      	movs	r2, #1
 8003cb4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2201      	movs	r2, #1
 8003cbc:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2201      	movs	r2, #1
 8003cc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2201      	movs	r2, #1
 8003ccc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2201      	movs	r2, #1
 8003cd4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8003cd8:	2300      	movs	r3, #0
}
 8003cda:	4618      	mov	r0, r3
 8003cdc:	3708      	adds	r7, #8
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	bd80      	pop	{r7, pc}

08003ce2 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003ce2:	b580      	push	{r7, lr}
 8003ce4:	b084      	sub	sp, #16
 8003ce6:	af00      	add	r7, sp, #0
 8003ce8:	6078      	str	r0, [r7, #4]
 8003cea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003cf2:	2b01      	cmp	r3, #1
 8003cf4:	d101      	bne.n	8003cfa <HAL_TIM_ConfigClockSource+0x18>
 8003cf6:	2302      	movs	r3, #2
 8003cf8:	e0b3      	b.n	8003e62 <HAL_TIM_ConfigClockSource+0x180>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	2201      	movs	r2, #1
 8003cfe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  htim->State = HAL_TIM_STATE_BUSY;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	2202      	movs	r2, #2
 8003d06:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	689b      	ldr	r3, [r3, #8]
 8003d10:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003d18:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003d20:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	68fa      	ldr	r2, [r7, #12]
 8003d28:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d32:	d03e      	beq.n	8003db2 <HAL_TIM_ConfigClockSource+0xd0>
 8003d34:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d38:	f200 8087 	bhi.w	8003e4a <HAL_TIM_ConfigClockSource+0x168>
 8003d3c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d40:	f000 8085 	beq.w	8003e4e <HAL_TIM_ConfigClockSource+0x16c>
 8003d44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d48:	d87f      	bhi.n	8003e4a <HAL_TIM_ConfigClockSource+0x168>
 8003d4a:	2b70      	cmp	r3, #112	; 0x70
 8003d4c:	d01a      	beq.n	8003d84 <HAL_TIM_ConfigClockSource+0xa2>
 8003d4e:	2b70      	cmp	r3, #112	; 0x70
 8003d50:	d87b      	bhi.n	8003e4a <HAL_TIM_ConfigClockSource+0x168>
 8003d52:	2b60      	cmp	r3, #96	; 0x60
 8003d54:	d050      	beq.n	8003df8 <HAL_TIM_ConfigClockSource+0x116>
 8003d56:	2b60      	cmp	r3, #96	; 0x60
 8003d58:	d877      	bhi.n	8003e4a <HAL_TIM_ConfigClockSource+0x168>
 8003d5a:	2b50      	cmp	r3, #80	; 0x50
 8003d5c:	d03c      	beq.n	8003dd8 <HAL_TIM_ConfigClockSource+0xf6>
 8003d5e:	2b50      	cmp	r3, #80	; 0x50
 8003d60:	d873      	bhi.n	8003e4a <HAL_TIM_ConfigClockSource+0x168>
 8003d62:	2b40      	cmp	r3, #64	; 0x40
 8003d64:	d058      	beq.n	8003e18 <HAL_TIM_ConfigClockSource+0x136>
 8003d66:	2b40      	cmp	r3, #64	; 0x40
 8003d68:	d86f      	bhi.n	8003e4a <HAL_TIM_ConfigClockSource+0x168>
 8003d6a:	2b30      	cmp	r3, #48	; 0x30
 8003d6c:	d064      	beq.n	8003e38 <HAL_TIM_ConfigClockSource+0x156>
 8003d6e:	2b30      	cmp	r3, #48	; 0x30
 8003d70:	d86b      	bhi.n	8003e4a <HAL_TIM_ConfigClockSource+0x168>
 8003d72:	2b20      	cmp	r3, #32
 8003d74:	d060      	beq.n	8003e38 <HAL_TIM_ConfigClockSource+0x156>
 8003d76:	2b20      	cmp	r3, #32
 8003d78:	d867      	bhi.n	8003e4a <HAL_TIM_ConfigClockSource+0x168>
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d05c      	beq.n	8003e38 <HAL_TIM_ConfigClockSource+0x156>
 8003d7e:	2b10      	cmp	r3, #16
 8003d80:	d05a      	beq.n	8003e38 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8003d82:	e062      	b.n	8003e4a <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6818      	ldr	r0, [r3, #0]
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	6899      	ldr	r1, [r3, #8]
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	685a      	ldr	r2, [r3, #4]
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	68db      	ldr	r3, [r3, #12]
 8003d94:	f000 f943 	bl	800401e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	689b      	ldr	r3, [r3, #8]
 8003d9e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003da6:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	68fa      	ldr	r2, [r7, #12]
 8003dae:	609a      	str	r2, [r3, #8]
      break;
 8003db0:	e04e      	b.n	8003e50 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6818      	ldr	r0, [r3, #0]
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	6899      	ldr	r1, [r3, #8]
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	685a      	ldr	r2, [r3, #4]
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	68db      	ldr	r3, [r3, #12]
 8003dc2:	f000 f92c 	bl	800401e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	689a      	ldr	r2, [r3, #8]
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003dd4:	609a      	str	r2, [r3, #8]
      break;
 8003dd6:	e03b      	b.n	8003e50 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6818      	ldr	r0, [r3, #0]
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	6859      	ldr	r1, [r3, #4]
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	68db      	ldr	r3, [r3, #12]
 8003de4:	461a      	mov	r2, r3
 8003de6:	f000 f8a3 	bl	8003f30 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	2150      	movs	r1, #80	; 0x50
 8003df0:	4618      	mov	r0, r3
 8003df2:	f000 f8fa 	bl	8003fea <TIM_ITRx_SetConfig>
      break;
 8003df6:	e02b      	b.n	8003e50 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6818      	ldr	r0, [r3, #0]
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	6859      	ldr	r1, [r3, #4]
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	68db      	ldr	r3, [r3, #12]
 8003e04:	461a      	mov	r2, r3
 8003e06:	f000 f8c1 	bl	8003f8c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	2160      	movs	r1, #96	; 0x60
 8003e10:	4618      	mov	r0, r3
 8003e12:	f000 f8ea 	bl	8003fea <TIM_ITRx_SetConfig>
      break;
 8003e16:	e01b      	b.n	8003e50 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6818      	ldr	r0, [r3, #0]
 8003e1c:	683b      	ldr	r3, [r7, #0]
 8003e1e:	6859      	ldr	r1, [r3, #4]
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	68db      	ldr	r3, [r3, #12]
 8003e24:	461a      	mov	r2, r3
 8003e26:	f000 f883 	bl	8003f30 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	2140      	movs	r1, #64	; 0x40
 8003e30:	4618      	mov	r0, r3
 8003e32:	f000 f8da 	bl	8003fea <TIM_ITRx_SetConfig>
      break;
 8003e36:	e00b      	b.n	8003e50 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681a      	ldr	r2, [r3, #0]
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	4619      	mov	r1, r3
 8003e42:	4610      	mov	r0, r2
 8003e44:	f000 f8d1 	bl	8003fea <TIM_ITRx_SetConfig>
        break;
 8003e48:	e002      	b.n	8003e50 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003e4a:	bf00      	nop
 8003e4c:	e000      	b.n	8003e50 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003e4e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2201      	movs	r2, #1
 8003e54:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8003e60:	2300      	movs	r3, #0
}
 8003e62:	4618      	mov	r0, r3
 8003e64:	3710      	adds	r7, #16
 8003e66:	46bd      	mov	sp, r7
 8003e68:	bd80      	pop	{r7, pc}
	...

08003e6c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003e6c:	b480      	push	{r7}
 8003e6e:	b085      	sub	sp, #20
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
 8003e74:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e82:	d007      	beq.n	8003e94 <TIM_Base_SetConfig+0x28>
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	4a25      	ldr	r2, [pc, #148]	; (8003f1c <TIM_Base_SetConfig+0xb0>)
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	d003      	beq.n	8003e94 <TIM_Base_SetConfig+0x28>
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	4a24      	ldr	r2, [pc, #144]	; (8003f20 <TIM_Base_SetConfig+0xb4>)
 8003e90:	4293      	cmp	r3, r2
 8003e92:	d108      	bne.n	8003ea6 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e9a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	68fa      	ldr	r2, [r7, #12]
 8003ea2:	4313      	orrs	r3, r2
 8003ea4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003eac:	d013      	beq.n	8003ed6 <TIM_Base_SetConfig+0x6a>
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	4a1a      	ldr	r2, [pc, #104]	; (8003f1c <TIM_Base_SetConfig+0xb0>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d00f      	beq.n	8003ed6 <TIM_Base_SetConfig+0x6a>
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	4a19      	ldr	r2, [pc, #100]	; (8003f20 <TIM_Base_SetConfig+0xb4>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d00b      	beq.n	8003ed6 <TIM_Base_SetConfig+0x6a>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	4a18      	ldr	r2, [pc, #96]	; (8003f24 <TIM_Base_SetConfig+0xb8>)
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d007      	beq.n	8003ed6 <TIM_Base_SetConfig+0x6a>
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	4a17      	ldr	r2, [pc, #92]	; (8003f28 <TIM_Base_SetConfig+0xbc>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d003      	beq.n	8003ed6 <TIM_Base_SetConfig+0x6a>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	4a16      	ldr	r2, [pc, #88]	; (8003f2c <TIM_Base_SetConfig+0xc0>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d108      	bne.n	8003ee8 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003edc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	68db      	ldr	r3, [r3, #12]
 8003ee2:	68fa      	ldr	r2, [r7, #12]
 8003ee4:	4313      	orrs	r3, r2
 8003ee6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	691b      	ldr	r3, [r3, #16]
 8003ef2:	4313      	orrs	r3, r2
 8003ef4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	68fa      	ldr	r2, [r7, #12]
 8003efa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	689a      	ldr	r2, [r3, #8]
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	681a      	ldr	r2, [r3, #0]
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2201      	movs	r2, #1
 8003f10:	615a      	str	r2, [r3, #20]
}
 8003f12:	bf00      	nop
 8003f14:	3714      	adds	r7, #20
 8003f16:	46bd      	mov	sp, r7
 8003f18:	bc80      	pop	{r7}
 8003f1a:	4770      	bx	lr
 8003f1c:	40000400 	.word	0x40000400
 8003f20:	40000800 	.word	0x40000800
 8003f24:	40010800 	.word	0x40010800
 8003f28:	40010c00 	.word	0x40010c00
 8003f2c:	40011000 	.word	0x40011000

08003f30 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003f30:	b480      	push	{r7}
 8003f32:	b087      	sub	sp, #28
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	60f8      	str	r0, [r7, #12]
 8003f38:	60b9      	str	r1, [r7, #8]
 8003f3a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	6a1b      	ldr	r3, [r3, #32]
 8003f40:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	6a1b      	ldr	r3, [r3, #32]
 8003f46:	f023 0201 	bic.w	r2, r3, #1
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	699b      	ldr	r3, [r3, #24]
 8003f52:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003f54:	693b      	ldr	r3, [r7, #16]
 8003f56:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003f5a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	011b      	lsls	r3, r3, #4
 8003f60:	693a      	ldr	r2, [r7, #16]
 8003f62:	4313      	orrs	r3, r2
 8003f64:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003f66:	697b      	ldr	r3, [r7, #20]
 8003f68:	f023 030a 	bic.w	r3, r3, #10
 8003f6c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003f6e:	697a      	ldr	r2, [r7, #20]
 8003f70:	68bb      	ldr	r3, [r7, #8]
 8003f72:	4313      	orrs	r3, r2
 8003f74:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	693a      	ldr	r2, [r7, #16]
 8003f7a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	697a      	ldr	r2, [r7, #20]
 8003f80:	621a      	str	r2, [r3, #32]
}
 8003f82:	bf00      	nop
 8003f84:	371c      	adds	r7, #28
 8003f86:	46bd      	mov	sp, r7
 8003f88:	bc80      	pop	{r7}
 8003f8a:	4770      	bx	lr

08003f8c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003f8c:	b480      	push	{r7}
 8003f8e:	b087      	sub	sp, #28
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	60f8      	str	r0, [r7, #12]
 8003f94:	60b9      	str	r1, [r7, #8]
 8003f96:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	6a1b      	ldr	r3, [r3, #32]
 8003f9c:	f023 0210 	bic.w	r2, r3, #16
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	699b      	ldr	r3, [r3, #24]
 8003fa8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	6a1b      	ldr	r3, [r3, #32]
 8003fae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003fb0:	697b      	ldr	r3, [r7, #20]
 8003fb2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003fb6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	031b      	lsls	r3, r3, #12
 8003fbc:	697a      	ldr	r2, [r7, #20]
 8003fbe:	4313      	orrs	r3, r2
 8003fc0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003fc2:	693b      	ldr	r3, [r7, #16]
 8003fc4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003fc8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003fca:	68bb      	ldr	r3, [r7, #8]
 8003fcc:	011b      	lsls	r3, r3, #4
 8003fce:	693a      	ldr	r2, [r7, #16]
 8003fd0:	4313      	orrs	r3, r2
 8003fd2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	697a      	ldr	r2, [r7, #20]
 8003fd8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	693a      	ldr	r2, [r7, #16]
 8003fde:	621a      	str	r2, [r3, #32]
}
 8003fe0:	bf00      	nop
 8003fe2:	371c      	adds	r7, #28
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	bc80      	pop	{r7}
 8003fe8:	4770      	bx	lr

08003fea <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003fea:	b480      	push	{r7}
 8003fec:	b085      	sub	sp, #20
 8003fee:	af00      	add	r7, sp, #0
 8003ff0:	6078      	str	r0, [r7, #4]
 8003ff2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	689b      	ldr	r3, [r3, #8]
 8003ff8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004000:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004002:	683a      	ldr	r2, [r7, #0]
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	4313      	orrs	r3, r2
 8004008:	f043 0307 	orr.w	r3, r3, #7
 800400c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	68fa      	ldr	r2, [r7, #12]
 8004012:	609a      	str	r2, [r3, #8]
}
 8004014:	bf00      	nop
 8004016:	3714      	adds	r7, #20
 8004018:	46bd      	mov	sp, r7
 800401a:	bc80      	pop	{r7}
 800401c:	4770      	bx	lr

0800401e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800401e:	b480      	push	{r7}
 8004020:	b087      	sub	sp, #28
 8004022:	af00      	add	r7, sp, #0
 8004024:	60f8      	str	r0, [r7, #12]
 8004026:	60b9      	str	r1, [r7, #8]
 8004028:	607a      	str	r2, [r7, #4]
 800402a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	689b      	ldr	r3, [r3, #8]
 8004030:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004032:	697b      	ldr	r3, [r7, #20]
 8004034:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004038:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	021a      	lsls	r2, r3, #8
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	431a      	orrs	r2, r3
 8004042:	68bb      	ldr	r3, [r7, #8]
 8004044:	4313      	orrs	r3, r2
 8004046:	697a      	ldr	r2, [r7, #20]
 8004048:	4313      	orrs	r3, r2
 800404a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	697a      	ldr	r2, [r7, #20]
 8004050:	609a      	str	r2, [r3, #8]
}
 8004052:	bf00      	nop
 8004054:	371c      	adds	r7, #28
 8004056:	46bd      	mov	sp, r7
 8004058:	bc80      	pop	{r7}
 800405a:	4770      	bx	lr

0800405c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800405c:	b480      	push	{r7}
 800405e:	b085      	sub	sp, #20
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
 8004064:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800406c:	2b01      	cmp	r3, #1
 800406e:	d101      	bne.n	8004074 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004070:	2302      	movs	r3, #2
 8004072:	e046      	b.n	8004102 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2201      	movs	r2, #1
 8004078:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2202      	movs	r2, #2
 8004080:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	685b      	ldr	r3, [r3, #4]
 800408a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	689b      	ldr	r3, [r3, #8]
 8004092:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800409a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	68fa      	ldr	r2, [r7, #12]
 80040a2:	4313      	orrs	r3, r2
 80040a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	68fa      	ldr	r2, [r7, #12]
 80040ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040b6:	d00e      	beq.n	80040d6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	4a13      	ldr	r2, [pc, #76]	; (800410c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80040be:	4293      	cmp	r3, r2
 80040c0:	d009      	beq.n	80040d6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	4a12      	ldr	r2, [pc, #72]	; (8004110 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80040c8:	4293      	cmp	r3, r2
 80040ca:	d004      	beq.n	80040d6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4a10      	ldr	r2, [pc, #64]	; (8004114 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d10c      	bne.n	80040f0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80040d6:	68bb      	ldr	r3, [r7, #8]
 80040d8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80040dc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	685b      	ldr	r3, [r3, #4]
 80040e2:	68ba      	ldr	r2, [r7, #8]
 80040e4:	4313      	orrs	r3, r2
 80040e6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	68ba      	ldr	r2, [r7, #8]
 80040ee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2201      	movs	r2, #1
 80040f4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2200      	movs	r2, #0
 80040fc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8004100:	2300      	movs	r3, #0
}
 8004102:	4618      	mov	r0, r3
 8004104:	3714      	adds	r7, #20
 8004106:	46bd      	mov	sp, r7
 8004108:	bc80      	pop	{r7}
 800410a:	4770      	bx	lr
 800410c:	40000400 	.word	0x40000400
 8004110:	40000800 	.word	0x40000800
 8004114:	40010800 	.word	0x40010800

08004118 <__errno>:
 8004118:	4b01      	ldr	r3, [pc, #4]	; (8004120 <__errno+0x8>)
 800411a:	6818      	ldr	r0, [r3, #0]
 800411c:	4770      	bx	lr
 800411e:	bf00      	nop
 8004120:	20000014 	.word	0x20000014

08004124 <__libc_init_array>:
 8004124:	b570      	push	{r4, r5, r6, lr}
 8004126:	2600      	movs	r6, #0
 8004128:	4d0c      	ldr	r5, [pc, #48]	; (800415c <__libc_init_array+0x38>)
 800412a:	4c0d      	ldr	r4, [pc, #52]	; (8004160 <__libc_init_array+0x3c>)
 800412c:	1b64      	subs	r4, r4, r5
 800412e:	10a4      	asrs	r4, r4, #2
 8004130:	42a6      	cmp	r6, r4
 8004132:	d109      	bne.n	8004148 <__libc_init_array+0x24>
 8004134:	f001 f860 	bl	80051f8 <_init>
 8004138:	2600      	movs	r6, #0
 800413a:	4d0a      	ldr	r5, [pc, #40]	; (8004164 <__libc_init_array+0x40>)
 800413c:	4c0a      	ldr	r4, [pc, #40]	; (8004168 <__libc_init_array+0x44>)
 800413e:	1b64      	subs	r4, r4, r5
 8004140:	10a4      	asrs	r4, r4, #2
 8004142:	42a6      	cmp	r6, r4
 8004144:	d105      	bne.n	8004152 <__libc_init_array+0x2e>
 8004146:	bd70      	pop	{r4, r5, r6, pc}
 8004148:	f855 3b04 	ldr.w	r3, [r5], #4
 800414c:	4798      	blx	r3
 800414e:	3601      	adds	r6, #1
 8004150:	e7ee      	b.n	8004130 <__libc_init_array+0xc>
 8004152:	f855 3b04 	ldr.w	r3, [r5], #4
 8004156:	4798      	blx	r3
 8004158:	3601      	adds	r6, #1
 800415a:	e7f2      	b.n	8004142 <__libc_init_array+0x1e>
 800415c:	080053fc 	.word	0x080053fc
 8004160:	080053fc 	.word	0x080053fc
 8004164:	080053fc 	.word	0x080053fc
 8004168:	08005400 	.word	0x08005400

0800416c <memset>:
 800416c:	4603      	mov	r3, r0
 800416e:	4402      	add	r2, r0
 8004170:	4293      	cmp	r3, r2
 8004172:	d100      	bne.n	8004176 <memset+0xa>
 8004174:	4770      	bx	lr
 8004176:	f803 1b01 	strb.w	r1, [r3], #1
 800417a:	e7f9      	b.n	8004170 <memset+0x4>

0800417c <rand>:
 800417c:	4b16      	ldr	r3, [pc, #88]	; (80041d8 <rand+0x5c>)
 800417e:	b510      	push	{r4, lr}
 8004180:	681c      	ldr	r4, [r3, #0]
 8004182:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004184:	b9b3      	cbnz	r3, 80041b4 <rand+0x38>
 8004186:	2018      	movs	r0, #24
 8004188:	f000 f866 	bl	8004258 <malloc>
 800418c:	4602      	mov	r2, r0
 800418e:	63a0      	str	r0, [r4, #56]	; 0x38
 8004190:	b920      	cbnz	r0, 800419c <rand+0x20>
 8004192:	214e      	movs	r1, #78	; 0x4e
 8004194:	4b11      	ldr	r3, [pc, #68]	; (80041dc <rand+0x60>)
 8004196:	4812      	ldr	r0, [pc, #72]	; (80041e0 <rand+0x64>)
 8004198:	f000 f82e 	bl	80041f8 <__assert_func>
 800419c:	4911      	ldr	r1, [pc, #68]	; (80041e4 <rand+0x68>)
 800419e:	4b12      	ldr	r3, [pc, #72]	; (80041e8 <rand+0x6c>)
 80041a0:	e9c0 1300 	strd	r1, r3, [r0]
 80041a4:	4b11      	ldr	r3, [pc, #68]	; (80041ec <rand+0x70>)
 80041a6:	2100      	movs	r1, #0
 80041a8:	6083      	str	r3, [r0, #8]
 80041aa:	230b      	movs	r3, #11
 80041ac:	8183      	strh	r3, [r0, #12]
 80041ae:	2001      	movs	r0, #1
 80041b0:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80041b4:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 80041b6:	4a0e      	ldr	r2, [pc, #56]	; (80041f0 <rand+0x74>)
 80041b8:	6920      	ldr	r0, [r4, #16]
 80041ba:	6963      	ldr	r3, [r4, #20]
 80041bc:	4342      	muls	r2, r0
 80041be:	490d      	ldr	r1, [pc, #52]	; (80041f4 <rand+0x78>)
 80041c0:	fb01 2203 	mla	r2, r1, r3, r2
 80041c4:	fba0 0101 	umull	r0, r1, r0, r1
 80041c8:	1c43      	adds	r3, r0, #1
 80041ca:	eb42 0001 	adc.w	r0, r2, r1
 80041ce:	e9c4 3004 	strd	r3, r0, [r4, #16]
 80041d2:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80041d6:	bd10      	pop	{r4, pc}
 80041d8:	20000014 	.word	0x20000014
 80041dc:	080052b0 	.word	0x080052b0
 80041e0:	080052c7 	.word	0x080052c7
 80041e4:	abcd330e 	.word	0xabcd330e
 80041e8:	e66d1234 	.word	0xe66d1234
 80041ec:	0005deec 	.word	0x0005deec
 80041f0:	5851f42d 	.word	0x5851f42d
 80041f4:	4c957f2d 	.word	0x4c957f2d

080041f8 <__assert_func>:
 80041f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80041fa:	4614      	mov	r4, r2
 80041fc:	461a      	mov	r2, r3
 80041fe:	4b09      	ldr	r3, [pc, #36]	; (8004224 <__assert_func+0x2c>)
 8004200:	4605      	mov	r5, r0
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	68d8      	ldr	r0, [r3, #12]
 8004206:	b14c      	cbz	r4, 800421c <__assert_func+0x24>
 8004208:	4b07      	ldr	r3, [pc, #28]	; (8004228 <__assert_func+0x30>)
 800420a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800420e:	9100      	str	r1, [sp, #0]
 8004210:	462b      	mov	r3, r5
 8004212:	4906      	ldr	r1, [pc, #24]	; (800422c <__assert_func+0x34>)
 8004214:	f000 f80e 	bl	8004234 <fiprintf>
 8004218:	f000 fcc0 	bl	8004b9c <abort>
 800421c:	4b04      	ldr	r3, [pc, #16]	; (8004230 <__assert_func+0x38>)
 800421e:	461c      	mov	r4, r3
 8004220:	e7f3      	b.n	800420a <__assert_func+0x12>
 8004222:	bf00      	nop
 8004224:	20000014 	.word	0x20000014
 8004228:	08005322 	.word	0x08005322
 800422c:	0800532f 	.word	0x0800532f
 8004230:	0800535d 	.word	0x0800535d

08004234 <fiprintf>:
 8004234:	b40e      	push	{r1, r2, r3}
 8004236:	b503      	push	{r0, r1, lr}
 8004238:	4601      	mov	r1, r0
 800423a:	ab03      	add	r3, sp, #12
 800423c:	4805      	ldr	r0, [pc, #20]	; (8004254 <fiprintf+0x20>)
 800423e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004242:	6800      	ldr	r0, [r0, #0]
 8004244:	9301      	str	r3, [sp, #4]
 8004246:	f000 f913 	bl	8004470 <_vfiprintf_r>
 800424a:	b002      	add	sp, #8
 800424c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004250:	b003      	add	sp, #12
 8004252:	4770      	bx	lr
 8004254:	20000014 	.word	0x20000014

08004258 <malloc>:
 8004258:	4b02      	ldr	r3, [pc, #8]	; (8004264 <malloc+0xc>)
 800425a:	4601      	mov	r1, r0
 800425c:	6818      	ldr	r0, [r3, #0]
 800425e:	f000 b86b 	b.w	8004338 <_malloc_r>
 8004262:	bf00      	nop
 8004264:	20000014 	.word	0x20000014

08004268 <_free_r>:
 8004268:	b538      	push	{r3, r4, r5, lr}
 800426a:	4605      	mov	r5, r0
 800426c:	2900      	cmp	r1, #0
 800426e:	d040      	beq.n	80042f2 <_free_r+0x8a>
 8004270:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004274:	1f0c      	subs	r4, r1, #4
 8004276:	2b00      	cmp	r3, #0
 8004278:	bfb8      	it	lt
 800427a:	18e4      	addlt	r4, r4, r3
 800427c:	f000 fec0 	bl	8005000 <__malloc_lock>
 8004280:	4a1c      	ldr	r2, [pc, #112]	; (80042f4 <_free_r+0x8c>)
 8004282:	6813      	ldr	r3, [r2, #0]
 8004284:	b933      	cbnz	r3, 8004294 <_free_r+0x2c>
 8004286:	6063      	str	r3, [r4, #4]
 8004288:	6014      	str	r4, [r2, #0]
 800428a:	4628      	mov	r0, r5
 800428c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004290:	f000 bebc 	b.w	800500c <__malloc_unlock>
 8004294:	42a3      	cmp	r3, r4
 8004296:	d908      	bls.n	80042aa <_free_r+0x42>
 8004298:	6820      	ldr	r0, [r4, #0]
 800429a:	1821      	adds	r1, r4, r0
 800429c:	428b      	cmp	r3, r1
 800429e:	bf01      	itttt	eq
 80042a0:	6819      	ldreq	r1, [r3, #0]
 80042a2:	685b      	ldreq	r3, [r3, #4]
 80042a4:	1809      	addeq	r1, r1, r0
 80042a6:	6021      	streq	r1, [r4, #0]
 80042a8:	e7ed      	b.n	8004286 <_free_r+0x1e>
 80042aa:	461a      	mov	r2, r3
 80042ac:	685b      	ldr	r3, [r3, #4]
 80042ae:	b10b      	cbz	r3, 80042b4 <_free_r+0x4c>
 80042b0:	42a3      	cmp	r3, r4
 80042b2:	d9fa      	bls.n	80042aa <_free_r+0x42>
 80042b4:	6811      	ldr	r1, [r2, #0]
 80042b6:	1850      	adds	r0, r2, r1
 80042b8:	42a0      	cmp	r0, r4
 80042ba:	d10b      	bne.n	80042d4 <_free_r+0x6c>
 80042bc:	6820      	ldr	r0, [r4, #0]
 80042be:	4401      	add	r1, r0
 80042c0:	1850      	adds	r0, r2, r1
 80042c2:	4283      	cmp	r3, r0
 80042c4:	6011      	str	r1, [r2, #0]
 80042c6:	d1e0      	bne.n	800428a <_free_r+0x22>
 80042c8:	6818      	ldr	r0, [r3, #0]
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	4401      	add	r1, r0
 80042ce:	6011      	str	r1, [r2, #0]
 80042d0:	6053      	str	r3, [r2, #4]
 80042d2:	e7da      	b.n	800428a <_free_r+0x22>
 80042d4:	d902      	bls.n	80042dc <_free_r+0x74>
 80042d6:	230c      	movs	r3, #12
 80042d8:	602b      	str	r3, [r5, #0]
 80042da:	e7d6      	b.n	800428a <_free_r+0x22>
 80042dc:	6820      	ldr	r0, [r4, #0]
 80042de:	1821      	adds	r1, r4, r0
 80042e0:	428b      	cmp	r3, r1
 80042e2:	bf01      	itttt	eq
 80042e4:	6819      	ldreq	r1, [r3, #0]
 80042e6:	685b      	ldreq	r3, [r3, #4]
 80042e8:	1809      	addeq	r1, r1, r0
 80042ea:	6021      	streq	r1, [r4, #0]
 80042ec:	6063      	str	r3, [r4, #4]
 80042ee:	6054      	str	r4, [r2, #4]
 80042f0:	e7cb      	b.n	800428a <_free_r+0x22>
 80042f2:	bd38      	pop	{r3, r4, r5, pc}
 80042f4:	200001d0 	.word	0x200001d0

080042f8 <sbrk_aligned>:
 80042f8:	b570      	push	{r4, r5, r6, lr}
 80042fa:	4e0e      	ldr	r6, [pc, #56]	; (8004334 <sbrk_aligned+0x3c>)
 80042fc:	460c      	mov	r4, r1
 80042fe:	6831      	ldr	r1, [r6, #0]
 8004300:	4605      	mov	r5, r0
 8004302:	b911      	cbnz	r1, 800430a <sbrk_aligned+0x12>
 8004304:	f000 fb7a 	bl	80049fc <_sbrk_r>
 8004308:	6030      	str	r0, [r6, #0]
 800430a:	4621      	mov	r1, r4
 800430c:	4628      	mov	r0, r5
 800430e:	f000 fb75 	bl	80049fc <_sbrk_r>
 8004312:	1c43      	adds	r3, r0, #1
 8004314:	d00a      	beq.n	800432c <sbrk_aligned+0x34>
 8004316:	1cc4      	adds	r4, r0, #3
 8004318:	f024 0403 	bic.w	r4, r4, #3
 800431c:	42a0      	cmp	r0, r4
 800431e:	d007      	beq.n	8004330 <sbrk_aligned+0x38>
 8004320:	1a21      	subs	r1, r4, r0
 8004322:	4628      	mov	r0, r5
 8004324:	f000 fb6a 	bl	80049fc <_sbrk_r>
 8004328:	3001      	adds	r0, #1
 800432a:	d101      	bne.n	8004330 <sbrk_aligned+0x38>
 800432c:	f04f 34ff 	mov.w	r4, #4294967295
 8004330:	4620      	mov	r0, r4
 8004332:	bd70      	pop	{r4, r5, r6, pc}
 8004334:	200001d4 	.word	0x200001d4

08004338 <_malloc_r>:
 8004338:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800433c:	1ccd      	adds	r5, r1, #3
 800433e:	f025 0503 	bic.w	r5, r5, #3
 8004342:	3508      	adds	r5, #8
 8004344:	2d0c      	cmp	r5, #12
 8004346:	bf38      	it	cc
 8004348:	250c      	movcc	r5, #12
 800434a:	2d00      	cmp	r5, #0
 800434c:	4607      	mov	r7, r0
 800434e:	db01      	blt.n	8004354 <_malloc_r+0x1c>
 8004350:	42a9      	cmp	r1, r5
 8004352:	d905      	bls.n	8004360 <_malloc_r+0x28>
 8004354:	230c      	movs	r3, #12
 8004356:	2600      	movs	r6, #0
 8004358:	603b      	str	r3, [r7, #0]
 800435a:	4630      	mov	r0, r6
 800435c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004360:	4e2e      	ldr	r6, [pc, #184]	; (800441c <_malloc_r+0xe4>)
 8004362:	f000 fe4d 	bl	8005000 <__malloc_lock>
 8004366:	6833      	ldr	r3, [r6, #0]
 8004368:	461c      	mov	r4, r3
 800436a:	bb34      	cbnz	r4, 80043ba <_malloc_r+0x82>
 800436c:	4629      	mov	r1, r5
 800436e:	4638      	mov	r0, r7
 8004370:	f7ff ffc2 	bl	80042f8 <sbrk_aligned>
 8004374:	1c43      	adds	r3, r0, #1
 8004376:	4604      	mov	r4, r0
 8004378:	d14d      	bne.n	8004416 <_malloc_r+0xde>
 800437a:	6834      	ldr	r4, [r6, #0]
 800437c:	4626      	mov	r6, r4
 800437e:	2e00      	cmp	r6, #0
 8004380:	d140      	bne.n	8004404 <_malloc_r+0xcc>
 8004382:	6823      	ldr	r3, [r4, #0]
 8004384:	4631      	mov	r1, r6
 8004386:	4638      	mov	r0, r7
 8004388:	eb04 0803 	add.w	r8, r4, r3
 800438c:	f000 fb36 	bl	80049fc <_sbrk_r>
 8004390:	4580      	cmp	r8, r0
 8004392:	d13a      	bne.n	800440a <_malloc_r+0xd2>
 8004394:	6821      	ldr	r1, [r4, #0]
 8004396:	3503      	adds	r5, #3
 8004398:	1a6d      	subs	r5, r5, r1
 800439a:	f025 0503 	bic.w	r5, r5, #3
 800439e:	3508      	adds	r5, #8
 80043a0:	2d0c      	cmp	r5, #12
 80043a2:	bf38      	it	cc
 80043a4:	250c      	movcc	r5, #12
 80043a6:	4638      	mov	r0, r7
 80043a8:	4629      	mov	r1, r5
 80043aa:	f7ff ffa5 	bl	80042f8 <sbrk_aligned>
 80043ae:	3001      	adds	r0, #1
 80043b0:	d02b      	beq.n	800440a <_malloc_r+0xd2>
 80043b2:	6823      	ldr	r3, [r4, #0]
 80043b4:	442b      	add	r3, r5
 80043b6:	6023      	str	r3, [r4, #0]
 80043b8:	e00e      	b.n	80043d8 <_malloc_r+0xa0>
 80043ba:	6822      	ldr	r2, [r4, #0]
 80043bc:	1b52      	subs	r2, r2, r5
 80043be:	d41e      	bmi.n	80043fe <_malloc_r+0xc6>
 80043c0:	2a0b      	cmp	r2, #11
 80043c2:	d916      	bls.n	80043f2 <_malloc_r+0xba>
 80043c4:	1961      	adds	r1, r4, r5
 80043c6:	42a3      	cmp	r3, r4
 80043c8:	6025      	str	r5, [r4, #0]
 80043ca:	bf18      	it	ne
 80043cc:	6059      	strne	r1, [r3, #4]
 80043ce:	6863      	ldr	r3, [r4, #4]
 80043d0:	bf08      	it	eq
 80043d2:	6031      	streq	r1, [r6, #0]
 80043d4:	5162      	str	r2, [r4, r5]
 80043d6:	604b      	str	r3, [r1, #4]
 80043d8:	4638      	mov	r0, r7
 80043da:	f104 060b 	add.w	r6, r4, #11
 80043de:	f000 fe15 	bl	800500c <__malloc_unlock>
 80043e2:	f026 0607 	bic.w	r6, r6, #7
 80043e6:	1d23      	adds	r3, r4, #4
 80043e8:	1af2      	subs	r2, r6, r3
 80043ea:	d0b6      	beq.n	800435a <_malloc_r+0x22>
 80043ec:	1b9b      	subs	r3, r3, r6
 80043ee:	50a3      	str	r3, [r4, r2]
 80043f0:	e7b3      	b.n	800435a <_malloc_r+0x22>
 80043f2:	6862      	ldr	r2, [r4, #4]
 80043f4:	42a3      	cmp	r3, r4
 80043f6:	bf0c      	ite	eq
 80043f8:	6032      	streq	r2, [r6, #0]
 80043fa:	605a      	strne	r2, [r3, #4]
 80043fc:	e7ec      	b.n	80043d8 <_malloc_r+0xa0>
 80043fe:	4623      	mov	r3, r4
 8004400:	6864      	ldr	r4, [r4, #4]
 8004402:	e7b2      	b.n	800436a <_malloc_r+0x32>
 8004404:	4634      	mov	r4, r6
 8004406:	6876      	ldr	r6, [r6, #4]
 8004408:	e7b9      	b.n	800437e <_malloc_r+0x46>
 800440a:	230c      	movs	r3, #12
 800440c:	4638      	mov	r0, r7
 800440e:	603b      	str	r3, [r7, #0]
 8004410:	f000 fdfc 	bl	800500c <__malloc_unlock>
 8004414:	e7a1      	b.n	800435a <_malloc_r+0x22>
 8004416:	6025      	str	r5, [r4, #0]
 8004418:	e7de      	b.n	80043d8 <_malloc_r+0xa0>
 800441a:	bf00      	nop
 800441c:	200001d0 	.word	0x200001d0

08004420 <__sfputc_r>:
 8004420:	6893      	ldr	r3, [r2, #8]
 8004422:	b410      	push	{r4}
 8004424:	3b01      	subs	r3, #1
 8004426:	2b00      	cmp	r3, #0
 8004428:	6093      	str	r3, [r2, #8]
 800442a:	da07      	bge.n	800443c <__sfputc_r+0x1c>
 800442c:	6994      	ldr	r4, [r2, #24]
 800442e:	42a3      	cmp	r3, r4
 8004430:	db01      	blt.n	8004436 <__sfputc_r+0x16>
 8004432:	290a      	cmp	r1, #10
 8004434:	d102      	bne.n	800443c <__sfputc_r+0x1c>
 8004436:	bc10      	pop	{r4}
 8004438:	f000 baf0 	b.w	8004a1c <__swbuf_r>
 800443c:	6813      	ldr	r3, [r2, #0]
 800443e:	1c58      	adds	r0, r3, #1
 8004440:	6010      	str	r0, [r2, #0]
 8004442:	7019      	strb	r1, [r3, #0]
 8004444:	4608      	mov	r0, r1
 8004446:	bc10      	pop	{r4}
 8004448:	4770      	bx	lr

0800444a <__sfputs_r>:
 800444a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800444c:	4606      	mov	r6, r0
 800444e:	460f      	mov	r7, r1
 8004450:	4614      	mov	r4, r2
 8004452:	18d5      	adds	r5, r2, r3
 8004454:	42ac      	cmp	r4, r5
 8004456:	d101      	bne.n	800445c <__sfputs_r+0x12>
 8004458:	2000      	movs	r0, #0
 800445a:	e007      	b.n	800446c <__sfputs_r+0x22>
 800445c:	463a      	mov	r2, r7
 800445e:	4630      	mov	r0, r6
 8004460:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004464:	f7ff ffdc 	bl	8004420 <__sfputc_r>
 8004468:	1c43      	adds	r3, r0, #1
 800446a:	d1f3      	bne.n	8004454 <__sfputs_r+0xa>
 800446c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004470 <_vfiprintf_r>:
 8004470:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004474:	460d      	mov	r5, r1
 8004476:	4614      	mov	r4, r2
 8004478:	4698      	mov	r8, r3
 800447a:	4606      	mov	r6, r0
 800447c:	b09d      	sub	sp, #116	; 0x74
 800447e:	b118      	cbz	r0, 8004488 <_vfiprintf_r+0x18>
 8004480:	6983      	ldr	r3, [r0, #24]
 8004482:	b90b      	cbnz	r3, 8004488 <_vfiprintf_r+0x18>
 8004484:	f000 fca8 	bl	8004dd8 <__sinit>
 8004488:	4b89      	ldr	r3, [pc, #548]	; (80046b0 <_vfiprintf_r+0x240>)
 800448a:	429d      	cmp	r5, r3
 800448c:	d11b      	bne.n	80044c6 <_vfiprintf_r+0x56>
 800448e:	6875      	ldr	r5, [r6, #4]
 8004490:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004492:	07d9      	lsls	r1, r3, #31
 8004494:	d405      	bmi.n	80044a2 <_vfiprintf_r+0x32>
 8004496:	89ab      	ldrh	r3, [r5, #12]
 8004498:	059a      	lsls	r2, r3, #22
 800449a:	d402      	bmi.n	80044a2 <_vfiprintf_r+0x32>
 800449c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800449e:	f000 fd39 	bl	8004f14 <__retarget_lock_acquire_recursive>
 80044a2:	89ab      	ldrh	r3, [r5, #12]
 80044a4:	071b      	lsls	r3, r3, #28
 80044a6:	d501      	bpl.n	80044ac <_vfiprintf_r+0x3c>
 80044a8:	692b      	ldr	r3, [r5, #16]
 80044aa:	b9eb      	cbnz	r3, 80044e8 <_vfiprintf_r+0x78>
 80044ac:	4629      	mov	r1, r5
 80044ae:	4630      	mov	r0, r6
 80044b0:	f000 fb06 	bl	8004ac0 <__swsetup_r>
 80044b4:	b1c0      	cbz	r0, 80044e8 <_vfiprintf_r+0x78>
 80044b6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80044b8:	07dc      	lsls	r4, r3, #31
 80044ba:	d50e      	bpl.n	80044da <_vfiprintf_r+0x6a>
 80044bc:	f04f 30ff 	mov.w	r0, #4294967295
 80044c0:	b01d      	add	sp, #116	; 0x74
 80044c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044c6:	4b7b      	ldr	r3, [pc, #492]	; (80046b4 <_vfiprintf_r+0x244>)
 80044c8:	429d      	cmp	r5, r3
 80044ca:	d101      	bne.n	80044d0 <_vfiprintf_r+0x60>
 80044cc:	68b5      	ldr	r5, [r6, #8]
 80044ce:	e7df      	b.n	8004490 <_vfiprintf_r+0x20>
 80044d0:	4b79      	ldr	r3, [pc, #484]	; (80046b8 <_vfiprintf_r+0x248>)
 80044d2:	429d      	cmp	r5, r3
 80044d4:	bf08      	it	eq
 80044d6:	68f5      	ldreq	r5, [r6, #12]
 80044d8:	e7da      	b.n	8004490 <_vfiprintf_r+0x20>
 80044da:	89ab      	ldrh	r3, [r5, #12]
 80044dc:	0598      	lsls	r0, r3, #22
 80044de:	d4ed      	bmi.n	80044bc <_vfiprintf_r+0x4c>
 80044e0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80044e2:	f000 fd18 	bl	8004f16 <__retarget_lock_release_recursive>
 80044e6:	e7e9      	b.n	80044bc <_vfiprintf_r+0x4c>
 80044e8:	2300      	movs	r3, #0
 80044ea:	9309      	str	r3, [sp, #36]	; 0x24
 80044ec:	2320      	movs	r3, #32
 80044ee:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80044f2:	2330      	movs	r3, #48	; 0x30
 80044f4:	f04f 0901 	mov.w	r9, #1
 80044f8:	f8cd 800c 	str.w	r8, [sp, #12]
 80044fc:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80046bc <_vfiprintf_r+0x24c>
 8004500:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004504:	4623      	mov	r3, r4
 8004506:	469a      	mov	sl, r3
 8004508:	f813 2b01 	ldrb.w	r2, [r3], #1
 800450c:	b10a      	cbz	r2, 8004512 <_vfiprintf_r+0xa2>
 800450e:	2a25      	cmp	r2, #37	; 0x25
 8004510:	d1f9      	bne.n	8004506 <_vfiprintf_r+0x96>
 8004512:	ebba 0b04 	subs.w	fp, sl, r4
 8004516:	d00b      	beq.n	8004530 <_vfiprintf_r+0xc0>
 8004518:	465b      	mov	r3, fp
 800451a:	4622      	mov	r2, r4
 800451c:	4629      	mov	r1, r5
 800451e:	4630      	mov	r0, r6
 8004520:	f7ff ff93 	bl	800444a <__sfputs_r>
 8004524:	3001      	adds	r0, #1
 8004526:	f000 80aa 	beq.w	800467e <_vfiprintf_r+0x20e>
 800452a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800452c:	445a      	add	r2, fp
 800452e:	9209      	str	r2, [sp, #36]	; 0x24
 8004530:	f89a 3000 	ldrb.w	r3, [sl]
 8004534:	2b00      	cmp	r3, #0
 8004536:	f000 80a2 	beq.w	800467e <_vfiprintf_r+0x20e>
 800453a:	2300      	movs	r3, #0
 800453c:	f04f 32ff 	mov.w	r2, #4294967295
 8004540:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004544:	f10a 0a01 	add.w	sl, sl, #1
 8004548:	9304      	str	r3, [sp, #16]
 800454a:	9307      	str	r3, [sp, #28]
 800454c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004550:	931a      	str	r3, [sp, #104]	; 0x68
 8004552:	4654      	mov	r4, sl
 8004554:	2205      	movs	r2, #5
 8004556:	f814 1b01 	ldrb.w	r1, [r4], #1
 800455a:	4858      	ldr	r0, [pc, #352]	; (80046bc <_vfiprintf_r+0x24c>)
 800455c:	f000 fd42 	bl	8004fe4 <memchr>
 8004560:	9a04      	ldr	r2, [sp, #16]
 8004562:	b9d8      	cbnz	r0, 800459c <_vfiprintf_r+0x12c>
 8004564:	06d1      	lsls	r1, r2, #27
 8004566:	bf44      	itt	mi
 8004568:	2320      	movmi	r3, #32
 800456a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800456e:	0713      	lsls	r3, r2, #28
 8004570:	bf44      	itt	mi
 8004572:	232b      	movmi	r3, #43	; 0x2b
 8004574:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004578:	f89a 3000 	ldrb.w	r3, [sl]
 800457c:	2b2a      	cmp	r3, #42	; 0x2a
 800457e:	d015      	beq.n	80045ac <_vfiprintf_r+0x13c>
 8004580:	4654      	mov	r4, sl
 8004582:	2000      	movs	r0, #0
 8004584:	f04f 0c0a 	mov.w	ip, #10
 8004588:	9a07      	ldr	r2, [sp, #28]
 800458a:	4621      	mov	r1, r4
 800458c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004590:	3b30      	subs	r3, #48	; 0x30
 8004592:	2b09      	cmp	r3, #9
 8004594:	d94e      	bls.n	8004634 <_vfiprintf_r+0x1c4>
 8004596:	b1b0      	cbz	r0, 80045c6 <_vfiprintf_r+0x156>
 8004598:	9207      	str	r2, [sp, #28]
 800459a:	e014      	b.n	80045c6 <_vfiprintf_r+0x156>
 800459c:	eba0 0308 	sub.w	r3, r0, r8
 80045a0:	fa09 f303 	lsl.w	r3, r9, r3
 80045a4:	4313      	orrs	r3, r2
 80045a6:	46a2      	mov	sl, r4
 80045a8:	9304      	str	r3, [sp, #16]
 80045aa:	e7d2      	b.n	8004552 <_vfiprintf_r+0xe2>
 80045ac:	9b03      	ldr	r3, [sp, #12]
 80045ae:	1d19      	adds	r1, r3, #4
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	9103      	str	r1, [sp, #12]
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	bfbb      	ittet	lt
 80045b8:	425b      	neglt	r3, r3
 80045ba:	f042 0202 	orrlt.w	r2, r2, #2
 80045be:	9307      	strge	r3, [sp, #28]
 80045c0:	9307      	strlt	r3, [sp, #28]
 80045c2:	bfb8      	it	lt
 80045c4:	9204      	strlt	r2, [sp, #16]
 80045c6:	7823      	ldrb	r3, [r4, #0]
 80045c8:	2b2e      	cmp	r3, #46	; 0x2e
 80045ca:	d10c      	bne.n	80045e6 <_vfiprintf_r+0x176>
 80045cc:	7863      	ldrb	r3, [r4, #1]
 80045ce:	2b2a      	cmp	r3, #42	; 0x2a
 80045d0:	d135      	bne.n	800463e <_vfiprintf_r+0x1ce>
 80045d2:	9b03      	ldr	r3, [sp, #12]
 80045d4:	3402      	adds	r4, #2
 80045d6:	1d1a      	adds	r2, r3, #4
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	9203      	str	r2, [sp, #12]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	bfb8      	it	lt
 80045e0:	f04f 33ff 	movlt.w	r3, #4294967295
 80045e4:	9305      	str	r3, [sp, #20]
 80045e6:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 80046c0 <_vfiprintf_r+0x250>
 80045ea:	2203      	movs	r2, #3
 80045ec:	4650      	mov	r0, sl
 80045ee:	7821      	ldrb	r1, [r4, #0]
 80045f0:	f000 fcf8 	bl	8004fe4 <memchr>
 80045f4:	b140      	cbz	r0, 8004608 <_vfiprintf_r+0x198>
 80045f6:	2340      	movs	r3, #64	; 0x40
 80045f8:	eba0 000a 	sub.w	r0, r0, sl
 80045fc:	fa03 f000 	lsl.w	r0, r3, r0
 8004600:	9b04      	ldr	r3, [sp, #16]
 8004602:	3401      	adds	r4, #1
 8004604:	4303      	orrs	r3, r0
 8004606:	9304      	str	r3, [sp, #16]
 8004608:	f814 1b01 	ldrb.w	r1, [r4], #1
 800460c:	2206      	movs	r2, #6
 800460e:	482d      	ldr	r0, [pc, #180]	; (80046c4 <_vfiprintf_r+0x254>)
 8004610:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004614:	f000 fce6 	bl	8004fe4 <memchr>
 8004618:	2800      	cmp	r0, #0
 800461a:	d03f      	beq.n	800469c <_vfiprintf_r+0x22c>
 800461c:	4b2a      	ldr	r3, [pc, #168]	; (80046c8 <_vfiprintf_r+0x258>)
 800461e:	bb1b      	cbnz	r3, 8004668 <_vfiprintf_r+0x1f8>
 8004620:	9b03      	ldr	r3, [sp, #12]
 8004622:	3307      	adds	r3, #7
 8004624:	f023 0307 	bic.w	r3, r3, #7
 8004628:	3308      	adds	r3, #8
 800462a:	9303      	str	r3, [sp, #12]
 800462c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800462e:	443b      	add	r3, r7
 8004630:	9309      	str	r3, [sp, #36]	; 0x24
 8004632:	e767      	b.n	8004504 <_vfiprintf_r+0x94>
 8004634:	460c      	mov	r4, r1
 8004636:	2001      	movs	r0, #1
 8004638:	fb0c 3202 	mla	r2, ip, r2, r3
 800463c:	e7a5      	b.n	800458a <_vfiprintf_r+0x11a>
 800463e:	2300      	movs	r3, #0
 8004640:	f04f 0c0a 	mov.w	ip, #10
 8004644:	4619      	mov	r1, r3
 8004646:	3401      	adds	r4, #1
 8004648:	9305      	str	r3, [sp, #20]
 800464a:	4620      	mov	r0, r4
 800464c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004650:	3a30      	subs	r2, #48	; 0x30
 8004652:	2a09      	cmp	r2, #9
 8004654:	d903      	bls.n	800465e <_vfiprintf_r+0x1ee>
 8004656:	2b00      	cmp	r3, #0
 8004658:	d0c5      	beq.n	80045e6 <_vfiprintf_r+0x176>
 800465a:	9105      	str	r1, [sp, #20]
 800465c:	e7c3      	b.n	80045e6 <_vfiprintf_r+0x176>
 800465e:	4604      	mov	r4, r0
 8004660:	2301      	movs	r3, #1
 8004662:	fb0c 2101 	mla	r1, ip, r1, r2
 8004666:	e7f0      	b.n	800464a <_vfiprintf_r+0x1da>
 8004668:	ab03      	add	r3, sp, #12
 800466a:	9300      	str	r3, [sp, #0]
 800466c:	462a      	mov	r2, r5
 800466e:	4630      	mov	r0, r6
 8004670:	4b16      	ldr	r3, [pc, #88]	; (80046cc <_vfiprintf_r+0x25c>)
 8004672:	a904      	add	r1, sp, #16
 8004674:	f3af 8000 	nop.w
 8004678:	4607      	mov	r7, r0
 800467a:	1c78      	adds	r0, r7, #1
 800467c:	d1d6      	bne.n	800462c <_vfiprintf_r+0x1bc>
 800467e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004680:	07d9      	lsls	r1, r3, #31
 8004682:	d405      	bmi.n	8004690 <_vfiprintf_r+0x220>
 8004684:	89ab      	ldrh	r3, [r5, #12]
 8004686:	059a      	lsls	r2, r3, #22
 8004688:	d402      	bmi.n	8004690 <_vfiprintf_r+0x220>
 800468a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800468c:	f000 fc43 	bl	8004f16 <__retarget_lock_release_recursive>
 8004690:	89ab      	ldrh	r3, [r5, #12]
 8004692:	065b      	lsls	r3, r3, #25
 8004694:	f53f af12 	bmi.w	80044bc <_vfiprintf_r+0x4c>
 8004698:	9809      	ldr	r0, [sp, #36]	; 0x24
 800469a:	e711      	b.n	80044c0 <_vfiprintf_r+0x50>
 800469c:	ab03      	add	r3, sp, #12
 800469e:	9300      	str	r3, [sp, #0]
 80046a0:	462a      	mov	r2, r5
 80046a2:	4630      	mov	r0, r6
 80046a4:	4b09      	ldr	r3, [pc, #36]	; (80046cc <_vfiprintf_r+0x25c>)
 80046a6:	a904      	add	r1, sp, #16
 80046a8:	f000 f882 	bl	80047b0 <_printf_i>
 80046ac:	e7e4      	b.n	8004678 <_vfiprintf_r+0x208>
 80046ae:	bf00      	nop
 80046b0:	080053b4 	.word	0x080053b4
 80046b4:	080053d4 	.word	0x080053d4
 80046b8:	08005394 	.word	0x08005394
 80046bc:	0800535e 	.word	0x0800535e
 80046c0:	08005364 	.word	0x08005364
 80046c4:	08005368 	.word	0x08005368
 80046c8:	00000000 	.word	0x00000000
 80046cc:	0800444b 	.word	0x0800444b

080046d0 <_printf_common>:
 80046d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80046d4:	4616      	mov	r6, r2
 80046d6:	4699      	mov	r9, r3
 80046d8:	688a      	ldr	r2, [r1, #8]
 80046da:	690b      	ldr	r3, [r1, #16]
 80046dc:	4607      	mov	r7, r0
 80046de:	4293      	cmp	r3, r2
 80046e0:	bfb8      	it	lt
 80046e2:	4613      	movlt	r3, r2
 80046e4:	6033      	str	r3, [r6, #0]
 80046e6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80046ea:	460c      	mov	r4, r1
 80046ec:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80046f0:	b10a      	cbz	r2, 80046f6 <_printf_common+0x26>
 80046f2:	3301      	adds	r3, #1
 80046f4:	6033      	str	r3, [r6, #0]
 80046f6:	6823      	ldr	r3, [r4, #0]
 80046f8:	0699      	lsls	r1, r3, #26
 80046fa:	bf42      	ittt	mi
 80046fc:	6833      	ldrmi	r3, [r6, #0]
 80046fe:	3302      	addmi	r3, #2
 8004700:	6033      	strmi	r3, [r6, #0]
 8004702:	6825      	ldr	r5, [r4, #0]
 8004704:	f015 0506 	ands.w	r5, r5, #6
 8004708:	d106      	bne.n	8004718 <_printf_common+0x48>
 800470a:	f104 0a19 	add.w	sl, r4, #25
 800470e:	68e3      	ldr	r3, [r4, #12]
 8004710:	6832      	ldr	r2, [r6, #0]
 8004712:	1a9b      	subs	r3, r3, r2
 8004714:	42ab      	cmp	r3, r5
 8004716:	dc28      	bgt.n	800476a <_printf_common+0x9a>
 8004718:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800471c:	1e13      	subs	r3, r2, #0
 800471e:	6822      	ldr	r2, [r4, #0]
 8004720:	bf18      	it	ne
 8004722:	2301      	movne	r3, #1
 8004724:	0692      	lsls	r2, r2, #26
 8004726:	d42d      	bmi.n	8004784 <_printf_common+0xb4>
 8004728:	4649      	mov	r1, r9
 800472a:	4638      	mov	r0, r7
 800472c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004730:	47c0      	blx	r8
 8004732:	3001      	adds	r0, #1
 8004734:	d020      	beq.n	8004778 <_printf_common+0xa8>
 8004736:	6823      	ldr	r3, [r4, #0]
 8004738:	68e5      	ldr	r5, [r4, #12]
 800473a:	f003 0306 	and.w	r3, r3, #6
 800473e:	2b04      	cmp	r3, #4
 8004740:	bf18      	it	ne
 8004742:	2500      	movne	r5, #0
 8004744:	6832      	ldr	r2, [r6, #0]
 8004746:	f04f 0600 	mov.w	r6, #0
 800474a:	68a3      	ldr	r3, [r4, #8]
 800474c:	bf08      	it	eq
 800474e:	1aad      	subeq	r5, r5, r2
 8004750:	6922      	ldr	r2, [r4, #16]
 8004752:	bf08      	it	eq
 8004754:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004758:	4293      	cmp	r3, r2
 800475a:	bfc4      	itt	gt
 800475c:	1a9b      	subgt	r3, r3, r2
 800475e:	18ed      	addgt	r5, r5, r3
 8004760:	341a      	adds	r4, #26
 8004762:	42b5      	cmp	r5, r6
 8004764:	d11a      	bne.n	800479c <_printf_common+0xcc>
 8004766:	2000      	movs	r0, #0
 8004768:	e008      	b.n	800477c <_printf_common+0xac>
 800476a:	2301      	movs	r3, #1
 800476c:	4652      	mov	r2, sl
 800476e:	4649      	mov	r1, r9
 8004770:	4638      	mov	r0, r7
 8004772:	47c0      	blx	r8
 8004774:	3001      	adds	r0, #1
 8004776:	d103      	bne.n	8004780 <_printf_common+0xb0>
 8004778:	f04f 30ff 	mov.w	r0, #4294967295
 800477c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004780:	3501      	adds	r5, #1
 8004782:	e7c4      	b.n	800470e <_printf_common+0x3e>
 8004784:	2030      	movs	r0, #48	; 0x30
 8004786:	18e1      	adds	r1, r4, r3
 8004788:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800478c:	1c5a      	adds	r2, r3, #1
 800478e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004792:	4422      	add	r2, r4
 8004794:	3302      	adds	r3, #2
 8004796:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800479a:	e7c5      	b.n	8004728 <_printf_common+0x58>
 800479c:	2301      	movs	r3, #1
 800479e:	4622      	mov	r2, r4
 80047a0:	4649      	mov	r1, r9
 80047a2:	4638      	mov	r0, r7
 80047a4:	47c0      	blx	r8
 80047a6:	3001      	adds	r0, #1
 80047a8:	d0e6      	beq.n	8004778 <_printf_common+0xa8>
 80047aa:	3601      	adds	r6, #1
 80047ac:	e7d9      	b.n	8004762 <_printf_common+0x92>
	...

080047b0 <_printf_i>:
 80047b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80047b4:	7e0f      	ldrb	r7, [r1, #24]
 80047b6:	4691      	mov	r9, r2
 80047b8:	2f78      	cmp	r7, #120	; 0x78
 80047ba:	4680      	mov	r8, r0
 80047bc:	460c      	mov	r4, r1
 80047be:	469a      	mov	sl, r3
 80047c0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80047c2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80047c6:	d807      	bhi.n	80047d8 <_printf_i+0x28>
 80047c8:	2f62      	cmp	r7, #98	; 0x62
 80047ca:	d80a      	bhi.n	80047e2 <_printf_i+0x32>
 80047cc:	2f00      	cmp	r7, #0
 80047ce:	f000 80d9 	beq.w	8004984 <_printf_i+0x1d4>
 80047d2:	2f58      	cmp	r7, #88	; 0x58
 80047d4:	f000 80a4 	beq.w	8004920 <_printf_i+0x170>
 80047d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80047dc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80047e0:	e03a      	b.n	8004858 <_printf_i+0xa8>
 80047e2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80047e6:	2b15      	cmp	r3, #21
 80047e8:	d8f6      	bhi.n	80047d8 <_printf_i+0x28>
 80047ea:	a101      	add	r1, pc, #4	; (adr r1, 80047f0 <_printf_i+0x40>)
 80047ec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80047f0:	08004849 	.word	0x08004849
 80047f4:	0800485d 	.word	0x0800485d
 80047f8:	080047d9 	.word	0x080047d9
 80047fc:	080047d9 	.word	0x080047d9
 8004800:	080047d9 	.word	0x080047d9
 8004804:	080047d9 	.word	0x080047d9
 8004808:	0800485d 	.word	0x0800485d
 800480c:	080047d9 	.word	0x080047d9
 8004810:	080047d9 	.word	0x080047d9
 8004814:	080047d9 	.word	0x080047d9
 8004818:	080047d9 	.word	0x080047d9
 800481c:	0800496b 	.word	0x0800496b
 8004820:	0800488d 	.word	0x0800488d
 8004824:	0800494d 	.word	0x0800494d
 8004828:	080047d9 	.word	0x080047d9
 800482c:	080047d9 	.word	0x080047d9
 8004830:	0800498d 	.word	0x0800498d
 8004834:	080047d9 	.word	0x080047d9
 8004838:	0800488d 	.word	0x0800488d
 800483c:	080047d9 	.word	0x080047d9
 8004840:	080047d9 	.word	0x080047d9
 8004844:	08004955 	.word	0x08004955
 8004848:	682b      	ldr	r3, [r5, #0]
 800484a:	1d1a      	adds	r2, r3, #4
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	602a      	str	r2, [r5, #0]
 8004850:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004854:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004858:	2301      	movs	r3, #1
 800485a:	e0a4      	b.n	80049a6 <_printf_i+0x1f6>
 800485c:	6820      	ldr	r0, [r4, #0]
 800485e:	6829      	ldr	r1, [r5, #0]
 8004860:	0606      	lsls	r6, r0, #24
 8004862:	f101 0304 	add.w	r3, r1, #4
 8004866:	d50a      	bpl.n	800487e <_printf_i+0xce>
 8004868:	680e      	ldr	r6, [r1, #0]
 800486a:	602b      	str	r3, [r5, #0]
 800486c:	2e00      	cmp	r6, #0
 800486e:	da03      	bge.n	8004878 <_printf_i+0xc8>
 8004870:	232d      	movs	r3, #45	; 0x2d
 8004872:	4276      	negs	r6, r6
 8004874:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004878:	230a      	movs	r3, #10
 800487a:	485e      	ldr	r0, [pc, #376]	; (80049f4 <_printf_i+0x244>)
 800487c:	e019      	b.n	80048b2 <_printf_i+0x102>
 800487e:	680e      	ldr	r6, [r1, #0]
 8004880:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004884:	602b      	str	r3, [r5, #0]
 8004886:	bf18      	it	ne
 8004888:	b236      	sxthne	r6, r6
 800488a:	e7ef      	b.n	800486c <_printf_i+0xbc>
 800488c:	682b      	ldr	r3, [r5, #0]
 800488e:	6820      	ldr	r0, [r4, #0]
 8004890:	1d19      	adds	r1, r3, #4
 8004892:	6029      	str	r1, [r5, #0]
 8004894:	0601      	lsls	r1, r0, #24
 8004896:	d501      	bpl.n	800489c <_printf_i+0xec>
 8004898:	681e      	ldr	r6, [r3, #0]
 800489a:	e002      	b.n	80048a2 <_printf_i+0xf2>
 800489c:	0646      	lsls	r6, r0, #25
 800489e:	d5fb      	bpl.n	8004898 <_printf_i+0xe8>
 80048a0:	881e      	ldrh	r6, [r3, #0]
 80048a2:	2f6f      	cmp	r7, #111	; 0x6f
 80048a4:	bf0c      	ite	eq
 80048a6:	2308      	moveq	r3, #8
 80048a8:	230a      	movne	r3, #10
 80048aa:	4852      	ldr	r0, [pc, #328]	; (80049f4 <_printf_i+0x244>)
 80048ac:	2100      	movs	r1, #0
 80048ae:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80048b2:	6865      	ldr	r5, [r4, #4]
 80048b4:	2d00      	cmp	r5, #0
 80048b6:	bfa8      	it	ge
 80048b8:	6821      	ldrge	r1, [r4, #0]
 80048ba:	60a5      	str	r5, [r4, #8]
 80048bc:	bfa4      	itt	ge
 80048be:	f021 0104 	bicge.w	r1, r1, #4
 80048c2:	6021      	strge	r1, [r4, #0]
 80048c4:	b90e      	cbnz	r6, 80048ca <_printf_i+0x11a>
 80048c6:	2d00      	cmp	r5, #0
 80048c8:	d04d      	beq.n	8004966 <_printf_i+0x1b6>
 80048ca:	4615      	mov	r5, r2
 80048cc:	fbb6 f1f3 	udiv	r1, r6, r3
 80048d0:	fb03 6711 	mls	r7, r3, r1, r6
 80048d4:	5dc7      	ldrb	r7, [r0, r7]
 80048d6:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80048da:	4637      	mov	r7, r6
 80048dc:	42bb      	cmp	r3, r7
 80048de:	460e      	mov	r6, r1
 80048e0:	d9f4      	bls.n	80048cc <_printf_i+0x11c>
 80048e2:	2b08      	cmp	r3, #8
 80048e4:	d10b      	bne.n	80048fe <_printf_i+0x14e>
 80048e6:	6823      	ldr	r3, [r4, #0]
 80048e8:	07de      	lsls	r6, r3, #31
 80048ea:	d508      	bpl.n	80048fe <_printf_i+0x14e>
 80048ec:	6923      	ldr	r3, [r4, #16]
 80048ee:	6861      	ldr	r1, [r4, #4]
 80048f0:	4299      	cmp	r1, r3
 80048f2:	bfde      	ittt	le
 80048f4:	2330      	movle	r3, #48	; 0x30
 80048f6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80048fa:	f105 35ff 	addle.w	r5, r5, #4294967295
 80048fe:	1b52      	subs	r2, r2, r5
 8004900:	6122      	str	r2, [r4, #16]
 8004902:	464b      	mov	r3, r9
 8004904:	4621      	mov	r1, r4
 8004906:	4640      	mov	r0, r8
 8004908:	f8cd a000 	str.w	sl, [sp]
 800490c:	aa03      	add	r2, sp, #12
 800490e:	f7ff fedf 	bl	80046d0 <_printf_common>
 8004912:	3001      	adds	r0, #1
 8004914:	d14c      	bne.n	80049b0 <_printf_i+0x200>
 8004916:	f04f 30ff 	mov.w	r0, #4294967295
 800491a:	b004      	add	sp, #16
 800491c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004920:	4834      	ldr	r0, [pc, #208]	; (80049f4 <_printf_i+0x244>)
 8004922:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004926:	6829      	ldr	r1, [r5, #0]
 8004928:	6823      	ldr	r3, [r4, #0]
 800492a:	f851 6b04 	ldr.w	r6, [r1], #4
 800492e:	6029      	str	r1, [r5, #0]
 8004930:	061d      	lsls	r5, r3, #24
 8004932:	d514      	bpl.n	800495e <_printf_i+0x1ae>
 8004934:	07df      	lsls	r7, r3, #31
 8004936:	bf44      	itt	mi
 8004938:	f043 0320 	orrmi.w	r3, r3, #32
 800493c:	6023      	strmi	r3, [r4, #0]
 800493e:	b91e      	cbnz	r6, 8004948 <_printf_i+0x198>
 8004940:	6823      	ldr	r3, [r4, #0]
 8004942:	f023 0320 	bic.w	r3, r3, #32
 8004946:	6023      	str	r3, [r4, #0]
 8004948:	2310      	movs	r3, #16
 800494a:	e7af      	b.n	80048ac <_printf_i+0xfc>
 800494c:	6823      	ldr	r3, [r4, #0]
 800494e:	f043 0320 	orr.w	r3, r3, #32
 8004952:	6023      	str	r3, [r4, #0]
 8004954:	2378      	movs	r3, #120	; 0x78
 8004956:	4828      	ldr	r0, [pc, #160]	; (80049f8 <_printf_i+0x248>)
 8004958:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800495c:	e7e3      	b.n	8004926 <_printf_i+0x176>
 800495e:	0659      	lsls	r1, r3, #25
 8004960:	bf48      	it	mi
 8004962:	b2b6      	uxthmi	r6, r6
 8004964:	e7e6      	b.n	8004934 <_printf_i+0x184>
 8004966:	4615      	mov	r5, r2
 8004968:	e7bb      	b.n	80048e2 <_printf_i+0x132>
 800496a:	682b      	ldr	r3, [r5, #0]
 800496c:	6826      	ldr	r6, [r4, #0]
 800496e:	1d18      	adds	r0, r3, #4
 8004970:	6961      	ldr	r1, [r4, #20]
 8004972:	6028      	str	r0, [r5, #0]
 8004974:	0635      	lsls	r5, r6, #24
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	d501      	bpl.n	800497e <_printf_i+0x1ce>
 800497a:	6019      	str	r1, [r3, #0]
 800497c:	e002      	b.n	8004984 <_printf_i+0x1d4>
 800497e:	0670      	lsls	r0, r6, #25
 8004980:	d5fb      	bpl.n	800497a <_printf_i+0x1ca>
 8004982:	8019      	strh	r1, [r3, #0]
 8004984:	2300      	movs	r3, #0
 8004986:	4615      	mov	r5, r2
 8004988:	6123      	str	r3, [r4, #16]
 800498a:	e7ba      	b.n	8004902 <_printf_i+0x152>
 800498c:	682b      	ldr	r3, [r5, #0]
 800498e:	2100      	movs	r1, #0
 8004990:	1d1a      	adds	r2, r3, #4
 8004992:	602a      	str	r2, [r5, #0]
 8004994:	681d      	ldr	r5, [r3, #0]
 8004996:	6862      	ldr	r2, [r4, #4]
 8004998:	4628      	mov	r0, r5
 800499a:	f000 fb23 	bl	8004fe4 <memchr>
 800499e:	b108      	cbz	r0, 80049a4 <_printf_i+0x1f4>
 80049a0:	1b40      	subs	r0, r0, r5
 80049a2:	6060      	str	r0, [r4, #4]
 80049a4:	6863      	ldr	r3, [r4, #4]
 80049a6:	6123      	str	r3, [r4, #16]
 80049a8:	2300      	movs	r3, #0
 80049aa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80049ae:	e7a8      	b.n	8004902 <_printf_i+0x152>
 80049b0:	462a      	mov	r2, r5
 80049b2:	4649      	mov	r1, r9
 80049b4:	4640      	mov	r0, r8
 80049b6:	6923      	ldr	r3, [r4, #16]
 80049b8:	47d0      	blx	sl
 80049ba:	3001      	adds	r0, #1
 80049bc:	d0ab      	beq.n	8004916 <_printf_i+0x166>
 80049be:	6823      	ldr	r3, [r4, #0]
 80049c0:	079b      	lsls	r3, r3, #30
 80049c2:	d413      	bmi.n	80049ec <_printf_i+0x23c>
 80049c4:	68e0      	ldr	r0, [r4, #12]
 80049c6:	9b03      	ldr	r3, [sp, #12]
 80049c8:	4298      	cmp	r0, r3
 80049ca:	bfb8      	it	lt
 80049cc:	4618      	movlt	r0, r3
 80049ce:	e7a4      	b.n	800491a <_printf_i+0x16a>
 80049d0:	2301      	movs	r3, #1
 80049d2:	4632      	mov	r2, r6
 80049d4:	4649      	mov	r1, r9
 80049d6:	4640      	mov	r0, r8
 80049d8:	47d0      	blx	sl
 80049da:	3001      	adds	r0, #1
 80049dc:	d09b      	beq.n	8004916 <_printf_i+0x166>
 80049de:	3501      	adds	r5, #1
 80049e0:	68e3      	ldr	r3, [r4, #12]
 80049e2:	9903      	ldr	r1, [sp, #12]
 80049e4:	1a5b      	subs	r3, r3, r1
 80049e6:	42ab      	cmp	r3, r5
 80049e8:	dcf2      	bgt.n	80049d0 <_printf_i+0x220>
 80049ea:	e7eb      	b.n	80049c4 <_printf_i+0x214>
 80049ec:	2500      	movs	r5, #0
 80049ee:	f104 0619 	add.w	r6, r4, #25
 80049f2:	e7f5      	b.n	80049e0 <_printf_i+0x230>
 80049f4:	0800536f 	.word	0x0800536f
 80049f8:	08005380 	.word	0x08005380

080049fc <_sbrk_r>:
 80049fc:	b538      	push	{r3, r4, r5, lr}
 80049fe:	2300      	movs	r3, #0
 8004a00:	4d05      	ldr	r5, [pc, #20]	; (8004a18 <_sbrk_r+0x1c>)
 8004a02:	4604      	mov	r4, r0
 8004a04:	4608      	mov	r0, r1
 8004a06:	602b      	str	r3, [r5, #0]
 8004a08:	f7fd fa86 	bl	8001f18 <_sbrk>
 8004a0c:	1c43      	adds	r3, r0, #1
 8004a0e:	d102      	bne.n	8004a16 <_sbrk_r+0x1a>
 8004a10:	682b      	ldr	r3, [r5, #0]
 8004a12:	b103      	cbz	r3, 8004a16 <_sbrk_r+0x1a>
 8004a14:	6023      	str	r3, [r4, #0]
 8004a16:	bd38      	pop	{r3, r4, r5, pc}
 8004a18:	200001dc 	.word	0x200001dc

08004a1c <__swbuf_r>:
 8004a1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a1e:	460e      	mov	r6, r1
 8004a20:	4614      	mov	r4, r2
 8004a22:	4605      	mov	r5, r0
 8004a24:	b118      	cbz	r0, 8004a2e <__swbuf_r+0x12>
 8004a26:	6983      	ldr	r3, [r0, #24]
 8004a28:	b90b      	cbnz	r3, 8004a2e <__swbuf_r+0x12>
 8004a2a:	f000 f9d5 	bl	8004dd8 <__sinit>
 8004a2e:	4b21      	ldr	r3, [pc, #132]	; (8004ab4 <__swbuf_r+0x98>)
 8004a30:	429c      	cmp	r4, r3
 8004a32:	d12b      	bne.n	8004a8c <__swbuf_r+0x70>
 8004a34:	686c      	ldr	r4, [r5, #4]
 8004a36:	69a3      	ldr	r3, [r4, #24]
 8004a38:	60a3      	str	r3, [r4, #8]
 8004a3a:	89a3      	ldrh	r3, [r4, #12]
 8004a3c:	071a      	lsls	r2, r3, #28
 8004a3e:	d52f      	bpl.n	8004aa0 <__swbuf_r+0x84>
 8004a40:	6923      	ldr	r3, [r4, #16]
 8004a42:	b36b      	cbz	r3, 8004aa0 <__swbuf_r+0x84>
 8004a44:	6923      	ldr	r3, [r4, #16]
 8004a46:	6820      	ldr	r0, [r4, #0]
 8004a48:	b2f6      	uxtb	r6, r6
 8004a4a:	1ac0      	subs	r0, r0, r3
 8004a4c:	6963      	ldr	r3, [r4, #20]
 8004a4e:	4637      	mov	r7, r6
 8004a50:	4283      	cmp	r3, r0
 8004a52:	dc04      	bgt.n	8004a5e <__swbuf_r+0x42>
 8004a54:	4621      	mov	r1, r4
 8004a56:	4628      	mov	r0, r5
 8004a58:	f000 f92a 	bl	8004cb0 <_fflush_r>
 8004a5c:	bb30      	cbnz	r0, 8004aac <__swbuf_r+0x90>
 8004a5e:	68a3      	ldr	r3, [r4, #8]
 8004a60:	3001      	adds	r0, #1
 8004a62:	3b01      	subs	r3, #1
 8004a64:	60a3      	str	r3, [r4, #8]
 8004a66:	6823      	ldr	r3, [r4, #0]
 8004a68:	1c5a      	adds	r2, r3, #1
 8004a6a:	6022      	str	r2, [r4, #0]
 8004a6c:	701e      	strb	r6, [r3, #0]
 8004a6e:	6963      	ldr	r3, [r4, #20]
 8004a70:	4283      	cmp	r3, r0
 8004a72:	d004      	beq.n	8004a7e <__swbuf_r+0x62>
 8004a74:	89a3      	ldrh	r3, [r4, #12]
 8004a76:	07db      	lsls	r3, r3, #31
 8004a78:	d506      	bpl.n	8004a88 <__swbuf_r+0x6c>
 8004a7a:	2e0a      	cmp	r6, #10
 8004a7c:	d104      	bne.n	8004a88 <__swbuf_r+0x6c>
 8004a7e:	4621      	mov	r1, r4
 8004a80:	4628      	mov	r0, r5
 8004a82:	f000 f915 	bl	8004cb0 <_fflush_r>
 8004a86:	b988      	cbnz	r0, 8004aac <__swbuf_r+0x90>
 8004a88:	4638      	mov	r0, r7
 8004a8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004a8c:	4b0a      	ldr	r3, [pc, #40]	; (8004ab8 <__swbuf_r+0x9c>)
 8004a8e:	429c      	cmp	r4, r3
 8004a90:	d101      	bne.n	8004a96 <__swbuf_r+0x7a>
 8004a92:	68ac      	ldr	r4, [r5, #8]
 8004a94:	e7cf      	b.n	8004a36 <__swbuf_r+0x1a>
 8004a96:	4b09      	ldr	r3, [pc, #36]	; (8004abc <__swbuf_r+0xa0>)
 8004a98:	429c      	cmp	r4, r3
 8004a9a:	bf08      	it	eq
 8004a9c:	68ec      	ldreq	r4, [r5, #12]
 8004a9e:	e7ca      	b.n	8004a36 <__swbuf_r+0x1a>
 8004aa0:	4621      	mov	r1, r4
 8004aa2:	4628      	mov	r0, r5
 8004aa4:	f000 f80c 	bl	8004ac0 <__swsetup_r>
 8004aa8:	2800      	cmp	r0, #0
 8004aaa:	d0cb      	beq.n	8004a44 <__swbuf_r+0x28>
 8004aac:	f04f 37ff 	mov.w	r7, #4294967295
 8004ab0:	e7ea      	b.n	8004a88 <__swbuf_r+0x6c>
 8004ab2:	bf00      	nop
 8004ab4:	080053b4 	.word	0x080053b4
 8004ab8:	080053d4 	.word	0x080053d4
 8004abc:	08005394 	.word	0x08005394

08004ac0 <__swsetup_r>:
 8004ac0:	4b32      	ldr	r3, [pc, #200]	; (8004b8c <__swsetup_r+0xcc>)
 8004ac2:	b570      	push	{r4, r5, r6, lr}
 8004ac4:	681d      	ldr	r5, [r3, #0]
 8004ac6:	4606      	mov	r6, r0
 8004ac8:	460c      	mov	r4, r1
 8004aca:	b125      	cbz	r5, 8004ad6 <__swsetup_r+0x16>
 8004acc:	69ab      	ldr	r3, [r5, #24]
 8004ace:	b913      	cbnz	r3, 8004ad6 <__swsetup_r+0x16>
 8004ad0:	4628      	mov	r0, r5
 8004ad2:	f000 f981 	bl	8004dd8 <__sinit>
 8004ad6:	4b2e      	ldr	r3, [pc, #184]	; (8004b90 <__swsetup_r+0xd0>)
 8004ad8:	429c      	cmp	r4, r3
 8004ada:	d10f      	bne.n	8004afc <__swsetup_r+0x3c>
 8004adc:	686c      	ldr	r4, [r5, #4]
 8004ade:	89a3      	ldrh	r3, [r4, #12]
 8004ae0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004ae4:	0719      	lsls	r1, r3, #28
 8004ae6:	d42c      	bmi.n	8004b42 <__swsetup_r+0x82>
 8004ae8:	06dd      	lsls	r5, r3, #27
 8004aea:	d411      	bmi.n	8004b10 <__swsetup_r+0x50>
 8004aec:	2309      	movs	r3, #9
 8004aee:	6033      	str	r3, [r6, #0]
 8004af0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004af4:	f04f 30ff 	mov.w	r0, #4294967295
 8004af8:	81a3      	strh	r3, [r4, #12]
 8004afa:	e03e      	b.n	8004b7a <__swsetup_r+0xba>
 8004afc:	4b25      	ldr	r3, [pc, #148]	; (8004b94 <__swsetup_r+0xd4>)
 8004afe:	429c      	cmp	r4, r3
 8004b00:	d101      	bne.n	8004b06 <__swsetup_r+0x46>
 8004b02:	68ac      	ldr	r4, [r5, #8]
 8004b04:	e7eb      	b.n	8004ade <__swsetup_r+0x1e>
 8004b06:	4b24      	ldr	r3, [pc, #144]	; (8004b98 <__swsetup_r+0xd8>)
 8004b08:	429c      	cmp	r4, r3
 8004b0a:	bf08      	it	eq
 8004b0c:	68ec      	ldreq	r4, [r5, #12]
 8004b0e:	e7e6      	b.n	8004ade <__swsetup_r+0x1e>
 8004b10:	0758      	lsls	r0, r3, #29
 8004b12:	d512      	bpl.n	8004b3a <__swsetup_r+0x7a>
 8004b14:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004b16:	b141      	cbz	r1, 8004b2a <__swsetup_r+0x6a>
 8004b18:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004b1c:	4299      	cmp	r1, r3
 8004b1e:	d002      	beq.n	8004b26 <__swsetup_r+0x66>
 8004b20:	4630      	mov	r0, r6
 8004b22:	f7ff fba1 	bl	8004268 <_free_r>
 8004b26:	2300      	movs	r3, #0
 8004b28:	6363      	str	r3, [r4, #52]	; 0x34
 8004b2a:	89a3      	ldrh	r3, [r4, #12]
 8004b2c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004b30:	81a3      	strh	r3, [r4, #12]
 8004b32:	2300      	movs	r3, #0
 8004b34:	6063      	str	r3, [r4, #4]
 8004b36:	6923      	ldr	r3, [r4, #16]
 8004b38:	6023      	str	r3, [r4, #0]
 8004b3a:	89a3      	ldrh	r3, [r4, #12]
 8004b3c:	f043 0308 	orr.w	r3, r3, #8
 8004b40:	81a3      	strh	r3, [r4, #12]
 8004b42:	6923      	ldr	r3, [r4, #16]
 8004b44:	b94b      	cbnz	r3, 8004b5a <__swsetup_r+0x9a>
 8004b46:	89a3      	ldrh	r3, [r4, #12]
 8004b48:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004b4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004b50:	d003      	beq.n	8004b5a <__swsetup_r+0x9a>
 8004b52:	4621      	mov	r1, r4
 8004b54:	4630      	mov	r0, r6
 8004b56:	f000 fa05 	bl	8004f64 <__smakebuf_r>
 8004b5a:	89a0      	ldrh	r0, [r4, #12]
 8004b5c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004b60:	f010 0301 	ands.w	r3, r0, #1
 8004b64:	d00a      	beq.n	8004b7c <__swsetup_r+0xbc>
 8004b66:	2300      	movs	r3, #0
 8004b68:	60a3      	str	r3, [r4, #8]
 8004b6a:	6963      	ldr	r3, [r4, #20]
 8004b6c:	425b      	negs	r3, r3
 8004b6e:	61a3      	str	r3, [r4, #24]
 8004b70:	6923      	ldr	r3, [r4, #16]
 8004b72:	b943      	cbnz	r3, 8004b86 <__swsetup_r+0xc6>
 8004b74:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004b78:	d1ba      	bne.n	8004af0 <__swsetup_r+0x30>
 8004b7a:	bd70      	pop	{r4, r5, r6, pc}
 8004b7c:	0781      	lsls	r1, r0, #30
 8004b7e:	bf58      	it	pl
 8004b80:	6963      	ldrpl	r3, [r4, #20]
 8004b82:	60a3      	str	r3, [r4, #8]
 8004b84:	e7f4      	b.n	8004b70 <__swsetup_r+0xb0>
 8004b86:	2000      	movs	r0, #0
 8004b88:	e7f7      	b.n	8004b7a <__swsetup_r+0xba>
 8004b8a:	bf00      	nop
 8004b8c:	20000014 	.word	0x20000014
 8004b90:	080053b4 	.word	0x080053b4
 8004b94:	080053d4 	.word	0x080053d4
 8004b98:	08005394 	.word	0x08005394

08004b9c <abort>:
 8004b9c:	2006      	movs	r0, #6
 8004b9e:	b508      	push	{r3, lr}
 8004ba0:	f000 fa62 	bl	8005068 <raise>
 8004ba4:	2001      	movs	r0, #1
 8004ba6:	f7fd f943 	bl	8001e30 <_exit>
	...

08004bac <__sflush_r>:
 8004bac:	898a      	ldrh	r2, [r1, #12]
 8004bae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bb0:	4605      	mov	r5, r0
 8004bb2:	0710      	lsls	r0, r2, #28
 8004bb4:	460c      	mov	r4, r1
 8004bb6:	d457      	bmi.n	8004c68 <__sflush_r+0xbc>
 8004bb8:	684b      	ldr	r3, [r1, #4]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	dc04      	bgt.n	8004bc8 <__sflush_r+0x1c>
 8004bbe:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	dc01      	bgt.n	8004bc8 <__sflush_r+0x1c>
 8004bc4:	2000      	movs	r0, #0
 8004bc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004bc8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004bca:	2e00      	cmp	r6, #0
 8004bcc:	d0fa      	beq.n	8004bc4 <__sflush_r+0x18>
 8004bce:	2300      	movs	r3, #0
 8004bd0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004bd4:	682f      	ldr	r7, [r5, #0]
 8004bd6:	602b      	str	r3, [r5, #0]
 8004bd8:	d032      	beq.n	8004c40 <__sflush_r+0x94>
 8004bda:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004bdc:	89a3      	ldrh	r3, [r4, #12]
 8004bde:	075a      	lsls	r2, r3, #29
 8004be0:	d505      	bpl.n	8004bee <__sflush_r+0x42>
 8004be2:	6863      	ldr	r3, [r4, #4]
 8004be4:	1ac0      	subs	r0, r0, r3
 8004be6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004be8:	b10b      	cbz	r3, 8004bee <__sflush_r+0x42>
 8004bea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004bec:	1ac0      	subs	r0, r0, r3
 8004bee:	2300      	movs	r3, #0
 8004bf0:	4602      	mov	r2, r0
 8004bf2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004bf4:	4628      	mov	r0, r5
 8004bf6:	6a21      	ldr	r1, [r4, #32]
 8004bf8:	47b0      	blx	r6
 8004bfa:	1c43      	adds	r3, r0, #1
 8004bfc:	89a3      	ldrh	r3, [r4, #12]
 8004bfe:	d106      	bne.n	8004c0e <__sflush_r+0x62>
 8004c00:	6829      	ldr	r1, [r5, #0]
 8004c02:	291d      	cmp	r1, #29
 8004c04:	d82c      	bhi.n	8004c60 <__sflush_r+0xb4>
 8004c06:	4a29      	ldr	r2, [pc, #164]	; (8004cac <__sflush_r+0x100>)
 8004c08:	40ca      	lsrs	r2, r1
 8004c0a:	07d6      	lsls	r6, r2, #31
 8004c0c:	d528      	bpl.n	8004c60 <__sflush_r+0xb4>
 8004c0e:	2200      	movs	r2, #0
 8004c10:	6062      	str	r2, [r4, #4]
 8004c12:	6922      	ldr	r2, [r4, #16]
 8004c14:	04d9      	lsls	r1, r3, #19
 8004c16:	6022      	str	r2, [r4, #0]
 8004c18:	d504      	bpl.n	8004c24 <__sflush_r+0x78>
 8004c1a:	1c42      	adds	r2, r0, #1
 8004c1c:	d101      	bne.n	8004c22 <__sflush_r+0x76>
 8004c1e:	682b      	ldr	r3, [r5, #0]
 8004c20:	b903      	cbnz	r3, 8004c24 <__sflush_r+0x78>
 8004c22:	6560      	str	r0, [r4, #84]	; 0x54
 8004c24:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004c26:	602f      	str	r7, [r5, #0]
 8004c28:	2900      	cmp	r1, #0
 8004c2a:	d0cb      	beq.n	8004bc4 <__sflush_r+0x18>
 8004c2c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004c30:	4299      	cmp	r1, r3
 8004c32:	d002      	beq.n	8004c3a <__sflush_r+0x8e>
 8004c34:	4628      	mov	r0, r5
 8004c36:	f7ff fb17 	bl	8004268 <_free_r>
 8004c3a:	2000      	movs	r0, #0
 8004c3c:	6360      	str	r0, [r4, #52]	; 0x34
 8004c3e:	e7c2      	b.n	8004bc6 <__sflush_r+0x1a>
 8004c40:	6a21      	ldr	r1, [r4, #32]
 8004c42:	2301      	movs	r3, #1
 8004c44:	4628      	mov	r0, r5
 8004c46:	47b0      	blx	r6
 8004c48:	1c41      	adds	r1, r0, #1
 8004c4a:	d1c7      	bne.n	8004bdc <__sflush_r+0x30>
 8004c4c:	682b      	ldr	r3, [r5, #0]
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d0c4      	beq.n	8004bdc <__sflush_r+0x30>
 8004c52:	2b1d      	cmp	r3, #29
 8004c54:	d001      	beq.n	8004c5a <__sflush_r+0xae>
 8004c56:	2b16      	cmp	r3, #22
 8004c58:	d101      	bne.n	8004c5e <__sflush_r+0xb2>
 8004c5a:	602f      	str	r7, [r5, #0]
 8004c5c:	e7b2      	b.n	8004bc4 <__sflush_r+0x18>
 8004c5e:	89a3      	ldrh	r3, [r4, #12]
 8004c60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004c64:	81a3      	strh	r3, [r4, #12]
 8004c66:	e7ae      	b.n	8004bc6 <__sflush_r+0x1a>
 8004c68:	690f      	ldr	r7, [r1, #16]
 8004c6a:	2f00      	cmp	r7, #0
 8004c6c:	d0aa      	beq.n	8004bc4 <__sflush_r+0x18>
 8004c6e:	0793      	lsls	r3, r2, #30
 8004c70:	bf18      	it	ne
 8004c72:	2300      	movne	r3, #0
 8004c74:	680e      	ldr	r6, [r1, #0]
 8004c76:	bf08      	it	eq
 8004c78:	694b      	ldreq	r3, [r1, #20]
 8004c7a:	1bf6      	subs	r6, r6, r7
 8004c7c:	600f      	str	r7, [r1, #0]
 8004c7e:	608b      	str	r3, [r1, #8]
 8004c80:	2e00      	cmp	r6, #0
 8004c82:	dd9f      	ble.n	8004bc4 <__sflush_r+0x18>
 8004c84:	4633      	mov	r3, r6
 8004c86:	463a      	mov	r2, r7
 8004c88:	4628      	mov	r0, r5
 8004c8a:	6a21      	ldr	r1, [r4, #32]
 8004c8c:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8004c90:	47e0      	blx	ip
 8004c92:	2800      	cmp	r0, #0
 8004c94:	dc06      	bgt.n	8004ca4 <__sflush_r+0xf8>
 8004c96:	89a3      	ldrh	r3, [r4, #12]
 8004c98:	f04f 30ff 	mov.w	r0, #4294967295
 8004c9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004ca0:	81a3      	strh	r3, [r4, #12]
 8004ca2:	e790      	b.n	8004bc6 <__sflush_r+0x1a>
 8004ca4:	4407      	add	r7, r0
 8004ca6:	1a36      	subs	r6, r6, r0
 8004ca8:	e7ea      	b.n	8004c80 <__sflush_r+0xd4>
 8004caa:	bf00      	nop
 8004cac:	20400001 	.word	0x20400001

08004cb0 <_fflush_r>:
 8004cb0:	b538      	push	{r3, r4, r5, lr}
 8004cb2:	690b      	ldr	r3, [r1, #16]
 8004cb4:	4605      	mov	r5, r0
 8004cb6:	460c      	mov	r4, r1
 8004cb8:	b913      	cbnz	r3, 8004cc0 <_fflush_r+0x10>
 8004cba:	2500      	movs	r5, #0
 8004cbc:	4628      	mov	r0, r5
 8004cbe:	bd38      	pop	{r3, r4, r5, pc}
 8004cc0:	b118      	cbz	r0, 8004cca <_fflush_r+0x1a>
 8004cc2:	6983      	ldr	r3, [r0, #24]
 8004cc4:	b90b      	cbnz	r3, 8004cca <_fflush_r+0x1a>
 8004cc6:	f000 f887 	bl	8004dd8 <__sinit>
 8004cca:	4b14      	ldr	r3, [pc, #80]	; (8004d1c <_fflush_r+0x6c>)
 8004ccc:	429c      	cmp	r4, r3
 8004cce:	d11b      	bne.n	8004d08 <_fflush_r+0x58>
 8004cd0:	686c      	ldr	r4, [r5, #4]
 8004cd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d0ef      	beq.n	8004cba <_fflush_r+0xa>
 8004cda:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004cdc:	07d0      	lsls	r0, r2, #31
 8004cde:	d404      	bmi.n	8004cea <_fflush_r+0x3a>
 8004ce0:	0599      	lsls	r1, r3, #22
 8004ce2:	d402      	bmi.n	8004cea <_fflush_r+0x3a>
 8004ce4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004ce6:	f000 f915 	bl	8004f14 <__retarget_lock_acquire_recursive>
 8004cea:	4628      	mov	r0, r5
 8004cec:	4621      	mov	r1, r4
 8004cee:	f7ff ff5d 	bl	8004bac <__sflush_r>
 8004cf2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004cf4:	4605      	mov	r5, r0
 8004cf6:	07da      	lsls	r2, r3, #31
 8004cf8:	d4e0      	bmi.n	8004cbc <_fflush_r+0xc>
 8004cfa:	89a3      	ldrh	r3, [r4, #12]
 8004cfc:	059b      	lsls	r3, r3, #22
 8004cfe:	d4dd      	bmi.n	8004cbc <_fflush_r+0xc>
 8004d00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004d02:	f000 f908 	bl	8004f16 <__retarget_lock_release_recursive>
 8004d06:	e7d9      	b.n	8004cbc <_fflush_r+0xc>
 8004d08:	4b05      	ldr	r3, [pc, #20]	; (8004d20 <_fflush_r+0x70>)
 8004d0a:	429c      	cmp	r4, r3
 8004d0c:	d101      	bne.n	8004d12 <_fflush_r+0x62>
 8004d0e:	68ac      	ldr	r4, [r5, #8]
 8004d10:	e7df      	b.n	8004cd2 <_fflush_r+0x22>
 8004d12:	4b04      	ldr	r3, [pc, #16]	; (8004d24 <_fflush_r+0x74>)
 8004d14:	429c      	cmp	r4, r3
 8004d16:	bf08      	it	eq
 8004d18:	68ec      	ldreq	r4, [r5, #12]
 8004d1a:	e7da      	b.n	8004cd2 <_fflush_r+0x22>
 8004d1c:	080053b4 	.word	0x080053b4
 8004d20:	080053d4 	.word	0x080053d4
 8004d24:	08005394 	.word	0x08005394

08004d28 <std>:
 8004d28:	2300      	movs	r3, #0
 8004d2a:	b510      	push	{r4, lr}
 8004d2c:	4604      	mov	r4, r0
 8004d2e:	e9c0 3300 	strd	r3, r3, [r0]
 8004d32:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004d36:	6083      	str	r3, [r0, #8]
 8004d38:	8181      	strh	r1, [r0, #12]
 8004d3a:	6643      	str	r3, [r0, #100]	; 0x64
 8004d3c:	81c2      	strh	r2, [r0, #14]
 8004d3e:	6183      	str	r3, [r0, #24]
 8004d40:	4619      	mov	r1, r3
 8004d42:	2208      	movs	r2, #8
 8004d44:	305c      	adds	r0, #92	; 0x5c
 8004d46:	f7ff fa11 	bl	800416c <memset>
 8004d4a:	4b05      	ldr	r3, [pc, #20]	; (8004d60 <std+0x38>)
 8004d4c:	6224      	str	r4, [r4, #32]
 8004d4e:	6263      	str	r3, [r4, #36]	; 0x24
 8004d50:	4b04      	ldr	r3, [pc, #16]	; (8004d64 <std+0x3c>)
 8004d52:	62a3      	str	r3, [r4, #40]	; 0x28
 8004d54:	4b04      	ldr	r3, [pc, #16]	; (8004d68 <std+0x40>)
 8004d56:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004d58:	4b04      	ldr	r3, [pc, #16]	; (8004d6c <std+0x44>)
 8004d5a:	6323      	str	r3, [r4, #48]	; 0x30
 8004d5c:	bd10      	pop	{r4, pc}
 8004d5e:	bf00      	nop
 8004d60:	080050a1 	.word	0x080050a1
 8004d64:	080050c3 	.word	0x080050c3
 8004d68:	080050fb 	.word	0x080050fb
 8004d6c:	0800511f 	.word	0x0800511f

08004d70 <_cleanup_r>:
 8004d70:	4901      	ldr	r1, [pc, #4]	; (8004d78 <_cleanup_r+0x8>)
 8004d72:	f000 b8af 	b.w	8004ed4 <_fwalk_reent>
 8004d76:	bf00      	nop
 8004d78:	08004cb1 	.word	0x08004cb1

08004d7c <__sfmoreglue>:
 8004d7c:	2268      	movs	r2, #104	; 0x68
 8004d7e:	b570      	push	{r4, r5, r6, lr}
 8004d80:	1e4d      	subs	r5, r1, #1
 8004d82:	4355      	muls	r5, r2
 8004d84:	460e      	mov	r6, r1
 8004d86:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004d8a:	f7ff fad5 	bl	8004338 <_malloc_r>
 8004d8e:	4604      	mov	r4, r0
 8004d90:	b140      	cbz	r0, 8004da4 <__sfmoreglue+0x28>
 8004d92:	2100      	movs	r1, #0
 8004d94:	e9c0 1600 	strd	r1, r6, [r0]
 8004d98:	300c      	adds	r0, #12
 8004d9a:	60a0      	str	r0, [r4, #8]
 8004d9c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004da0:	f7ff f9e4 	bl	800416c <memset>
 8004da4:	4620      	mov	r0, r4
 8004da6:	bd70      	pop	{r4, r5, r6, pc}

08004da8 <__sfp_lock_acquire>:
 8004da8:	4801      	ldr	r0, [pc, #4]	; (8004db0 <__sfp_lock_acquire+0x8>)
 8004daa:	f000 b8b3 	b.w	8004f14 <__retarget_lock_acquire_recursive>
 8004dae:	bf00      	nop
 8004db0:	200001d9 	.word	0x200001d9

08004db4 <__sfp_lock_release>:
 8004db4:	4801      	ldr	r0, [pc, #4]	; (8004dbc <__sfp_lock_release+0x8>)
 8004db6:	f000 b8ae 	b.w	8004f16 <__retarget_lock_release_recursive>
 8004dba:	bf00      	nop
 8004dbc:	200001d9 	.word	0x200001d9

08004dc0 <__sinit_lock_acquire>:
 8004dc0:	4801      	ldr	r0, [pc, #4]	; (8004dc8 <__sinit_lock_acquire+0x8>)
 8004dc2:	f000 b8a7 	b.w	8004f14 <__retarget_lock_acquire_recursive>
 8004dc6:	bf00      	nop
 8004dc8:	200001da 	.word	0x200001da

08004dcc <__sinit_lock_release>:
 8004dcc:	4801      	ldr	r0, [pc, #4]	; (8004dd4 <__sinit_lock_release+0x8>)
 8004dce:	f000 b8a2 	b.w	8004f16 <__retarget_lock_release_recursive>
 8004dd2:	bf00      	nop
 8004dd4:	200001da 	.word	0x200001da

08004dd8 <__sinit>:
 8004dd8:	b510      	push	{r4, lr}
 8004dda:	4604      	mov	r4, r0
 8004ddc:	f7ff fff0 	bl	8004dc0 <__sinit_lock_acquire>
 8004de0:	69a3      	ldr	r3, [r4, #24]
 8004de2:	b11b      	cbz	r3, 8004dec <__sinit+0x14>
 8004de4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004de8:	f7ff bff0 	b.w	8004dcc <__sinit_lock_release>
 8004dec:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004df0:	6523      	str	r3, [r4, #80]	; 0x50
 8004df2:	4b13      	ldr	r3, [pc, #76]	; (8004e40 <__sinit+0x68>)
 8004df4:	4a13      	ldr	r2, [pc, #76]	; (8004e44 <__sinit+0x6c>)
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	62a2      	str	r2, [r4, #40]	; 0x28
 8004dfa:	42a3      	cmp	r3, r4
 8004dfc:	bf08      	it	eq
 8004dfe:	2301      	moveq	r3, #1
 8004e00:	4620      	mov	r0, r4
 8004e02:	bf08      	it	eq
 8004e04:	61a3      	streq	r3, [r4, #24]
 8004e06:	f000 f81f 	bl	8004e48 <__sfp>
 8004e0a:	6060      	str	r0, [r4, #4]
 8004e0c:	4620      	mov	r0, r4
 8004e0e:	f000 f81b 	bl	8004e48 <__sfp>
 8004e12:	60a0      	str	r0, [r4, #8]
 8004e14:	4620      	mov	r0, r4
 8004e16:	f000 f817 	bl	8004e48 <__sfp>
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	2104      	movs	r1, #4
 8004e1e:	60e0      	str	r0, [r4, #12]
 8004e20:	6860      	ldr	r0, [r4, #4]
 8004e22:	f7ff ff81 	bl	8004d28 <std>
 8004e26:	2201      	movs	r2, #1
 8004e28:	2109      	movs	r1, #9
 8004e2a:	68a0      	ldr	r0, [r4, #8]
 8004e2c:	f7ff ff7c 	bl	8004d28 <std>
 8004e30:	2202      	movs	r2, #2
 8004e32:	2112      	movs	r1, #18
 8004e34:	68e0      	ldr	r0, [r4, #12]
 8004e36:	f7ff ff77 	bl	8004d28 <std>
 8004e3a:	2301      	movs	r3, #1
 8004e3c:	61a3      	str	r3, [r4, #24]
 8004e3e:	e7d1      	b.n	8004de4 <__sinit+0xc>
 8004e40:	080052ac 	.word	0x080052ac
 8004e44:	08004d71 	.word	0x08004d71

08004e48 <__sfp>:
 8004e48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e4a:	4607      	mov	r7, r0
 8004e4c:	f7ff ffac 	bl	8004da8 <__sfp_lock_acquire>
 8004e50:	4b1e      	ldr	r3, [pc, #120]	; (8004ecc <__sfp+0x84>)
 8004e52:	681e      	ldr	r6, [r3, #0]
 8004e54:	69b3      	ldr	r3, [r6, #24]
 8004e56:	b913      	cbnz	r3, 8004e5e <__sfp+0x16>
 8004e58:	4630      	mov	r0, r6
 8004e5a:	f7ff ffbd 	bl	8004dd8 <__sinit>
 8004e5e:	3648      	adds	r6, #72	; 0x48
 8004e60:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004e64:	3b01      	subs	r3, #1
 8004e66:	d503      	bpl.n	8004e70 <__sfp+0x28>
 8004e68:	6833      	ldr	r3, [r6, #0]
 8004e6a:	b30b      	cbz	r3, 8004eb0 <__sfp+0x68>
 8004e6c:	6836      	ldr	r6, [r6, #0]
 8004e6e:	e7f7      	b.n	8004e60 <__sfp+0x18>
 8004e70:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004e74:	b9d5      	cbnz	r5, 8004eac <__sfp+0x64>
 8004e76:	4b16      	ldr	r3, [pc, #88]	; (8004ed0 <__sfp+0x88>)
 8004e78:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004e7c:	60e3      	str	r3, [r4, #12]
 8004e7e:	6665      	str	r5, [r4, #100]	; 0x64
 8004e80:	f000 f847 	bl	8004f12 <__retarget_lock_init_recursive>
 8004e84:	f7ff ff96 	bl	8004db4 <__sfp_lock_release>
 8004e88:	2208      	movs	r2, #8
 8004e8a:	4629      	mov	r1, r5
 8004e8c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004e90:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004e94:	6025      	str	r5, [r4, #0]
 8004e96:	61a5      	str	r5, [r4, #24]
 8004e98:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004e9c:	f7ff f966 	bl	800416c <memset>
 8004ea0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004ea4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004ea8:	4620      	mov	r0, r4
 8004eaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004eac:	3468      	adds	r4, #104	; 0x68
 8004eae:	e7d9      	b.n	8004e64 <__sfp+0x1c>
 8004eb0:	2104      	movs	r1, #4
 8004eb2:	4638      	mov	r0, r7
 8004eb4:	f7ff ff62 	bl	8004d7c <__sfmoreglue>
 8004eb8:	4604      	mov	r4, r0
 8004eba:	6030      	str	r0, [r6, #0]
 8004ebc:	2800      	cmp	r0, #0
 8004ebe:	d1d5      	bne.n	8004e6c <__sfp+0x24>
 8004ec0:	f7ff ff78 	bl	8004db4 <__sfp_lock_release>
 8004ec4:	230c      	movs	r3, #12
 8004ec6:	603b      	str	r3, [r7, #0]
 8004ec8:	e7ee      	b.n	8004ea8 <__sfp+0x60>
 8004eca:	bf00      	nop
 8004ecc:	080052ac 	.word	0x080052ac
 8004ed0:	ffff0001 	.word	0xffff0001

08004ed4 <_fwalk_reent>:
 8004ed4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004ed8:	4606      	mov	r6, r0
 8004eda:	4688      	mov	r8, r1
 8004edc:	2700      	movs	r7, #0
 8004ede:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004ee2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004ee6:	f1b9 0901 	subs.w	r9, r9, #1
 8004eea:	d505      	bpl.n	8004ef8 <_fwalk_reent+0x24>
 8004eec:	6824      	ldr	r4, [r4, #0]
 8004eee:	2c00      	cmp	r4, #0
 8004ef0:	d1f7      	bne.n	8004ee2 <_fwalk_reent+0xe>
 8004ef2:	4638      	mov	r0, r7
 8004ef4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004ef8:	89ab      	ldrh	r3, [r5, #12]
 8004efa:	2b01      	cmp	r3, #1
 8004efc:	d907      	bls.n	8004f0e <_fwalk_reent+0x3a>
 8004efe:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004f02:	3301      	adds	r3, #1
 8004f04:	d003      	beq.n	8004f0e <_fwalk_reent+0x3a>
 8004f06:	4629      	mov	r1, r5
 8004f08:	4630      	mov	r0, r6
 8004f0a:	47c0      	blx	r8
 8004f0c:	4307      	orrs	r7, r0
 8004f0e:	3568      	adds	r5, #104	; 0x68
 8004f10:	e7e9      	b.n	8004ee6 <_fwalk_reent+0x12>

08004f12 <__retarget_lock_init_recursive>:
 8004f12:	4770      	bx	lr

08004f14 <__retarget_lock_acquire_recursive>:
 8004f14:	4770      	bx	lr

08004f16 <__retarget_lock_release_recursive>:
 8004f16:	4770      	bx	lr

08004f18 <__swhatbuf_r>:
 8004f18:	b570      	push	{r4, r5, r6, lr}
 8004f1a:	460e      	mov	r6, r1
 8004f1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f20:	4614      	mov	r4, r2
 8004f22:	2900      	cmp	r1, #0
 8004f24:	461d      	mov	r5, r3
 8004f26:	b096      	sub	sp, #88	; 0x58
 8004f28:	da08      	bge.n	8004f3c <__swhatbuf_r+0x24>
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8004f30:	602a      	str	r2, [r5, #0]
 8004f32:	061a      	lsls	r2, r3, #24
 8004f34:	d410      	bmi.n	8004f58 <__swhatbuf_r+0x40>
 8004f36:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004f3a:	e00e      	b.n	8004f5a <__swhatbuf_r+0x42>
 8004f3c:	466a      	mov	r2, sp
 8004f3e:	f000 f915 	bl	800516c <_fstat_r>
 8004f42:	2800      	cmp	r0, #0
 8004f44:	dbf1      	blt.n	8004f2a <__swhatbuf_r+0x12>
 8004f46:	9a01      	ldr	r2, [sp, #4]
 8004f48:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004f4c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004f50:	425a      	negs	r2, r3
 8004f52:	415a      	adcs	r2, r3
 8004f54:	602a      	str	r2, [r5, #0]
 8004f56:	e7ee      	b.n	8004f36 <__swhatbuf_r+0x1e>
 8004f58:	2340      	movs	r3, #64	; 0x40
 8004f5a:	2000      	movs	r0, #0
 8004f5c:	6023      	str	r3, [r4, #0]
 8004f5e:	b016      	add	sp, #88	; 0x58
 8004f60:	bd70      	pop	{r4, r5, r6, pc}
	...

08004f64 <__smakebuf_r>:
 8004f64:	898b      	ldrh	r3, [r1, #12]
 8004f66:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004f68:	079d      	lsls	r5, r3, #30
 8004f6a:	4606      	mov	r6, r0
 8004f6c:	460c      	mov	r4, r1
 8004f6e:	d507      	bpl.n	8004f80 <__smakebuf_r+0x1c>
 8004f70:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004f74:	6023      	str	r3, [r4, #0]
 8004f76:	6123      	str	r3, [r4, #16]
 8004f78:	2301      	movs	r3, #1
 8004f7a:	6163      	str	r3, [r4, #20]
 8004f7c:	b002      	add	sp, #8
 8004f7e:	bd70      	pop	{r4, r5, r6, pc}
 8004f80:	466a      	mov	r2, sp
 8004f82:	ab01      	add	r3, sp, #4
 8004f84:	f7ff ffc8 	bl	8004f18 <__swhatbuf_r>
 8004f88:	9900      	ldr	r1, [sp, #0]
 8004f8a:	4605      	mov	r5, r0
 8004f8c:	4630      	mov	r0, r6
 8004f8e:	f7ff f9d3 	bl	8004338 <_malloc_r>
 8004f92:	b948      	cbnz	r0, 8004fa8 <__smakebuf_r+0x44>
 8004f94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004f98:	059a      	lsls	r2, r3, #22
 8004f9a:	d4ef      	bmi.n	8004f7c <__smakebuf_r+0x18>
 8004f9c:	f023 0303 	bic.w	r3, r3, #3
 8004fa0:	f043 0302 	orr.w	r3, r3, #2
 8004fa4:	81a3      	strh	r3, [r4, #12]
 8004fa6:	e7e3      	b.n	8004f70 <__smakebuf_r+0xc>
 8004fa8:	4b0d      	ldr	r3, [pc, #52]	; (8004fe0 <__smakebuf_r+0x7c>)
 8004faa:	62b3      	str	r3, [r6, #40]	; 0x28
 8004fac:	89a3      	ldrh	r3, [r4, #12]
 8004fae:	6020      	str	r0, [r4, #0]
 8004fb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004fb4:	81a3      	strh	r3, [r4, #12]
 8004fb6:	9b00      	ldr	r3, [sp, #0]
 8004fb8:	6120      	str	r0, [r4, #16]
 8004fba:	6163      	str	r3, [r4, #20]
 8004fbc:	9b01      	ldr	r3, [sp, #4]
 8004fbe:	b15b      	cbz	r3, 8004fd8 <__smakebuf_r+0x74>
 8004fc0:	4630      	mov	r0, r6
 8004fc2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004fc6:	f000 f8e3 	bl	8005190 <_isatty_r>
 8004fca:	b128      	cbz	r0, 8004fd8 <__smakebuf_r+0x74>
 8004fcc:	89a3      	ldrh	r3, [r4, #12]
 8004fce:	f023 0303 	bic.w	r3, r3, #3
 8004fd2:	f043 0301 	orr.w	r3, r3, #1
 8004fd6:	81a3      	strh	r3, [r4, #12]
 8004fd8:	89a0      	ldrh	r0, [r4, #12]
 8004fda:	4305      	orrs	r5, r0
 8004fdc:	81a5      	strh	r5, [r4, #12]
 8004fde:	e7cd      	b.n	8004f7c <__smakebuf_r+0x18>
 8004fe0:	08004d71 	.word	0x08004d71

08004fe4 <memchr>:
 8004fe4:	4603      	mov	r3, r0
 8004fe6:	b510      	push	{r4, lr}
 8004fe8:	b2c9      	uxtb	r1, r1
 8004fea:	4402      	add	r2, r0
 8004fec:	4293      	cmp	r3, r2
 8004fee:	4618      	mov	r0, r3
 8004ff0:	d101      	bne.n	8004ff6 <memchr+0x12>
 8004ff2:	2000      	movs	r0, #0
 8004ff4:	e003      	b.n	8004ffe <memchr+0x1a>
 8004ff6:	7804      	ldrb	r4, [r0, #0]
 8004ff8:	3301      	adds	r3, #1
 8004ffa:	428c      	cmp	r4, r1
 8004ffc:	d1f6      	bne.n	8004fec <memchr+0x8>
 8004ffe:	bd10      	pop	{r4, pc}

08005000 <__malloc_lock>:
 8005000:	4801      	ldr	r0, [pc, #4]	; (8005008 <__malloc_lock+0x8>)
 8005002:	f7ff bf87 	b.w	8004f14 <__retarget_lock_acquire_recursive>
 8005006:	bf00      	nop
 8005008:	200001d8 	.word	0x200001d8

0800500c <__malloc_unlock>:
 800500c:	4801      	ldr	r0, [pc, #4]	; (8005014 <__malloc_unlock+0x8>)
 800500e:	f7ff bf82 	b.w	8004f16 <__retarget_lock_release_recursive>
 8005012:	bf00      	nop
 8005014:	200001d8 	.word	0x200001d8

08005018 <_raise_r>:
 8005018:	291f      	cmp	r1, #31
 800501a:	b538      	push	{r3, r4, r5, lr}
 800501c:	4604      	mov	r4, r0
 800501e:	460d      	mov	r5, r1
 8005020:	d904      	bls.n	800502c <_raise_r+0x14>
 8005022:	2316      	movs	r3, #22
 8005024:	6003      	str	r3, [r0, #0]
 8005026:	f04f 30ff 	mov.w	r0, #4294967295
 800502a:	bd38      	pop	{r3, r4, r5, pc}
 800502c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800502e:	b112      	cbz	r2, 8005036 <_raise_r+0x1e>
 8005030:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005034:	b94b      	cbnz	r3, 800504a <_raise_r+0x32>
 8005036:	4620      	mov	r0, r4
 8005038:	f000 f830 	bl	800509c <_getpid_r>
 800503c:	462a      	mov	r2, r5
 800503e:	4601      	mov	r1, r0
 8005040:	4620      	mov	r0, r4
 8005042:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005046:	f000 b817 	b.w	8005078 <_kill_r>
 800504a:	2b01      	cmp	r3, #1
 800504c:	d00a      	beq.n	8005064 <_raise_r+0x4c>
 800504e:	1c59      	adds	r1, r3, #1
 8005050:	d103      	bne.n	800505a <_raise_r+0x42>
 8005052:	2316      	movs	r3, #22
 8005054:	6003      	str	r3, [r0, #0]
 8005056:	2001      	movs	r0, #1
 8005058:	e7e7      	b.n	800502a <_raise_r+0x12>
 800505a:	2400      	movs	r4, #0
 800505c:	4628      	mov	r0, r5
 800505e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005062:	4798      	blx	r3
 8005064:	2000      	movs	r0, #0
 8005066:	e7e0      	b.n	800502a <_raise_r+0x12>

08005068 <raise>:
 8005068:	4b02      	ldr	r3, [pc, #8]	; (8005074 <raise+0xc>)
 800506a:	4601      	mov	r1, r0
 800506c:	6818      	ldr	r0, [r3, #0]
 800506e:	f7ff bfd3 	b.w	8005018 <_raise_r>
 8005072:	bf00      	nop
 8005074:	20000014 	.word	0x20000014

08005078 <_kill_r>:
 8005078:	b538      	push	{r3, r4, r5, lr}
 800507a:	2300      	movs	r3, #0
 800507c:	4d06      	ldr	r5, [pc, #24]	; (8005098 <_kill_r+0x20>)
 800507e:	4604      	mov	r4, r0
 8005080:	4608      	mov	r0, r1
 8005082:	4611      	mov	r1, r2
 8005084:	602b      	str	r3, [r5, #0]
 8005086:	f7fc fec3 	bl	8001e10 <_kill>
 800508a:	1c43      	adds	r3, r0, #1
 800508c:	d102      	bne.n	8005094 <_kill_r+0x1c>
 800508e:	682b      	ldr	r3, [r5, #0]
 8005090:	b103      	cbz	r3, 8005094 <_kill_r+0x1c>
 8005092:	6023      	str	r3, [r4, #0]
 8005094:	bd38      	pop	{r3, r4, r5, pc}
 8005096:	bf00      	nop
 8005098:	200001dc 	.word	0x200001dc

0800509c <_getpid_r>:
 800509c:	f7fc beb1 	b.w	8001e02 <_getpid>

080050a0 <__sread>:
 80050a0:	b510      	push	{r4, lr}
 80050a2:	460c      	mov	r4, r1
 80050a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80050a8:	f000 f894 	bl	80051d4 <_read_r>
 80050ac:	2800      	cmp	r0, #0
 80050ae:	bfab      	itete	ge
 80050b0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80050b2:	89a3      	ldrhlt	r3, [r4, #12]
 80050b4:	181b      	addge	r3, r3, r0
 80050b6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80050ba:	bfac      	ite	ge
 80050bc:	6563      	strge	r3, [r4, #84]	; 0x54
 80050be:	81a3      	strhlt	r3, [r4, #12]
 80050c0:	bd10      	pop	{r4, pc}

080050c2 <__swrite>:
 80050c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80050c6:	461f      	mov	r7, r3
 80050c8:	898b      	ldrh	r3, [r1, #12]
 80050ca:	4605      	mov	r5, r0
 80050cc:	05db      	lsls	r3, r3, #23
 80050ce:	460c      	mov	r4, r1
 80050d0:	4616      	mov	r6, r2
 80050d2:	d505      	bpl.n	80050e0 <__swrite+0x1e>
 80050d4:	2302      	movs	r3, #2
 80050d6:	2200      	movs	r2, #0
 80050d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80050dc:	f000 f868 	bl	80051b0 <_lseek_r>
 80050e0:	89a3      	ldrh	r3, [r4, #12]
 80050e2:	4632      	mov	r2, r6
 80050e4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80050e8:	81a3      	strh	r3, [r4, #12]
 80050ea:	4628      	mov	r0, r5
 80050ec:	463b      	mov	r3, r7
 80050ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80050f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80050f6:	f000 b817 	b.w	8005128 <_write_r>

080050fa <__sseek>:
 80050fa:	b510      	push	{r4, lr}
 80050fc:	460c      	mov	r4, r1
 80050fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005102:	f000 f855 	bl	80051b0 <_lseek_r>
 8005106:	1c43      	adds	r3, r0, #1
 8005108:	89a3      	ldrh	r3, [r4, #12]
 800510a:	bf15      	itete	ne
 800510c:	6560      	strne	r0, [r4, #84]	; 0x54
 800510e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005112:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005116:	81a3      	strheq	r3, [r4, #12]
 8005118:	bf18      	it	ne
 800511a:	81a3      	strhne	r3, [r4, #12]
 800511c:	bd10      	pop	{r4, pc}

0800511e <__sclose>:
 800511e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005122:	f000 b813 	b.w	800514c <_close_r>
	...

08005128 <_write_r>:
 8005128:	b538      	push	{r3, r4, r5, lr}
 800512a:	4604      	mov	r4, r0
 800512c:	4608      	mov	r0, r1
 800512e:	4611      	mov	r1, r2
 8005130:	2200      	movs	r2, #0
 8005132:	4d05      	ldr	r5, [pc, #20]	; (8005148 <_write_r+0x20>)
 8005134:	602a      	str	r2, [r5, #0]
 8005136:	461a      	mov	r2, r3
 8005138:	f7fc fea1 	bl	8001e7e <_write>
 800513c:	1c43      	adds	r3, r0, #1
 800513e:	d102      	bne.n	8005146 <_write_r+0x1e>
 8005140:	682b      	ldr	r3, [r5, #0]
 8005142:	b103      	cbz	r3, 8005146 <_write_r+0x1e>
 8005144:	6023      	str	r3, [r4, #0]
 8005146:	bd38      	pop	{r3, r4, r5, pc}
 8005148:	200001dc 	.word	0x200001dc

0800514c <_close_r>:
 800514c:	b538      	push	{r3, r4, r5, lr}
 800514e:	2300      	movs	r3, #0
 8005150:	4d05      	ldr	r5, [pc, #20]	; (8005168 <_close_r+0x1c>)
 8005152:	4604      	mov	r4, r0
 8005154:	4608      	mov	r0, r1
 8005156:	602b      	str	r3, [r5, #0]
 8005158:	f7fc fead 	bl	8001eb6 <_close>
 800515c:	1c43      	adds	r3, r0, #1
 800515e:	d102      	bne.n	8005166 <_close_r+0x1a>
 8005160:	682b      	ldr	r3, [r5, #0]
 8005162:	b103      	cbz	r3, 8005166 <_close_r+0x1a>
 8005164:	6023      	str	r3, [r4, #0]
 8005166:	bd38      	pop	{r3, r4, r5, pc}
 8005168:	200001dc 	.word	0x200001dc

0800516c <_fstat_r>:
 800516c:	b538      	push	{r3, r4, r5, lr}
 800516e:	2300      	movs	r3, #0
 8005170:	4d06      	ldr	r5, [pc, #24]	; (800518c <_fstat_r+0x20>)
 8005172:	4604      	mov	r4, r0
 8005174:	4608      	mov	r0, r1
 8005176:	4611      	mov	r1, r2
 8005178:	602b      	str	r3, [r5, #0]
 800517a:	f7fc fea7 	bl	8001ecc <_fstat>
 800517e:	1c43      	adds	r3, r0, #1
 8005180:	d102      	bne.n	8005188 <_fstat_r+0x1c>
 8005182:	682b      	ldr	r3, [r5, #0]
 8005184:	b103      	cbz	r3, 8005188 <_fstat_r+0x1c>
 8005186:	6023      	str	r3, [r4, #0]
 8005188:	bd38      	pop	{r3, r4, r5, pc}
 800518a:	bf00      	nop
 800518c:	200001dc 	.word	0x200001dc

08005190 <_isatty_r>:
 8005190:	b538      	push	{r3, r4, r5, lr}
 8005192:	2300      	movs	r3, #0
 8005194:	4d05      	ldr	r5, [pc, #20]	; (80051ac <_isatty_r+0x1c>)
 8005196:	4604      	mov	r4, r0
 8005198:	4608      	mov	r0, r1
 800519a:	602b      	str	r3, [r5, #0]
 800519c:	f7fc fea5 	bl	8001eea <_isatty>
 80051a0:	1c43      	adds	r3, r0, #1
 80051a2:	d102      	bne.n	80051aa <_isatty_r+0x1a>
 80051a4:	682b      	ldr	r3, [r5, #0]
 80051a6:	b103      	cbz	r3, 80051aa <_isatty_r+0x1a>
 80051a8:	6023      	str	r3, [r4, #0]
 80051aa:	bd38      	pop	{r3, r4, r5, pc}
 80051ac:	200001dc 	.word	0x200001dc

080051b0 <_lseek_r>:
 80051b0:	b538      	push	{r3, r4, r5, lr}
 80051b2:	4604      	mov	r4, r0
 80051b4:	4608      	mov	r0, r1
 80051b6:	4611      	mov	r1, r2
 80051b8:	2200      	movs	r2, #0
 80051ba:	4d05      	ldr	r5, [pc, #20]	; (80051d0 <_lseek_r+0x20>)
 80051bc:	602a      	str	r2, [r5, #0]
 80051be:	461a      	mov	r2, r3
 80051c0:	f7fc fe9d 	bl	8001efe <_lseek>
 80051c4:	1c43      	adds	r3, r0, #1
 80051c6:	d102      	bne.n	80051ce <_lseek_r+0x1e>
 80051c8:	682b      	ldr	r3, [r5, #0]
 80051ca:	b103      	cbz	r3, 80051ce <_lseek_r+0x1e>
 80051cc:	6023      	str	r3, [r4, #0]
 80051ce:	bd38      	pop	{r3, r4, r5, pc}
 80051d0:	200001dc 	.word	0x200001dc

080051d4 <_read_r>:
 80051d4:	b538      	push	{r3, r4, r5, lr}
 80051d6:	4604      	mov	r4, r0
 80051d8:	4608      	mov	r0, r1
 80051da:	4611      	mov	r1, r2
 80051dc:	2200      	movs	r2, #0
 80051de:	4d05      	ldr	r5, [pc, #20]	; (80051f4 <_read_r+0x20>)
 80051e0:	602a      	str	r2, [r5, #0]
 80051e2:	461a      	mov	r2, r3
 80051e4:	f7fc fe2e 	bl	8001e44 <_read>
 80051e8:	1c43      	adds	r3, r0, #1
 80051ea:	d102      	bne.n	80051f2 <_read_r+0x1e>
 80051ec:	682b      	ldr	r3, [r5, #0]
 80051ee:	b103      	cbz	r3, 80051f2 <_read_r+0x1e>
 80051f0:	6023      	str	r3, [r4, #0]
 80051f2:	bd38      	pop	{r3, r4, r5, pc}
 80051f4:	200001dc 	.word	0x200001dc

080051f8 <_init>:
 80051f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051fa:	bf00      	nop
 80051fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80051fe:	bc08      	pop	{r3}
 8005200:	469e      	mov	lr, r3
 8005202:	4770      	bx	lr

08005204 <_fini>:
 8005204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005206:	bf00      	nop
 8005208:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800520a:	bc08      	pop	{r3}
 800520c:	469e      	mov	lr, r3
 800520e:	4770      	bx	lr
