/***************************************************************************
 *     Copyright (c) 1999-2013, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Mon Sep 23 09:50:33 2013
 *                 Full Compile MD5 Checksum fcccce298b546dd6a1f4cbad288478da
 *                   (minus title and desc)
 *                 MD5 Checksum              211556602e37a33262598b3d5eeba81c
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 *
 ***************************************************************************/

#ifndef BCHP_BVNF_INTR2_5_H__
#define BCHP_BVNF_INTR2_5_H__

/***************************************************************************
 *BVNF_INTR2_5 - BVN Front Interrupt Controller 5 (BVN Errors INTR to CPU) Registers
 ***************************************************************************/
#define BCHP_BVNF_INTR2_5_R5F_STATUS             0x00604500 /* R5f interrupt Status Register */
#define BCHP_BVNF_INTR2_5_R5F_SET                0x00604504 /* R5f interrupt Set Register */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR              0x00604508 /* R5f interrupt Clear Register */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS        0x0060450c /* R5f interrupt Mask Status Register */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET           0x00604510 /* R5f interrupt Mask Set Register */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR         0x00604514 /* R5f interrupt Mask Clear Register */
#define BCHP_BVNF_INTR2_5_PCI_STATUS             0x00604518 /* PCI interrupt Status Register */
#define BCHP_BVNF_INTR2_5_PCI_SET                0x0060451c /* PCI interrupt Set Register */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR              0x00604520 /* PCI interrupt Clear Register */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS        0x00604524 /* PCI interrupt Mask Status Register */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET           0x00604528 /* PCI interrupt Mask Set Register */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR         0x0060452c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *R5F_STATUS - R5f interrupt Status Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: R5F_STATUS :: RGR_ERR_INTR [31:31] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_RGR_ERR_INTR_MASK             0x80000000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_RGR_ERR_INTR_SHIFT            31
#define BCHP_BVNF_INTR2_5_R5F_STATUS_RGR_ERR_INTR_DEFAULT          0x00000000

/* BVNF_INTR2_5 :: R5F_STATUS :: RDC_WATCHDOG_TIMER_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_RDC_WATCHDOG_TIMER_INTR_MASK  0x40000000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_RDC_WATCHDOG_TIMER_INTR_SHIFT 30
#define BCHP_BVNF_INTR2_5_R5F_STATUS_RDC_WATCHDOG_TIMER_INTR_DEFAULT 0x00000000

/* BVNF_INTR2_5 :: R5F_STATUS :: RDC_ERR_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_RDC_ERR_INTR_MASK             0x20000000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_RDC_ERR_INTR_SHIFT            29
#define BCHP_BVNF_INTR2_5_R5F_STATUS_RDC_ERR_INTR_DEFAULT          0x00000000

/* BVNF_INTR2_5 :: R5F_STATUS :: reserved0 [28:16] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_reserved0_MASK                0x1fff0000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_reserved0_SHIFT               16

/* BVNF_INTR2_5 :: R5F_STATUS :: VFD_7_INTR [15:15] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_7_INTR_MASK               0x00008000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_7_INTR_SHIFT              15
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_7_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: R5F_STATUS :: VFD_6_INTR [14:14] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_6_INTR_MASK               0x00004000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_6_INTR_SHIFT              14
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_6_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: R5F_STATUS :: VFD_5_INTR [13:13] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_5_INTR_MASK               0x00002000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_5_INTR_SHIFT              13
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_5_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: R5F_STATUS :: VFD_4_INTR [12:12] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_4_INTR_MASK               0x00001000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_4_INTR_SHIFT              12
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_4_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: R5F_STATUS :: VFD_3_INTR [11:11] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_3_INTR_MASK               0x00000800
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_3_INTR_SHIFT              11
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_3_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: R5F_STATUS :: VFD_2_INTR [10:10] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_2_INTR_MASK               0x00000400
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_2_INTR_SHIFT              10
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_2_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: R5F_STATUS :: VFD_1_INTR [09:09] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_1_INTR_MASK               0x00000200
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_1_INTR_SHIFT              9
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_1_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: R5F_STATUS :: VFD_0_INTR [08:08] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_0_INTR_MASK               0x00000100
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_0_INTR_SHIFT              8
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_0_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: R5F_STATUS :: reserved1 [07:06] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_reserved1_MASK                0x000000c0
#define BCHP_BVNF_INTR2_5_R5F_STATUS_reserved1_SHIFT               6

/* BVNF_INTR2_5 :: R5F_STATUS :: MFD_5_INTR [05:05] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MFD_5_INTR_MASK               0x00000020
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MFD_5_INTR_SHIFT              5
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MFD_5_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: R5F_STATUS :: MFD_4_INTR [04:04] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MFD_4_INTR_MASK               0x00000010
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MFD_4_INTR_SHIFT              4
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MFD_4_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: R5F_STATUS :: MFD_3_INTR [03:03] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MFD_3_INTR_MASK               0x00000008
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MFD_3_INTR_SHIFT              3
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MFD_3_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: R5F_STATUS :: MFD_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MFD_2_INTR_MASK               0x00000004
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MFD_2_INTR_SHIFT              2
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MFD_2_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: R5F_STATUS :: MFD_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MFD_1_INTR_MASK               0x00000002
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MFD_1_INTR_SHIFT              1
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MFD_1_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: R5F_STATUS :: MFD_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MFD_0_INTR_MASK               0x00000001
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MFD_0_INTR_SHIFT              0
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MFD_0_INTR_DEFAULT            0x00000000

/***************************************************************************
 *R5F_SET - R5f interrupt Set Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: R5F_SET :: RGR_ERR_INTR [31:31] */
#define BCHP_BVNF_INTR2_5_R5F_SET_RGR_ERR_INTR_MASK                0x80000000
#define BCHP_BVNF_INTR2_5_R5F_SET_RGR_ERR_INTR_SHIFT               31
#define BCHP_BVNF_INTR2_5_R5F_SET_RGR_ERR_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: R5F_SET :: RDC_WATCHDOG_TIMER_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_R5F_SET_RDC_WATCHDOG_TIMER_INTR_MASK     0x40000000
#define BCHP_BVNF_INTR2_5_R5F_SET_RDC_WATCHDOG_TIMER_INTR_SHIFT    30
#define BCHP_BVNF_INTR2_5_R5F_SET_RDC_WATCHDOG_TIMER_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_5 :: R5F_SET :: RDC_ERR_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_R5F_SET_RDC_ERR_INTR_MASK                0x20000000
#define BCHP_BVNF_INTR2_5_R5F_SET_RDC_ERR_INTR_SHIFT               29
#define BCHP_BVNF_INTR2_5_R5F_SET_RDC_ERR_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: R5F_SET :: reserved0 [28:16] */
#define BCHP_BVNF_INTR2_5_R5F_SET_reserved0_MASK                   0x1fff0000
#define BCHP_BVNF_INTR2_5_R5F_SET_reserved0_SHIFT                  16

/* BVNF_INTR2_5 :: R5F_SET :: VFD_7_INTR [15:15] */
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_7_INTR_MASK                  0x00008000
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_7_INTR_SHIFT                 15
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_7_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: R5F_SET :: VFD_6_INTR [14:14] */
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_6_INTR_MASK                  0x00004000
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_6_INTR_SHIFT                 14
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_6_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: R5F_SET :: VFD_5_INTR [13:13] */
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_5_INTR_MASK                  0x00002000
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_5_INTR_SHIFT                 13
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_5_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: R5F_SET :: VFD_4_INTR [12:12] */
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_4_INTR_MASK                  0x00001000
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_4_INTR_SHIFT                 12
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_4_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: R5F_SET :: VFD_3_INTR [11:11] */
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_3_INTR_MASK                  0x00000800
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_3_INTR_SHIFT                 11
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_3_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: R5F_SET :: VFD_2_INTR [10:10] */
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_2_INTR_MASK                  0x00000400
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_2_INTR_SHIFT                 10
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_2_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: R5F_SET :: VFD_1_INTR [09:09] */
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_1_INTR_MASK                  0x00000200
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_1_INTR_SHIFT                 9
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_1_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: R5F_SET :: VFD_0_INTR [08:08] */
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_0_INTR_MASK                  0x00000100
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_0_INTR_SHIFT                 8
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_0_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: R5F_SET :: reserved1 [07:06] */
#define BCHP_BVNF_INTR2_5_R5F_SET_reserved1_MASK                   0x000000c0
#define BCHP_BVNF_INTR2_5_R5F_SET_reserved1_SHIFT                  6

/* BVNF_INTR2_5 :: R5F_SET :: MFD_5_INTR [05:05] */
#define BCHP_BVNF_INTR2_5_R5F_SET_MFD_5_INTR_MASK                  0x00000020
#define BCHP_BVNF_INTR2_5_R5F_SET_MFD_5_INTR_SHIFT                 5
#define BCHP_BVNF_INTR2_5_R5F_SET_MFD_5_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: R5F_SET :: MFD_4_INTR [04:04] */
#define BCHP_BVNF_INTR2_5_R5F_SET_MFD_4_INTR_MASK                  0x00000010
#define BCHP_BVNF_INTR2_5_R5F_SET_MFD_4_INTR_SHIFT                 4
#define BCHP_BVNF_INTR2_5_R5F_SET_MFD_4_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: R5F_SET :: MFD_3_INTR [03:03] */
#define BCHP_BVNF_INTR2_5_R5F_SET_MFD_3_INTR_MASK                  0x00000008
#define BCHP_BVNF_INTR2_5_R5F_SET_MFD_3_INTR_SHIFT                 3
#define BCHP_BVNF_INTR2_5_R5F_SET_MFD_3_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: R5F_SET :: MFD_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_5_R5F_SET_MFD_2_INTR_MASK                  0x00000004
#define BCHP_BVNF_INTR2_5_R5F_SET_MFD_2_INTR_SHIFT                 2
#define BCHP_BVNF_INTR2_5_R5F_SET_MFD_2_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: R5F_SET :: MFD_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_5_R5F_SET_MFD_1_INTR_MASK                  0x00000002
#define BCHP_BVNF_INTR2_5_R5F_SET_MFD_1_INTR_SHIFT                 1
#define BCHP_BVNF_INTR2_5_R5F_SET_MFD_1_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: R5F_SET :: MFD_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_5_R5F_SET_MFD_0_INTR_MASK                  0x00000001
#define BCHP_BVNF_INTR2_5_R5F_SET_MFD_0_INTR_SHIFT                 0
#define BCHP_BVNF_INTR2_5_R5F_SET_MFD_0_INTR_DEFAULT               0x00000000

/***************************************************************************
 *R5F_CLEAR - R5f interrupt Clear Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: R5F_CLEAR :: RGR_ERR_INTR [31:31] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_RGR_ERR_INTR_MASK              0x80000000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_RGR_ERR_INTR_SHIFT             31
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_RGR_ERR_INTR_DEFAULT           0x00000000

/* BVNF_INTR2_5 :: R5F_CLEAR :: RDC_WATCHDOG_TIMER_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_RDC_WATCHDOG_TIMER_INTR_MASK   0x40000000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_RDC_WATCHDOG_TIMER_INTR_SHIFT  30
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_RDC_WATCHDOG_TIMER_INTR_DEFAULT 0x00000000

/* BVNF_INTR2_5 :: R5F_CLEAR :: RDC_ERR_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_RDC_ERR_INTR_MASK              0x20000000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_RDC_ERR_INTR_SHIFT             29
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_RDC_ERR_INTR_DEFAULT           0x00000000

/* BVNF_INTR2_5 :: R5F_CLEAR :: reserved0 [28:16] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_reserved0_MASK                 0x1fff0000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_reserved0_SHIFT                16

/* BVNF_INTR2_5 :: R5F_CLEAR :: VFD_7_INTR [15:15] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_7_INTR_MASK                0x00008000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_7_INTR_SHIFT               15
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_7_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: R5F_CLEAR :: VFD_6_INTR [14:14] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_6_INTR_MASK                0x00004000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_6_INTR_SHIFT               14
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_6_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: R5F_CLEAR :: VFD_5_INTR [13:13] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_5_INTR_MASK                0x00002000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_5_INTR_SHIFT               13
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_5_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: R5F_CLEAR :: VFD_4_INTR [12:12] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_4_INTR_MASK                0x00001000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_4_INTR_SHIFT               12
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_4_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: R5F_CLEAR :: VFD_3_INTR [11:11] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_3_INTR_MASK                0x00000800
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_3_INTR_SHIFT               11
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_3_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: R5F_CLEAR :: VFD_2_INTR [10:10] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_2_INTR_MASK                0x00000400
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_2_INTR_SHIFT               10
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_2_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: R5F_CLEAR :: VFD_1_INTR [09:09] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_1_INTR_MASK                0x00000200
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_1_INTR_SHIFT               9
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_1_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: R5F_CLEAR :: VFD_0_INTR [08:08] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_0_INTR_MASK                0x00000100
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_0_INTR_SHIFT               8
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_0_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: R5F_CLEAR :: reserved1 [07:06] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_reserved1_MASK                 0x000000c0
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_reserved1_SHIFT                6

/* BVNF_INTR2_5 :: R5F_CLEAR :: MFD_5_INTR [05:05] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MFD_5_INTR_MASK                0x00000020
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MFD_5_INTR_SHIFT               5
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MFD_5_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: R5F_CLEAR :: MFD_4_INTR [04:04] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MFD_4_INTR_MASK                0x00000010
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MFD_4_INTR_SHIFT               4
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MFD_4_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: R5F_CLEAR :: MFD_3_INTR [03:03] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MFD_3_INTR_MASK                0x00000008
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MFD_3_INTR_SHIFT               3
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MFD_3_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: R5F_CLEAR :: MFD_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MFD_2_INTR_MASK                0x00000004
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MFD_2_INTR_SHIFT               2
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MFD_2_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: R5F_CLEAR :: MFD_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MFD_1_INTR_MASK                0x00000002
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MFD_1_INTR_SHIFT               1
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MFD_1_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: R5F_CLEAR :: MFD_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MFD_0_INTR_MASK                0x00000001
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MFD_0_INTR_SHIFT               0
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MFD_0_INTR_DEFAULT             0x00000000

/***************************************************************************
 *R5F_MASK_STATUS - R5f interrupt Mask Status Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: RGR_ERR_INTR [31:31] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_RGR_ERR_INTR_MASK        0x80000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_RGR_ERR_INTR_SHIFT       31
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_RGR_ERR_INTR_DEFAULT     0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: RDC_WATCHDOG_TIMER_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_RDC_WATCHDOG_TIMER_INTR_MASK 0x40000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_RDC_WATCHDOG_TIMER_INTR_SHIFT 30
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_RDC_WATCHDOG_TIMER_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: RDC_ERR_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_RDC_ERR_INTR_MASK        0x20000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_RDC_ERR_INTR_SHIFT       29
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_RDC_ERR_INTR_DEFAULT     0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: reserved0 [28:16] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_reserved0_MASK           0x1fff0000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_reserved0_SHIFT          16

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: VFD_7_INTR [15:15] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_7_INTR_MASK          0x00008000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_7_INTR_SHIFT         15
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_7_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: VFD_6_INTR [14:14] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_6_INTR_MASK          0x00004000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_6_INTR_SHIFT         14
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_6_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: VFD_5_INTR [13:13] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_5_INTR_MASK          0x00002000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_5_INTR_SHIFT         13
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_5_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: VFD_4_INTR [12:12] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_4_INTR_MASK          0x00001000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_4_INTR_SHIFT         12
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_4_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: VFD_3_INTR [11:11] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_3_INTR_MASK          0x00000800
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_3_INTR_SHIFT         11
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_3_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: VFD_2_INTR [10:10] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_2_INTR_MASK          0x00000400
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_2_INTR_SHIFT         10
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_2_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: VFD_1_INTR [09:09] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_1_INTR_MASK          0x00000200
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_1_INTR_SHIFT         9
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_1_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: VFD_0_INTR [08:08] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_0_INTR_MASK          0x00000100
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_0_INTR_SHIFT         8
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_0_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: reserved1 [07:06] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_reserved1_MASK           0x000000c0
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_reserved1_SHIFT          6

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: MFD_5_INTR [05:05] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MFD_5_INTR_MASK          0x00000020
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MFD_5_INTR_SHIFT         5
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MFD_5_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: MFD_4_INTR [04:04] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MFD_4_INTR_MASK          0x00000010
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MFD_4_INTR_SHIFT         4
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MFD_4_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: MFD_3_INTR [03:03] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MFD_3_INTR_MASK          0x00000008
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MFD_3_INTR_SHIFT         3
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MFD_3_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: MFD_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MFD_2_INTR_MASK          0x00000004
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MFD_2_INTR_SHIFT         2
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MFD_2_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: MFD_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MFD_1_INTR_MASK          0x00000002
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MFD_1_INTR_SHIFT         1
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MFD_1_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: MFD_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MFD_0_INTR_MASK          0x00000001
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MFD_0_INTR_SHIFT         0
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MFD_0_INTR_DEFAULT       0x00000001

/***************************************************************************
 *R5F_MASK_SET - R5f interrupt Mask Set Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: R5F_MASK_SET :: RGR_ERR_INTR [31:31] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_RGR_ERR_INTR_MASK           0x80000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_RGR_ERR_INTR_SHIFT          31
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_RGR_ERR_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_SET :: RDC_WATCHDOG_TIMER_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_RDC_WATCHDOG_TIMER_INTR_MASK 0x40000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_RDC_WATCHDOG_TIMER_INTR_SHIFT 30
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_RDC_WATCHDOG_TIMER_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_SET :: RDC_ERR_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_RDC_ERR_INTR_MASK           0x20000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_RDC_ERR_INTR_SHIFT          29
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_RDC_ERR_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_SET :: reserved0 [28:16] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_reserved0_MASK              0x1fff0000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_reserved0_SHIFT             16

/* BVNF_INTR2_5 :: R5F_MASK_SET :: VFD_7_INTR [15:15] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_7_INTR_MASK             0x00008000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_7_INTR_SHIFT            15
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_7_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_SET :: VFD_6_INTR [14:14] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_6_INTR_MASK             0x00004000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_6_INTR_SHIFT            14
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_6_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_SET :: VFD_5_INTR [13:13] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_5_INTR_MASK             0x00002000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_5_INTR_SHIFT            13
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_5_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_SET :: VFD_4_INTR [12:12] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_4_INTR_MASK             0x00001000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_4_INTR_SHIFT            12
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_4_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_SET :: VFD_3_INTR [11:11] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_3_INTR_MASK             0x00000800
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_3_INTR_SHIFT            11
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_3_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_SET :: VFD_2_INTR [10:10] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_2_INTR_MASK             0x00000400
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_2_INTR_SHIFT            10
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_2_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_SET :: VFD_1_INTR [09:09] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_1_INTR_MASK             0x00000200
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_1_INTR_SHIFT            9
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_1_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_SET :: VFD_0_INTR [08:08] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_0_INTR_MASK             0x00000100
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_0_INTR_SHIFT            8
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_0_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_SET :: reserved1 [07:06] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_reserved1_MASK              0x000000c0
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_reserved1_SHIFT             6

/* BVNF_INTR2_5 :: R5F_MASK_SET :: MFD_5_INTR [05:05] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MFD_5_INTR_MASK             0x00000020
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MFD_5_INTR_SHIFT            5
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MFD_5_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_SET :: MFD_4_INTR [04:04] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MFD_4_INTR_MASK             0x00000010
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MFD_4_INTR_SHIFT            4
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MFD_4_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_SET :: MFD_3_INTR [03:03] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MFD_3_INTR_MASK             0x00000008
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MFD_3_INTR_SHIFT            3
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MFD_3_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_SET :: MFD_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MFD_2_INTR_MASK             0x00000004
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MFD_2_INTR_SHIFT            2
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MFD_2_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_SET :: MFD_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MFD_1_INTR_MASK             0x00000002
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MFD_1_INTR_SHIFT            1
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MFD_1_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_SET :: MFD_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MFD_0_INTR_MASK             0x00000001
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MFD_0_INTR_SHIFT            0
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MFD_0_INTR_DEFAULT          0x00000001

/***************************************************************************
 *R5F_MASK_CLEAR - R5f interrupt Mask Clear Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: RGR_ERR_INTR [31:31] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_RGR_ERR_INTR_MASK         0x80000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_RGR_ERR_INTR_SHIFT        31
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_RGR_ERR_INTR_DEFAULT      0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: RDC_WATCHDOG_TIMER_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_RDC_WATCHDOG_TIMER_INTR_MASK 0x40000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_RDC_WATCHDOG_TIMER_INTR_SHIFT 30
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_RDC_WATCHDOG_TIMER_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: RDC_ERR_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_RDC_ERR_INTR_MASK         0x20000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_RDC_ERR_INTR_SHIFT        29
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_RDC_ERR_INTR_DEFAULT      0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: reserved0 [28:16] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_reserved0_MASK            0x1fff0000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_reserved0_SHIFT           16

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: VFD_7_INTR [15:15] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_7_INTR_MASK           0x00008000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_7_INTR_SHIFT          15
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_7_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: VFD_6_INTR [14:14] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_6_INTR_MASK           0x00004000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_6_INTR_SHIFT          14
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_6_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: VFD_5_INTR [13:13] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_5_INTR_MASK           0x00002000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_5_INTR_SHIFT          13
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_5_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: VFD_4_INTR [12:12] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_4_INTR_MASK           0x00001000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_4_INTR_SHIFT          12
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_4_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: VFD_3_INTR [11:11] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_3_INTR_MASK           0x00000800
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_3_INTR_SHIFT          11
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_3_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: VFD_2_INTR [10:10] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_2_INTR_MASK           0x00000400
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_2_INTR_SHIFT          10
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_2_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: VFD_1_INTR [09:09] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_1_INTR_MASK           0x00000200
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_1_INTR_SHIFT          9
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_1_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: VFD_0_INTR [08:08] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_0_INTR_MASK           0x00000100
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_0_INTR_SHIFT          8
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_0_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: reserved1 [07:06] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_reserved1_MASK            0x000000c0
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_reserved1_SHIFT           6

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: MFD_5_INTR [05:05] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MFD_5_INTR_MASK           0x00000020
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MFD_5_INTR_SHIFT          5
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MFD_5_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: MFD_4_INTR [04:04] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MFD_4_INTR_MASK           0x00000010
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MFD_4_INTR_SHIFT          4
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MFD_4_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: MFD_3_INTR [03:03] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MFD_3_INTR_MASK           0x00000008
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MFD_3_INTR_SHIFT          3
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MFD_3_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: MFD_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MFD_2_INTR_MASK           0x00000004
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MFD_2_INTR_SHIFT          2
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MFD_2_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: MFD_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MFD_1_INTR_MASK           0x00000002
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MFD_1_INTR_SHIFT          1
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MFD_1_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: MFD_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MFD_0_INTR_MASK           0x00000001
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MFD_0_INTR_SHIFT          0
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MFD_0_INTR_DEFAULT        0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: PCI_STATUS :: RGR_ERR_INTR [31:31] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_RGR_ERR_INTR_MASK             0x80000000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_RGR_ERR_INTR_SHIFT            31
#define BCHP_BVNF_INTR2_5_PCI_STATUS_RGR_ERR_INTR_DEFAULT          0x00000000

/* BVNF_INTR2_5 :: PCI_STATUS :: RDC_WATCHDOG_TIMER_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_RDC_WATCHDOG_TIMER_INTR_MASK  0x40000000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_RDC_WATCHDOG_TIMER_INTR_SHIFT 30
#define BCHP_BVNF_INTR2_5_PCI_STATUS_RDC_WATCHDOG_TIMER_INTR_DEFAULT 0x00000000

/* BVNF_INTR2_5 :: PCI_STATUS :: RDC_ERR_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_RDC_ERR_INTR_MASK             0x20000000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_RDC_ERR_INTR_SHIFT            29
#define BCHP_BVNF_INTR2_5_PCI_STATUS_RDC_ERR_INTR_DEFAULT          0x00000000

/* BVNF_INTR2_5 :: PCI_STATUS :: reserved0 [28:16] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_reserved0_MASK                0x1fff0000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_reserved0_SHIFT               16

/* BVNF_INTR2_5 :: PCI_STATUS :: VFD_7_INTR [15:15] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_7_INTR_MASK               0x00008000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_7_INTR_SHIFT              15
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_7_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: PCI_STATUS :: VFD_6_INTR [14:14] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_6_INTR_MASK               0x00004000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_6_INTR_SHIFT              14
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_6_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: PCI_STATUS :: VFD_5_INTR [13:13] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_5_INTR_MASK               0x00002000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_5_INTR_SHIFT              13
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_5_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: PCI_STATUS :: VFD_4_INTR [12:12] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_4_INTR_MASK               0x00001000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_4_INTR_SHIFT              12
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_4_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: PCI_STATUS :: VFD_3_INTR [11:11] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_3_INTR_MASK               0x00000800
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_3_INTR_SHIFT              11
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_3_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: PCI_STATUS :: VFD_2_INTR [10:10] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_2_INTR_MASK               0x00000400
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_2_INTR_SHIFT              10
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_2_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: PCI_STATUS :: VFD_1_INTR [09:09] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_1_INTR_MASK               0x00000200
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_1_INTR_SHIFT              9
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_1_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: PCI_STATUS :: VFD_0_INTR [08:08] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_0_INTR_MASK               0x00000100
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_0_INTR_SHIFT              8
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_0_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: PCI_STATUS :: reserved1 [07:06] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_reserved1_MASK                0x000000c0
#define BCHP_BVNF_INTR2_5_PCI_STATUS_reserved1_SHIFT               6

/* BVNF_INTR2_5 :: PCI_STATUS :: MFD_5_INTR [05:05] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MFD_5_INTR_MASK               0x00000020
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MFD_5_INTR_SHIFT              5
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MFD_5_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: PCI_STATUS :: MFD_4_INTR [04:04] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MFD_4_INTR_MASK               0x00000010
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MFD_4_INTR_SHIFT              4
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MFD_4_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: PCI_STATUS :: MFD_3_INTR [03:03] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MFD_3_INTR_MASK               0x00000008
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MFD_3_INTR_SHIFT              3
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MFD_3_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: PCI_STATUS :: MFD_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MFD_2_INTR_MASK               0x00000004
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MFD_2_INTR_SHIFT              2
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MFD_2_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: PCI_STATUS :: MFD_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MFD_1_INTR_MASK               0x00000002
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MFD_1_INTR_SHIFT              1
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MFD_1_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: PCI_STATUS :: MFD_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MFD_0_INTR_MASK               0x00000001
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MFD_0_INTR_SHIFT              0
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MFD_0_INTR_DEFAULT            0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: PCI_SET :: RGR_ERR_INTR [31:31] */
#define BCHP_BVNF_INTR2_5_PCI_SET_RGR_ERR_INTR_MASK                0x80000000
#define BCHP_BVNF_INTR2_5_PCI_SET_RGR_ERR_INTR_SHIFT               31
#define BCHP_BVNF_INTR2_5_PCI_SET_RGR_ERR_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: PCI_SET :: RDC_WATCHDOG_TIMER_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_PCI_SET_RDC_WATCHDOG_TIMER_INTR_MASK     0x40000000
#define BCHP_BVNF_INTR2_5_PCI_SET_RDC_WATCHDOG_TIMER_INTR_SHIFT    30
#define BCHP_BVNF_INTR2_5_PCI_SET_RDC_WATCHDOG_TIMER_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_5 :: PCI_SET :: RDC_ERR_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_PCI_SET_RDC_ERR_INTR_MASK                0x20000000
#define BCHP_BVNF_INTR2_5_PCI_SET_RDC_ERR_INTR_SHIFT               29
#define BCHP_BVNF_INTR2_5_PCI_SET_RDC_ERR_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: PCI_SET :: reserved0 [28:16] */
#define BCHP_BVNF_INTR2_5_PCI_SET_reserved0_MASK                   0x1fff0000
#define BCHP_BVNF_INTR2_5_PCI_SET_reserved0_SHIFT                  16

/* BVNF_INTR2_5 :: PCI_SET :: VFD_7_INTR [15:15] */
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_7_INTR_MASK                  0x00008000
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_7_INTR_SHIFT                 15
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_7_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: PCI_SET :: VFD_6_INTR [14:14] */
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_6_INTR_MASK                  0x00004000
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_6_INTR_SHIFT                 14
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_6_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: PCI_SET :: VFD_5_INTR [13:13] */
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_5_INTR_MASK                  0x00002000
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_5_INTR_SHIFT                 13
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_5_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: PCI_SET :: VFD_4_INTR [12:12] */
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_4_INTR_MASK                  0x00001000
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_4_INTR_SHIFT                 12
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_4_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: PCI_SET :: VFD_3_INTR [11:11] */
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_3_INTR_MASK                  0x00000800
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_3_INTR_SHIFT                 11
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_3_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: PCI_SET :: VFD_2_INTR [10:10] */
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_2_INTR_MASK                  0x00000400
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_2_INTR_SHIFT                 10
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_2_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: PCI_SET :: VFD_1_INTR [09:09] */
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_1_INTR_MASK                  0x00000200
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_1_INTR_SHIFT                 9
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_1_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: PCI_SET :: VFD_0_INTR [08:08] */
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_0_INTR_MASK                  0x00000100
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_0_INTR_SHIFT                 8
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_0_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: PCI_SET :: reserved1 [07:06] */
#define BCHP_BVNF_INTR2_5_PCI_SET_reserved1_MASK                   0x000000c0
#define BCHP_BVNF_INTR2_5_PCI_SET_reserved1_SHIFT                  6

/* BVNF_INTR2_5 :: PCI_SET :: MFD_5_INTR [05:05] */
#define BCHP_BVNF_INTR2_5_PCI_SET_MFD_5_INTR_MASK                  0x00000020
#define BCHP_BVNF_INTR2_5_PCI_SET_MFD_5_INTR_SHIFT                 5
#define BCHP_BVNF_INTR2_5_PCI_SET_MFD_5_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: PCI_SET :: MFD_4_INTR [04:04] */
#define BCHP_BVNF_INTR2_5_PCI_SET_MFD_4_INTR_MASK                  0x00000010
#define BCHP_BVNF_INTR2_5_PCI_SET_MFD_4_INTR_SHIFT                 4
#define BCHP_BVNF_INTR2_5_PCI_SET_MFD_4_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: PCI_SET :: MFD_3_INTR [03:03] */
#define BCHP_BVNF_INTR2_5_PCI_SET_MFD_3_INTR_MASK                  0x00000008
#define BCHP_BVNF_INTR2_5_PCI_SET_MFD_3_INTR_SHIFT                 3
#define BCHP_BVNF_INTR2_5_PCI_SET_MFD_3_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: PCI_SET :: MFD_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_5_PCI_SET_MFD_2_INTR_MASK                  0x00000004
#define BCHP_BVNF_INTR2_5_PCI_SET_MFD_2_INTR_SHIFT                 2
#define BCHP_BVNF_INTR2_5_PCI_SET_MFD_2_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: PCI_SET :: MFD_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_5_PCI_SET_MFD_1_INTR_MASK                  0x00000002
#define BCHP_BVNF_INTR2_5_PCI_SET_MFD_1_INTR_SHIFT                 1
#define BCHP_BVNF_INTR2_5_PCI_SET_MFD_1_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: PCI_SET :: MFD_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_5_PCI_SET_MFD_0_INTR_MASK                  0x00000001
#define BCHP_BVNF_INTR2_5_PCI_SET_MFD_0_INTR_SHIFT                 0
#define BCHP_BVNF_INTR2_5_PCI_SET_MFD_0_INTR_DEFAULT               0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: PCI_CLEAR :: RGR_ERR_INTR [31:31] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_RGR_ERR_INTR_MASK              0x80000000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_RGR_ERR_INTR_SHIFT             31
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_RGR_ERR_INTR_DEFAULT           0x00000000

/* BVNF_INTR2_5 :: PCI_CLEAR :: RDC_WATCHDOG_TIMER_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_RDC_WATCHDOG_TIMER_INTR_MASK   0x40000000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_RDC_WATCHDOG_TIMER_INTR_SHIFT  30
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_RDC_WATCHDOG_TIMER_INTR_DEFAULT 0x00000000

/* BVNF_INTR2_5 :: PCI_CLEAR :: RDC_ERR_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_RDC_ERR_INTR_MASK              0x20000000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_RDC_ERR_INTR_SHIFT             29
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_RDC_ERR_INTR_DEFAULT           0x00000000

/* BVNF_INTR2_5 :: PCI_CLEAR :: reserved0 [28:16] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_reserved0_MASK                 0x1fff0000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_reserved0_SHIFT                16

/* BVNF_INTR2_5 :: PCI_CLEAR :: VFD_7_INTR [15:15] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_7_INTR_MASK                0x00008000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_7_INTR_SHIFT               15
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_7_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: PCI_CLEAR :: VFD_6_INTR [14:14] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_6_INTR_MASK                0x00004000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_6_INTR_SHIFT               14
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_6_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: PCI_CLEAR :: VFD_5_INTR [13:13] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_5_INTR_MASK                0x00002000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_5_INTR_SHIFT               13
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_5_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: PCI_CLEAR :: VFD_4_INTR [12:12] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_4_INTR_MASK                0x00001000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_4_INTR_SHIFT               12
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_4_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: PCI_CLEAR :: VFD_3_INTR [11:11] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_3_INTR_MASK                0x00000800
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_3_INTR_SHIFT               11
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_3_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: PCI_CLEAR :: VFD_2_INTR [10:10] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_2_INTR_MASK                0x00000400
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_2_INTR_SHIFT               10
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_2_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: PCI_CLEAR :: VFD_1_INTR [09:09] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_1_INTR_MASK                0x00000200
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_1_INTR_SHIFT               9
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_1_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: PCI_CLEAR :: VFD_0_INTR [08:08] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_0_INTR_MASK                0x00000100
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_0_INTR_SHIFT               8
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_0_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: PCI_CLEAR :: reserved1 [07:06] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_reserved1_MASK                 0x000000c0
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_reserved1_SHIFT                6

/* BVNF_INTR2_5 :: PCI_CLEAR :: MFD_5_INTR [05:05] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MFD_5_INTR_MASK                0x00000020
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MFD_5_INTR_SHIFT               5
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MFD_5_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: PCI_CLEAR :: MFD_4_INTR [04:04] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MFD_4_INTR_MASK                0x00000010
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MFD_4_INTR_SHIFT               4
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MFD_4_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: PCI_CLEAR :: MFD_3_INTR [03:03] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MFD_3_INTR_MASK                0x00000008
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MFD_3_INTR_SHIFT               3
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MFD_3_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: PCI_CLEAR :: MFD_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MFD_2_INTR_MASK                0x00000004
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MFD_2_INTR_SHIFT               2
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MFD_2_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: PCI_CLEAR :: MFD_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MFD_1_INTR_MASK                0x00000002
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MFD_1_INTR_SHIFT               1
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MFD_1_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: PCI_CLEAR :: MFD_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MFD_0_INTR_MASK                0x00000001
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MFD_0_INTR_SHIFT               0
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MFD_0_INTR_DEFAULT             0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: RGR_ERR_INTR [31:31] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_RGR_ERR_INTR_MASK        0x80000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_RGR_ERR_INTR_SHIFT       31
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_RGR_ERR_INTR_DEFAULT     0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: RDC_WATCHDOG_TIMER_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_RDC_WATCHDOG_TIMER_INTR_MASK 0x40000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_RDC_WATCHDOG_TIMER_INTR_SHIFT 30
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_RDC_WATCHDOG_TIMER_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: RDC_ERR_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_RDC_ERR_INTR_MASK        0x20000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_RDC_ERR_INTR_SHIFT       29
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_RDC_ERR_INTR_DEFAULT     0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: reserved0 [28:16] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_reserved0_MASK           0x1fff0000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_reserved0_SHIFT          16

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: VFD_7_INTR [15:15] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_7_INTR_MASK          0x00008000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_7_INTR_SHIFT         15
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_7_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: VFD_6_INTR [14:14] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_6_INTR_MASK          0x00004000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_6_INTR_SHIFT         14
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_6_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: VFD_5_INTR [13:13] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_5_INTR_MASK          0x00002000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_5_INTR_SHIFT         13
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_5_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: VFD_4_INTR [12:12] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_4_INTR_MASK          0x00001000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_4_INTR_SHIFT         12
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_4_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: VFD_3_INTR [11:11] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_3_INTR_MASK          0x00000800
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_3_INTR_SHIFT         11
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_3_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: VFD_2_INTR [10:10] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_2_INTR_MASK          0x00000400
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_2_INTR_SHIFT         10
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_2_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: VFD_1_INTR [09:09] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_1_INTR_MASK          0x00000200
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_1_INTR_SHIFT         9
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_1_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: VFD_0_INTR [08:08] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_0_INTR_MASK          0x00000100
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_0_INTR_SHIFT         8
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_0_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: reserved1 [07:06] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_reserved1_MASK           0x000000c0
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_reserved1_SHIFT          6

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: MFD_5_INTR [05:05] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MFD_5_INTR_MASK          0x00000020
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MFD_5_INTR_SHIFT         5
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MFD_5_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: MFD_4_INTR [04:04] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MFD_4_INTR_MASK          0x00000010
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MFD_4_INTR_SHIFT         4
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MFD_4_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: MFD_3_INTR [03:03] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MFD_3_INTR_MASK          0x00000008
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MFD_3_INTR_SHIFT         3
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MFD_3_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: MFD_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MFD_2_INTR_MASK          0x00000004
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MFD_2_INTR_SHIFT         2
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MFD_2_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: MFD_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MFD_1_INTR_MASK          0x00000002
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MFD_1_INTR_SHIFT         1
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MFD_1_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: MFD_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MFD_0_INTR_MASK          0x00000001
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MFD_0_INTR_SHIFT         0
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MFD_0_INTR_DEFAULT       0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: PCI_MASK_SET :: RGR_ERR_INTR [31:31] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_RGR_ERR_INTR_MASK           0x80000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_RGR_ERR_INTR_SHIFT          31
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_RGR_ERR_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_SET :: RDC_WATCHDOG_TIMER_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_RDC_WATCHDOG_TIMER_INTR_MASK 0x40000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_RDC_WATCHDOG_TIMER_INTR_SHIFT 30
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_RDC_WATCHDOG_TIMER_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_SET :: RDC_ERR_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_RDC_ERR_INTR_MASK           0x20000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_RDC_ERR_INTR_SHIFT          29
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_RDC_ERR_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_SET :: reserved0 [28:16] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_reserved0_MASK              0x1fff0000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_reserved0_SHIFT             16

/* BVNF_INTR2_5 :: PCI_MASK_SET :: VFD_7_INTR [15:15] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_7_INTR_MASK             0x00008000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_7_INTR_SHIFT            15
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_7_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_SET :: VFD_6_INTR [14:14] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_6_INTR_MASK             0x00004000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_6_INTR_SHIFT            14
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_6_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_SET :: VFD_5_INTR [13:13] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_5_INTR_MASK             0x00002000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_5_INTR_SHIFT            13
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_5_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_SET :: VFD_4_INTR [12:12] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_4_INTR_MASK             0x00001000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_4_INTR_SHIFT            12
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_4_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_SET :: VFD_3_INTR [11:11] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_3_INTR_MASK             0x00000800
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_3_INTR_SHIFT            11
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_3_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_SET :: VFD_2_INTR [10:10] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_2_INTR_MASK             0x00000400
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_2_INTR_SHIFT            10
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_2_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_SET :: VFD_1_INTR [09:09] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_1_INTR_MASK             0x00000200
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_1_INTR_SHIFT            9
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_1_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_SET :: VFD_0_INTR [08:08] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_0_INTR_MASK             0x00000100
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_0_INTR_SHIFT            8
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_0_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_SET :: reserved1 [07:06] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_reserved1_MASK              0x000000c0
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_reserved1_SHIFT             6

/* BVNF_INTR2_5 :: PCI_MASK_SET :: MFD_5_INTR [05:05] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MFD_5_INTR_MASK             0x00000020
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MFD_5_INTR_SHIFT            5
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MFD_5_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_SET :: MFD_4_INTR [04:04] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MFD_4_INTR_MASK             0x00000010
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MFD_4_INTR_SHIFT            4
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MFD_4_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_SET :: MFD_3_INTR [03:03] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MFD_3_INTR_MASK             0x00000008
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MFD_3_INTR_SHIFT            3
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MFD_3_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_SET :: MFD_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MFD_2_INTR_MASK             0x00000004
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MFD_2_INTR_SHIFT            2
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MFD_2_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_SET :: MFD_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MFD_1_INTR_MASK             0x00000002
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MFD_1_INTR_SHIFT            1
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MFD_1_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_SET :: MFD_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MFD_0_INTR_MASK             0x00000001
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MFD_0_INTR_SHIFT            0
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MFD_0_INTR_DEFAULT          0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: RGR_ERR_INTR [31:31] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_RGR_ERR_INTR_MASK         0x80000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_RGR_ERR_INTR_SHIFT        31
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_RGR_ERR_INTR_DEFAULT      0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: RDC_WATCHDOG_TIMER_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_RDC_WATCHDOG_TIMER_INTR_MASK 0x40000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_RDC_WATCHDOG_TIMER_INTR_SHIFT 30
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_RDC_WATCHDOG_TIMER_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: RDC_ERR_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_RDC_ERR_INTR_MASK         0x20000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_RDC_ERR_INTR_SHIFT        29
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_RDC_ERR_INTR_DEFAULT      0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: reserved0 [28:16] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_reserved0_MASK            0x1fff0000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_reserved0_SHIFT           16

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: VFD_7_INTR [15:15] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_7_INTR_MASK           0x00008000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_7_INTR_SHIFT          15
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_7_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: VFD_6_INTR [14:14] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_6_INTR_MASK           0x00004000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_6_INTR_SHIFT          14
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_6_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: VFD_5_INTR [13:13] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_5_INTR_MASK           0x00002000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_5_INTR_SHIFT          13
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_5_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: VFD_4_INTR [12:12] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_4_INTR_MASK           0x00001000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_4_INTR_SHIFT          12
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_4_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: VFD_3_INTR [11:11] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_3_INTR_MASK           0x00000800
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_3_INTR_SHIFT          11
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_3_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: VFD_2_INTR [10:10] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_2_INTR_MASK           0x00000400
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_2_INTR_SHIFT          10
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_2_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: VFD_1_INTR [09:09] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_1_INTR_MASK           0x00000200
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_1_INTR_SHIFT          9
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_1_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: VFD_0_INTR [08:08] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_0_INTR_MASK           0x00000100
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_0_INTR_SHIFT          8
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_0_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: reserved1 [07:06] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_reserved1_MASK            0x000000c0
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_reserved1_SHIFT           6

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: MFD_5_INTR [05:05] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MFD_5_INTR_MASK           0x00000020
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MFD_5_INTR_SHIFT          5
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MFD_5_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: MFD_4_INTR [04:04] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MFD_4_INTR_MASK           0x00000010
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MFD_4_INTR_SHIFT          4
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MFD_4_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: MFD_3_INTR [03:03] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MFD_3_INTR_MASK           0x00000008
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MFD_3_INTR_SHIFT          3
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MFD_3_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: MFD_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MFD_2_INTR_MASK           0x00000004
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MFD_2_INTR_SHIFT          2
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MFD_2_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: MFD_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MFD_1_INTR_MASK           0x00000002
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MFD_1_INTR_SHIFT          1
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MFD_1_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: MFD_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MFD_0_INTR_MASK           0x00000001
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MFD_0_INTR_SHIFT          0
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MFD_0_INTR_DEFAULT        0x00000001

#endif /* #ifndef BCHP_BVNF_INTR2_5_H__ */

/* End of File */
