CMD:./cmake-build-debug/cbp sample_traces/int/int_14_trace.gz

=================== Predictor constants ===================
K = 16
DEFAULT_SIZE = 65536
N_TABLES = 8
T_GHR_LEN = { 5, 9, 15, 25, 44, 76, 130, 260 }
GHR_LEN = 260
IDX_LEN = 11
TAG_LEN_S = { 6, 6, 8, 11, 11, 11, 12, 12 }
T_SIZE = 2048
RESET_INTERVAL = 262144

TOT_SIZE = 128 Kilo Bytes (192 MAX)
=================== =================== ===================

5000000 instrs 
10000000 instrs 
15000000 instrs 
20000000 instrs 
25000000 instrs 
30000000 instrs 
35000000 instrs 
EOF
Table[0]
	 occupation: 0 / 8192
	 total predictions: 0
Table[1]
	 occupation: 0 / 8192
	 total predictions: 0
Table[2]
	 occupation: 0 / 8192
	 total predictions: 0
Table[3]
	 occupation: 0 / 8192
	 total predictions: 0
Table[4]
	 occupation: 0 / 8192
	 total predictions: 0
Table[5]
	 occupation: 0 / 8192
	 total predictions: 0
Table[6]
	 occupation: 0 / 8192
	 total predictions: 0
Table[7]
	 occupation: 0 / 8192
	 total predictions: 0
WINDOW_SIZE = 1024
FETCH_WIDTH = 16
FETCH_NUM_BRANCH = 16
FETCH_STOP_AT_INDIRECT = 1
FETCH_STOP_AT_TAKEN = 1
FETCH_MODEL_ICACHE = 1
PERFECT_BRANCH_PRED = 0
PERFECT_INDIRECT_PRED = 1
PIPELINE_FILL_LATENCY = 10
NUM_LDST_LANES = 8
NUM_ALU_LANES = 16
MEMORY HIERARCHY CONFIGURATION---------------------
STRIDE Prefetcher = 1
PERFECT_CACHE = 0
WRITE_ALLOCATE = 1
Within-pipeline factors:
	AGEN latency = 1 cycle
	Store Queue (SQ): SQ size = window size, oracle memory disambiguation, store-load forwarding = 1 cycle after store's or load's agen.
	* Note: A store searches the L1$ at commit. The store is released
	* from the SQ and window, whether it hits or misses. Store misses
	* are buffered until the block is allocated and the store is
	* performed in the L1$. While buffered, conflicting loads get
	* the store's data as they would from the SQ.
I$: 128 KB, 8-way set-assoc., 64B block size
L1$: 128 KB, 8-way set-assoc., 64B block size, 3-cycle search latency
L2$: 4 MB, 8-way set-assoc., 64B block size, 12-cycle search latency
L3$: 32 MB, 16-way set-assoc., 128B block size, 50-cycle search latency
Main Memory: 150-cycle fixed search time
---------------------------STORE QUEUE MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)---------------------------
Number of loads: 9992446
Number of loads that miss in SQ: 8908606 (89.15%)
Number of PFs issued to the memory system 1752522
---------------------------------------------------------------------------------------------------------------------------------------
------------------------MEMORY HIERARCHY MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)-------------------------
I$:
	accesses   = 45809420
	misses     = 4326
	miss ratio = 0.01%
	pf accesses   = 0
	pf misses     = 0
	pf miss ratio = nan%
L1$:
	accesses   = 15579349
	misses     = 41248
	miss ratio = 0.26%
	pf accesses   = 1752522
	pf misses     = 22148
	pf miss ratio = 1.26%
L2$:
	accesses   = 45574
	misses     = 34141
	miss ratio = 74.91%
	pf accesses   = 22148
	pf misses     = 13491
	pf miss ratio = 60.91%
L3$:
	accesses   = 34141
	misses     = 15800
	miss ratio = 46.28%
	pf accesses   = 13491
	pf misses     = 8565
	pf miss ratio = 63.49%
---------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------Prefetcher (Full Simulation i.e. No Warmup)----------------------------------------------
Num Trainings :9992446
Num Prefetches generated :1752871
Num Prefetches issued :2058259
Num Prefetches filtered by PF queue :13279
Num untimely prefetches dropped from PF queue :349
Num prefetches not issued LDST contention :305737
Num prefetches not issued stride 0 :4407327
---------------------------------------------------------------------------------------------------------------------------------------

-------------------------------ILP LIMIT STUDY (Full Simulation i.e. Counts Not Reset When Warmup Ends)--------------------------------
instructions = 39999640
cycles       = 9608278
CycWP        = 3165382
IPC          = 4.1630

---------------------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------BRANCH PREDICTION MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)----------------------------------------------
Type                   NumBr     MispBr        mr     mpki
CondDirect          7635435     147761   1.9352%   3.6941
JumpDirect           844163          0   0.0000%   0.0000
JumpIndirect         185413          0   0.0000%   0.0000
JumpReturn           414805          0   0.0000%   0.0000
Not control        36729604          0   0.0000%   0.0000
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Last 10M instructions)-----------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    10999640      2524023   4.3580    2056140      41559   0.8146       0.0165   2.0212%   3.7782     882019    21.2233    80.1862
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Last 25M instructions)-----------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    25999640      5951881   4.3683    4989637      93546   0.8383       0.0157   1.8748%   3.5980    1980019    21.1663    76.1556
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (50 Perc instructions)---------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    20999640      4821644   4.3553    3974167      78114   0.8242       0.0162   1.9655%   3.7198    1650626    21.1310    78.6026
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

-------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)-------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    39999640      9608278   4.1630    7635435     147761   0.7947       0.0154   1.9352%   3.6941    3165382    21.4223    79.1353
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Read 39999640 instrs 

ExecTime = 1899.5725169181824
