<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>PSOC E8XXGP Device Support Library</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PSOC E8XXGP Device Support Library</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__group__autanalog__sar__data__structures.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a>  </div>
  <div class="headertitle"><div class="title">Data Structures<div class="ingroups"><a class="el" href="group__group__pdl__top.html">PDL API Reference</a> &raquo; <a class="el" href="group__group__autanalog.html">AUTONOMOUS ANALOG (Autonomous Analog Block)</a> &raquo; <a class="el" href="group__group__autanalog__sar.html">SAR ADC (Successive-Approximation Register Analog to Digital Converter)</a></div></div></div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">General Description</h2>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:structcy__stc__autanalog__sar__limit__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__sar__data__structures.html#structcy__stc__autanalog__sar__limit__t">cy_stc_autanalog_sar_limit_t</a></td></tr>
<tr class="memdesc:structcy__stc__autanalog__sar__limit__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">The channel range detection configuration structure.  <a href="group__group__autanalog__sar__data__structures.html#structcy__stc__autanalog__sar__limit__t">More...</a><br /></td></tr>
<tr class="separator:structcy__stc__autanalog__sar__limit__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structcy__stc__autanalog__sar__hs__chan__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__sar__data__structures.html#structcy__stc__autanalog__sar__hs__chan__t">cy_stc_autanalog_sar_hs_chan_t</a></td></tr>
<tr class="memdesc:structcy__stc__autanalog__sar__hs__chan__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPIO channel configuration structure, refer to <a class="el" href="group__group__autanalog__sar.html#group_autanalog_sar_ch">Channel Configuration</a> chapter.  <a href="group__group__autanalog__sar__data__structures.html#structcy__stc__autanalog__sar__hs__chan__t">More...</a><br /></td></tr>
<tr class="separator:structcy__stc__autanalog__sar__hs__chan__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structcy__stc__autanalog__sar__mux__chan__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__sar__data__structures.html#structcy__stc__autanalog__sar__mux__chan__t">cy_stc_autanalog_sar_mux_chan_t</a></td></tr>
<tr class="memdesc:structcy__stc__autanalog__sar__mux__chan__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">The MUX channel configuration structure, refer to <a class="el" href="group__group__autanalog__sar.html#group_autanalog_sar_ch">Channel Configuration</a> chapter.  <a href="group__group__autanalog__sar__data__structures.html#structcy__stc__autanalog__sar__mux__chan__t">More...</a><br /></td></tr>
<tr class="separator:structcy__stc__autanalog__sar__mux__chan__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structcy__stc__autanalog__sar__sta__hs__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__sar__data__structures.html#structcy__stc__autanalog__sar__sta__hs__t">cy_stc_autanalog_sar_sta_hs_t</a></td></tr>
<tr class="memdesc:structcy__stc__autanalog__sar__sta__hs__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">The part of the Static configuration for ADC HS mode, refer to <a class="el" href="group__group__autanalog__sar.html#group_autanalog_sar_static">Static Configuration</a> chapter.  <a href="group__group__autanalog__sar__data__structures.html#structcy__stc__autanalog__sar__sta__hs__t">More...</a><br /></td></tr>
<tr class="separator:structcy__stc__autanalog__sar__sta__hs__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structcy__stc__autanalog__sar__sta__lp__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__sar__data__structures.html#structcy__stc__autanalog__sar__sta__lp__t">cy_stc_autanalog_sar_sta_lp_t</a></td></tr>
<tr class="memdesc:structcy__stc__autanalog__sar__sta__lp__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">The part of the Static configuration for ADC LP mode, refer to <a class="el" href="group__group__autanalog__sar.html#group_autanalog_sar_static">Static Configuration</a> chapter.  <a href="group__group__autanalog__sar__data__structures.html#structcy__stc__autanalog__sar__sta__lp__t">More...</a><br /></td></tr>
<tr class="separator:structcy__stc__autanalog__sar__sta__lp__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structcy__stc__autanalog__sar__sta__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__sar__data__structures.html#structcy__stc__autanalog__sar__sta__t">cy_stc_autanalog_sar_sta_t</a></td></tr>
<tr class="memdesc:structcy__stc__autanalog__sar__sta__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">The ADC static configuration structure, refer to <a class="el" href="group__group__autanalog__sar.html#group_autanalog_sar_static">Static Configuration</a> chapter.  <a href="group__group__autanalog__sar__data__structures.html#structcy__stc__autanalog__sar__sta__t">More...</a><br /></td></tr>
<tr class="separator:structcy__stc__autanalog__sar__sta__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structcy__stc__autanalog__sar__seq__tab__hs__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__sar__data__structures.html#structcy__stc__autanalog__sar__seq__tab__hs__t">cy_stc_autanalog_sar_seq_tab_hs_t</a></td></tr>
<tr class="memdesc:structcy__stc__autanalog__sar__seq__tab__hs__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">The ADC Sequencer Table configuration structure for HS mode, refer to <a class="el" href="group__group__autanalog__sar.html#group_autanalog_sar_sequencer">Sequencer and State Transition Table</a> chapter.  <a href="group__group__autanalog__sar__data__structures.html#structcy__stc__autanalog__sar__seq__tab__hs__t">More...</a><br /></td></tr>
<tr class="separator:structcy__stc__autanalog__sar__seq__tab__hs__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structcy__stc__autanalog__sar__seq__tab__lp__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__sar__data__structures.html#structcy__stc__autanalog__sar__seq__tab__lp__t">cy_stc_autanalog_sar_seq_tab_lp_t</a></td></tr>
<tr class="memdesc:structcy__stc__autanalog__sar__seq__tab__lp__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">The ADC Sequencer Table configuration structure for LP mode, refer to <a class="el" href="group__group__autanalog__sar.html#group_autanalog_sar_sequencer">Sequencer and State Transition Table</a> chapter.  <a href="group__group__autanalog__sar__data__structures.html#structcy__stc__autanalog__sar__seq__tab__lp__t">More...</a><br /></td></tr>
<tr class="separator:structcy__stc__autanalog__sar__seq__tab__lp__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structcy__stc__autanalog__sar__fir__cfg__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__sar__data__structures.html#structcy__stc__autanalog__sar__fir__cfg__t">cy_stc_autanalog_sar_fir_cfg_t</a></td></tr>
<tr class="memdesc:structcy__stc__autanalog__sar__fir__cfg__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">The FIR filter configuration structure, refer to <a class="el" href="group__group__autanalog__sar.html#group_autanalog_sar_fir">FIR Filter</a> chapter.  <a href="group__group__autanalog__sar__data__structures.html#structcy__stc__autanalog__sar__fir__cfg__t">More...</a><br /></td></tr>
<tr class="separator:structcy__stc__autanalog__sar__fir__cfg__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structcy__stc__autanalog__sar__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__sar__data__structures.html#structcy__stc__autanalog__sar__t">cy_stc_autanalog_sar_t</a></td></tr>
<tr class="memdesc:structcy__stc__autanalog__sar__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">The configuration structure to set up the entire ADC.  <a href="group__group__autanalog__sar__data__structures.html#structcy__stc__autanalog__sar__t">More...</a><br /></td></tr>
<tr class="separator:structcy__stc__autanalog__sar__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structcy__stc__autanalog__stt__sar__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__sar__data__structures.html#structcy__stc__autanalog__stt__sar__t">cy_stc_autanalog_stt_sar_t</a></td></tr>
<tr class="memdesc:structcy__stc__autanalog__stt__sar__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">The ADC section in the State Transition Table state.  <a href="group__group__autanalog__sar__data__structures.html#structcy__stc__autanalog__stt__sar__t">More...</a><br /></td></tr>
<tr class="separator:structcy__stc__autanalog__stt__sar__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="structcy__stc__autanalog__sar__limit__t" id="structcy__stc__autanalog__sar__limit__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structcy__stc__autanalog__sar__limit__t">&#9670;&nbsp;</a></span>cy_stc_autanalog_sar_limit_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct cy_stc_autanalog_sar_limit_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a4971e352a9d818a7f4506ed908f73779" name="a4971e352a9d818a7f4506ed908f73779"></a><a class="el" href="group__group__autanalog__sar__enums.html#ga6403875e85a1b833cb96491779c5dd92">cy_en_autanalog_sar_cond_t</a></td>
<td class="fieldname">
cond</td>
<td class="fielddoc">
Range detection condition. </td></tr>
<tr><td class="fieldtype">
<a id="af91aac843d36e027fab55be3ef8b629d" name="af91aac843d36e027fab55be3ef8b629d"></a>int32_t</td>
<td class="fieldname">
low</td>
<td class="fielddoc">
Low threshold for range detection. </td></tr>
<tr><td class="fieldtype">
<a id="a168746f76870ee50a220424cd63370f3" name="a168746f76870ee50a220424cd63370f3"></a>int32_t</td>
<td class="fieldname">
high</td>
<td class="fielddoc">
High threshold for range detection. </td></tr>
</table>

</div>
</div>
<a name="structcy__stc__autanalog__sar__hs__chan__t" id="structcy__stc__autanalog__sar__hs__chan__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structcy__stc__autanalog__sar__hs__chan__t">&#9670;&nbsp;</a></span>cy_stc_autanalog_sar_hs_chan_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct cy_stc_autanalog_sar_hs_chan_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a00b7af8366e4d5271afe9a3edc237544" name="a00b7af8366e4d5271afe9a3edc237544"></a><a class="el" href="group__group__autanalog__sar__enums.html#ga2b65500e6e16c746c426ffa80fc6f45c">cy_en_autanalog_sar_pin_hs_t</a></td>
<td class="fieldname">
posPin</td>
<td class="fielddoc">
Positive pin assignment. </td></tr>
<tr><td class="fieldtype">
<a id="a923a6e4b8fd98329212a8cfc56891718" name="a923a6e4b8fd98329212a8cfc56891718"></a>bool</td>
<td class="fieldname">
hsDiffEn</td>
<td class="fielddoc">
Enable Pseudo differential mode for the single-ended ADC. <ul>
<li>FALSE - Pseudo differential mode is disabled;</li>
<li>TRUE - Pseudo differential mode is enabled; </li>
</ul>
</td></tr>
<tr><td class="fieldtype">
<a id="a2ed9ef00fd3a4c93650fb487a3691067" name="a2ed9ef00fd3a4c93650fb487a3691067"></a>bool</td>
<td class="fieldname">
sign</td>
<td class="fielddoc">
Output data as a unsigned/signed value, for more details, refer to <a class="el" href="group__group__autanalog__sar.html#group_autanalog_sar_sign">Signed/Unsigned Output</a> chapter. <ul>
<li>FALSE - unsigned number;</li>
<li>TRUE - signed number; </li>
</ul>
</td></tr>
<tr><td class="fieldtype">
<a id="a0ec2d421b45eb5009e5bcab103cff48b" name="a0ec2d421b45eb5009e5bcab103cff48b"></a><a class="el" href="group__group__autanalog__sar__enums.html#ga117bccdf177de846ea768926dbd2d9b1">cy_en_autanalog_sar_ch_coeff_t</a></td>
<td class="fieldname">
posCoeff</td>
<td class="fielddoc">
Configuration of the positive input correction coefficient. </td></tr>
<tr><td class="fieldtype">
<a id="a688ece509e36053b8a312b6ed3b4ba01" name="a688ece509e36053b8a312b6ed3b4ba01"></a><a class="el" href="group__group__autanalog__sar__enums.html#ga2b65500e6e16c746c426ffa80fc6f45c">cy_en_autanalog_sar_pin_hs_t</a></td>
<td class="fieldname">
negPin</td>
<td class="fielddoc">
The negative pin assignment. <dl class="section note"><dt>Note</dt><dd>Only applicable in Pseudo Differential mode, refer to <a class="el" href="group__group__autanalog__sar__data__structures.html#a923a6e4b8fd98329212a8cfc56891718" title="Enable Pseudo differential mode for the single-ended ADC.">cy_stc_autanalog_sar_hs_chan_t::hsDiffEn</a> </dd></dl>
</td></tr>
<tr><td class="fieldtype">
<a id="a74abbeb6ef08bae85aed7ea2f0003911" name="a74abbeb6ef08bae85aed7ea2f0003911"></a>bool</td>
<td class="fieldname">
accShift</td>
<td class="fielddoc">
Enable the averaging in the HW: Enable the right shift of the accumulated result for <a class="el" href="group__group__autanalog__sar__data__structures.html#ad931820d3e5f0ce6430316c48d152b4b" title="The averaging count for the selected averaging mode, see cy_stc_autanalog_sar_sta_t::accMode.">cy_stc_autanalog_sar_seq_tab_hs_t::accCount</a>, refer to <a class="el" href="group__group__autanalog__sar.html#group_autanalog_sar_avg">Averaging</a> chapter. <ul>
<li>FALSE - shift is disabled;</li>
<li>TRUE - shift is enabled; </li>
</ul>
</td></tr>
<tr><td class="fieldtype">
<a id="aceff4fcdb16e2e58551815473e37cb1b" name="aceff4fcdb16e2e58551815473e37cb1b"></a><a class="el" href="group__group__autanalog__sar__enums.html#ga117bccdf177de846ea768926dbd2d9b1">cy_en_autanalog_sar_ch_coeff_t</a></td>
<td class="fieldname">
negCoeff</td>
<td class="fielddoc">
Configuration of the negative input correction coefficient. <dl class="section note"><dt>Note</dt><dd>Only applicable in Pseudo Differential mode, refer to <a class="el" href="group__group__autanalog__sar__data__structures.html#a923a6e4b8fd98329212a8cfc56891718" title="Enable Pseudo differential mode for the single-ended ADC.">cy_stc_autanalog_sar_hs_chan_t::hsDiffEn</a> </dd></dl>
</td></tr>
<tr><td class="fieldtype">
<a id="aac63d81a72c8ff0fbc6556adad226d45" name="aac63d81a72c8ff0fbc6556adad226d45"></a><a class="el" href="group__group__autanalog__sar__enums.html#ga045911209f6103437e61e2d06bd4031f">cy_en_autanalog_sar_limit_t</a></td>
<td class="fieldname">
hsLimit</td>
<td class="fielddoc">
The status selector for the ADC output range. </td></tr>
<tr><td class="fieldtype">
<a id="aec619cfbb6b138f3a3862b83656d9fe2" name="aec619cfbb6b138f3a3862b83656d9fe2"></a><a class="el" href="group__group__autanalog__fifo__enums.html#ga02ab308d00a148d227ac9ed468e4ad7d">cy_en_autanalog_fifo_sel_t</a></td>
<td class="fieldname">
fifoSel</td>
<td class="fielddoc">
Define use of FIFO and select buffer if required, refer to <a class="el" href="group__group__autanalog__fifo.html">FIFO (The buffer block to store collected data)</a> chapter. </td></tr>
</table>

</div>
</div>
<a name="structcy__stc__autanalog__sar__mux__chan__t" id="structcy__stc__autanalog__sar__mux__chan__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structcy__stc__autanalog__sar__mux__chan__t">&#9670;&nbsp;</a></span>cy_stc_autanalog_sar_mux_chan_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct cy_stc_autanalog_sar_mux_chan_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="aaa311a49eeece23badeef112e949ddd2" name="aaa311a49eeece23badeef112e949ddd2"></a><a class="el" href="group__group__autanalog__sar__enums.html#gaaeb0350dff62f4033b50c0fdf5066163">cy_en_autanalog_sar_pin_mux_t</a></td>
<td class="fieldname">
posPin</td>
<td class="fielddoc">
Positive pin assignment. </td></tr>
<tr><td class="fieldtype">
<a id="af6ade8cac7caca7b18b3788ff313edaf" name="af6ade8cac7caca7b18b3788ff313edaf"></a>bool</td>
<td class="fieldname">
sign</td>
<td class="fielddoc">
Output data as a unsigned/signed value, for more details, refer to <a class="el" href="group__group__autanalog__sar.html#group_autanalog_sar_sign">Signed/Unsigned Output</a> chapter. <ul>
<li>FALSE - unsigned number;</li>
<li>TRUE - signed number; </li>
</ul>
</td></tr>
<tr><td class="fieldtype">
<a id="a6475d0086f55fe9c6250d451204fd490" name="a6475d0086f55fe9c6250d451204fd490"></a><a class="el" href="group__group__autanalog__sar__enums.html#ga117bccdf177de846ea768926dbd2d9b1">cy_en_autanalog_sar_ch_coeff_t</a></td>
<td class="fieldname">
posCoeff</td>
<td class="fielddoc">
Configuration of the positive input correction coefficient. </td></tr>
<tr><td class="fieldtype">
<a id="ad464a00d386761e71333bcd222387c26" name="ad464a00d386761e71333bcd222387c26"></a><a class="el" href="group__group__autanalog__sar__enums.html#gaaeb0350dff62f4033b50c0fdf5066163">cy_en_autanalog_sar_pin_mux_t</a></td>
<td class="fieldname">
negPin</td>
<td class="fielddoc">
Negative pin assignment. <dl class="section note"><dt>Note</dt><dd>Only applicable in Low Power mode OR in High Speed mode and for MUX channel configured in Pseudo Differential mode, refer to <a class="el" href="group__group__autanalog__sar__data__structures.html#a2a9ebf5a9936e83872150aee87775e91" title="Define the operating mode of the MUX channels in HS mode, see High Speed Channels and Masks macros.">cy_stc_autanalog_sar_seq_tab_hs_t::muxMode</a> </dd></dl>
</td></tr>
<tr><td class="fieldtype">
<a id="a6d63cc426a48ff1cdb6b77dd00202e6e" name="a6d63cc426a48ff1cdb6b77dd00202e6e"></a>bool</td>
<td class="fieldname">
buffBypass</td>
<td class="fielddoc">
Bypass MUX channels buffers. <ul>
<li>FALSE - buffers are enabled;</li>
<li>TRUE - buffers are bypassed; </li>
</ul>
</td></tr>
<tr><td class="fieldtype">
<a id="a387818b1cc284ab453b5170b50b067f7" name="a387818b1cc284ab453b5170b50b067f7"></a>bool</td>
<td class="fieldname">
accShift</td>
<td class="fielddoc">
Enable the averaging in the HW: Enable the right shift of the accumulated result for <a class="el" href="group__group__autanalog__sar__data__structures.html#a1055434b575fcb3f34790b179584d94d" title="The averaging count for the selected averaging mode, see cy_stc_autanalog_sar_sta_t::accMode.">cy_stc_autanalog_sar_seq_tab_lp_t::accCount</a>, refer to <a class="el" href="group__group__autanalog__sar.html#group_autanalog_sar_avg">Averaging</a> chapter. <ul>
<li>FALSE - shift is disabled;</li>
<li>TRUE - shift is enabled; </li>
</ul>
</td></tr>
<tr><td class="fieldtype">
<a id="a8eba26ff696230f1e657aa8fc7282673" name="a8eba26ff696230f1e657aa8fc7282673"></a><a class="el" href="group__group__autanalog__sar__enums.html#ga117bccdf177de846ea768926dbd2d9b1">cy_en_autanalog_sar_ch_coeff_t</a></td>
<td class="fieldname">
negCoeff</td>
<td class="fielddoc">
Configuration of the negative input correction coefficient. <dl class="section note"><dt>Note</dt><dd>Only applicable in Low Power mode OR in High Speed mode and for MUX channel configured in Pseudo Differential mode, refer to <a class="el" href="group__group__autanalog__sar__data__structures.html#a2a9ebf5a9936e83872150aee87775e91" title="Define the operating mode of the MUX channels in HS mode, see High Speed Channels and Masks macros.">cy_stc_autanalog_sar_seq_tab_hs_t::muxMode</a> </dd></dl>
</td></tr>
<tr><td class="fieldtype">
<a id="a7c7397831a056f299ba9233a44d62666" name="a7c7397831a056f299ba9233a44d62666"></a><a class="el" href="group__group__autanalog__sar__enums.html#ga045911209f6103437e61e2d06bd4031f">cy_en_autanalog_sar_limit_t</a></td>
<td class="fieldname">
muxLimit</td>
<td class="fielddoc">
The status selector for the ADC output range. </td></tr>
<tr><td class="fieldtype">
<a id="a4be91f9a179c3cc52a386fc2dc138bd9" name="a4be91f9a179c3cc52a386fc2dc138bd9"></a><a class="el" href="group__group__autanalog__fifo__enums.html#ga02ab308d00a148d227ac9ed468e4ad7d">cy_en_autanalog_fifo_sel_t</a></td>
<td class="fieldname">
fifoSel</td>
<td class="fielddoc">
Define use of FIFO and select buffer if required, refer to <a class="el" href="group__group__autanalog__fifo.html">FIFO (The buffer block to store collected data)</a> chapter. </td></tr>
</table>

</div>
</div>
<a name="structcy__stc__autanalog__sar__sta__hs__t" id="structcy__stc__autanalog__sar__sta__hs__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structcy__stc__autanalog__sar__sta__hs__t">&#9670;&nbsp;</a></span>cy_stc_autanalog_sar_sta_hs_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct cy_stc_autanalog_sar_sta_hs_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a75d1b49c9deb93eeda012c3555cee568" name="a75d1b49c9deb93eeda012c3555cee568"></a><a class="el" href="group__group__autanalog__sar__enums.html#ga85cf0c31b737247c6e0d1f96bbb1d6db">cy_en_autanalog_sar_vref_t</a></td>
<td class="fieldname">
hsVref</td>
<td class="fielddoc">
Select ADC voltage reference, refer to <a class="el" href="group__group__autanalog__sar.html#group_autanalog_sar_vref">Reference Voltage</a> chapter. </td></tr>
<tr><td class="fieldtype">
<a id="ac10f1b1ad736eb97ab27155cfbb67fe5" name="ac10f1b1ad736eb97ab27155cfbb67fe5"></a>uint16_t</td>
<td class="fieldname">
hsSampleTime[<a class="el" href="group__group__autanalog__sar__macros.html#gaaec7e6f51403efac44b20d1de08f9851">CY_AUTANALOG_SAR_SAMPLE_TIME_NUM</a>]</td>
<td class="fielddoc">
The array of sample time settings represented in clock cycles for ADC HS mode, actual value is SAMPLE_TIME + 1, valid range 1...1024. <p >Refer to <a class="el" href="group__group__autanalog__sar.html#group_autanalog_sar_sampling">Sample Time</a> chapter. </p><dl class="section note"><dt>Note</dt><dd>12us (SAMPLE_TIME: 1023) is the recommended sampling time for Die temperature measurement. </dd></dl>
</td></tr>
<tr><td class="fieldtype">
<a id="ad5d223dfdba7d8bcf5a578ed870ff657" name="ad5d223dfdba7d8bcf5a578ed870ff657"></a><a class="el" href="group__group__autanalog__sar__data__structures.html#structcy__stc__autanalog__sar__hs__chan__t">cy_stc_autanalog_sar_hs_chan_t</a> *</td>
<td class="fieldname">
hsGpioChan[PASS_SAR_SAR_GPIO_CHANNELS]</td>
<td class="fielddoc">
The array of pointers to configuration structures for GPIO channels, NULL means the channel is not configured. </td></tr>
<tr><td class="fieldtype">
<a id="adac0292b9ad756b0a5adb643a3fab3f8" name="adac0292b9ad756b0a5adb643a3fab3f8"></a>uint8_t</td>
<td class="fieldname">
hsGpioResultMask</td>
<td class="fielddoc">
GPIO channels result mask, valid range 0x0...0xFF. <p >Refer to <a class="el" href="group__group__autanalog__sar.html#group_autanalog_sar_result">Handling of the Result</a> chapter </p>
</td></tr>
</table>

</div>
</div>
<a name="structcy__stc__autanalog__sar__sta__lp__t" id="structcy__stc__autanalog__sar__sta__lp__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structcy__stc__autanalog__sar__sta__lp__t">&#9670;&nbsp;</a></span>cy_stc_autanalog_sar_sta_lp_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct cy_stc_autanalog_sar_sta_lp_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a3c0137b8b6a7f8767589ac99f9e81bef" name="a3c0137b8b6a7f8767589ac99f9e81bef"></a>bool</td>
<td class="fieldname">
lpDiffEn</td>
<td class="fielddoc">
Enable ADC channel differential mode. <ul>
<li>FALSE - differential mode is disabled;</li>
<li>TRUE - differential mode is enabled; </li>
</ul>
</td></tr>
<tr><td class="fieldtype">
<a id="ad813e510edc5fcbe842064edc3a979f2" name="ad813e510edc5fcbe842064edc3a979f2"></a><a class="el" href="group__group__autanalog__sar__enums.html#ga85cf0c31b737247c6e0d1f96bbb1d6db">cy_en_autanalog_sar_vref_t</a></td>
<td class="fieldname">
lpVref</td>
<td class="fielddoc">
Select ADC voltage reference, refer to <a class="el" href="group__group__autanalog__sar.html#group_autanalog_sar_vref">Reference Voltage</a> chapter. </td></tr>
<tr><td class="fieldtype">
<a id="ab2e8ef637704a86171058702f852ac7e" name="ab2e8ef637704a86171058702f852ac7e"></a>uint16_t</td>
<td class="fieldname">
lpSampleTime[<a class="el" href="group__group__autanalog__sar__macros.html#gaaec7e6f51403efac44b20d1de08f9851">CY_AUTANALOG_SAR_SAMPLE_TIME_NUM</a>]</td>
<td class="fielddoc">
The array of sample time settings represented in clock cycles for ADC LP mode, actual value is SAMPLE_TIME + 1, valid range 1...1024. <p >Refer to <a class="el" href="group__group__autanalog__sar.html#group_autanalog_sar_sampling">Sample Time</a> chapter. </p><dl class="section note"><dt>Note</dt><dd>15us (SAMPLE_TIME: 61) is the recommended sampling time for Die temperature measurement. </dd></dl>
</td></tr>
</table>

</div>
</div>
<a name="structcy__stc__autanalog__sar__sta__t" id="structcy__stc__autanalog__sar__sta__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structcy__stc__autanalog__sar__sta__t">&#9670;&nbsp;</a></span>cy_stc_autanalog_sar_sta_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct cy_stc_autanalog_sar_sta_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a38553ade650a184fcb8aa3da117d9594" name="a38553ade650a184fcb8aa3da117d9594"></a><a class="el" href="group__group__autanalog__sar__data__structures.html#structcy__stc__autanalog__sar__sta__lp__t">cy_stc_autanalog_sar_sta_lp_t</a> *</td>
<td class="fieldname">
lpStaCfg</td>
<td class="fielddoc">
LP part of static configuration. <dl class="section note"><dt>Note</dt><dd>This part is optional, NULL pointer allowed for this field </dd></dl>
</td></tr>
<tr><td class="fieldtype">
<a id="aab6a09704d44ab41eb7628b9d771cebc" name="aab6a09704d44ab41eb7628b9d771cebc"></a><a class="el" href="group__group__autanalog__sar__data__structures.html#structcy__stc__autanalog__sar__sta__hs__t">cy_stc_autanalog_sar_sta_hs_t</a> *</td>
<td class="fieldname">
hsStaCfg</td>
<td class="fielddoc">
HS part of static configuration. <dl class="section note"><dt>Note</dt><dd>This part is optional, NULL pointer allowed for this field </dd></dl>
</td></tr>
<tr><td class="fieldtype">
<a id="a2f853319cc08a4c82992bd2618e33bad" name="a2f853319cc08a4c82992bd2618e33bad"></a><a class="el" href="group__group__autanalog__sar__enums.html#gae3dc7624dada9f328d2433e351932fed">cy_en_autanalog_sar_buf_pwr_t</a></td>
<td class="fieldname">
posBufPwr</td>
<td class="fielddoc">
The power mode of the buffer in the ADC positive input. </td></tr>
<tr><td class="fieldtype">
<a id="a3db2e7e1cf355baee45d2dcc5286b538" name="a3db2e7e1cf355baee45d2dcc5286b538"></a><a class="el" href="group__group__autanalog__sar__enums.html#gae3dc7624dada9f328d2433e351932fed">cy_en_autanalog_sar_buf_pwr_t</a></td>
<td class="fieldname">
negBufPwr</td>
<td class="fielddoc">
The power mode of the buffer in the ADC negative input. </td></tr>
<tr><td class="fieldtype">
<a id="a7722e261efaee97378daa9fed5e38550" name="a7722e261efaee97378daa9fed5e38550"></a><a class="el" href="group__group__autanalog__sar__enums.html#gadbd21753b59d57c356648e8fedcd7b7a">cy_en_autanalog_sar_acc_mode_t</a></td>
<td class="fieldname">
accMode</td>
<td class="fielddoc">
Enable ADC result averaging and configure averaging mode, refer to <a class="el" href="group__group__autanalog__sar.html#group_autanalog_sar_avg">Averaging</a> chapter. </td></tr>
<tr><td class="fieldtype">
<a id="a5ac3026d7e379cb192ced1d489c7f6ae" name="a5ac3026d7e379cb192ced1d489c7f6ae"></a><a class="el" href="group__group__autanalog__sar__enums.html#gad05092f9ad337d26b7f11a0ce6275b83">cy_en_autanalog_sar_calibrate_t</a></td>
<td class="fieldname">
startupCal</td>
<td class="fielddoc">
Enable the ADC calibration during startup. <p >This field is used to request calibration Process whenever the ADC is powered up (refer to <a class="el" href="group__group__autanalog__sar__data__structures.html#a5822ba93e2ef6e6655c8b700cbf51633" title="Enable the ADC.">cy_stc_autanalog_stt_sar_t::enable</a>) </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a7771af3208309bd1ffcbf2e562cd5920" name="a7771af3208309bd1ffcbf2e562cd5920"></a>bool</td>
<td class="fieldname">
chanID</td>
<td class="fielddoc">
Enable channel number identifier for data stored in FIFO, refer to <a class="el" href="group__group__autanalog__fifo__functions.html#ga424c6a3ab8235d22d01b79061de7e1f5">Cy_AutAnalog_FIFO_ReadDataChanId</a> function. </td></tr>
<tr><td class="fieldtype">
<a id="a5f7176ce27b189df99e0f5716ea4756c" name="a5f7176ce27b189df99e0f5716ea4756c"></a>bool</td>
<td class="fieldname">
shiftMode</td>
<td class="fielddoc">
Set the resolution of the averaging result if averaging performed by HW, refer to <a class="el" href="group__group__autanalog__sar.html#group_autanalog_sar_avg">Averaging</a> chapter. <ul>
<li>FALSE - 12 bit;</li>
<li>TRUE - 16 bit; </li>
</ul>
</td></tr>
<tr><td class="fieldtype">
<a id="a09b5eea32576be65ba2faccb14d2cbfe" name="a09b5eea32576be65ba2faccb14d2cbfe"></a><a class="el" href="group__group__autanalog__sar__data__structures.html#structcy__stc__autanalog__sar__mux__chan__t">cy_stc_autanalog_sar_mux_chan_t</a> *</td>
<td class="fieldname">
intMuxChan[PASS_SAR_SAR_MUX_CHANNELS]</td>
<td class="fielddoc">
The array of pointers to configuration structures for MUX channels, NULL means the channel is not configured. </td></tr>
<tr><td class="fieldtype">
<a id="af604f6f453bdfd38940289ed9d007295" name="af604f6f453bdfd38940289ed9d007295"></a><a class="el" href="group__group__autanalog__sar__data__structures.html#structcy__stc__autanalog__sar__limit__t">cy_stc_autanalog_sar_limit_t</a> *</td>
<td class="fieldname">
limitCond[<a class="el" href="group__group__autanalog__sar__macros.html#gaf234e4c674957b347c9ac4fbfec533bb">CY_AUTANALOG_SAR_LIMIT_CFG_NUM</a>]</td>
<td class="fielddoc">
The array of pointers to the configuration structures for the ADC output range detection, a NULL element means that the range detection is not configured. </td></tr>
<tr><td class="fieldtype">
<a id="a59163863487201a2e1c351b1abac94e2" name="a59163863487201a2e1c351b1abac94e2"></a>uint16_t</td>
<td class="fieldname">
muxResultMask</td>
<td class="fielddoc">
MUX channels result mask, valid range 0x0...0xFFFF. <p >Refer to <a class="el" href="group__group__autanalog__sar.html#group_autanalog_sar_result">Handling of the Result</a> chapter </p>
</td></tr>
<tr><td class="fieldtype">
<a id="af6c56edfd96a8d8d62eb71e311b6a603" name="af6c56edfd96a8d8d62eb71e311b6a603"></a>uint8_t</td>
<td class="fieldname">
firResultMask</td>
<td class="fielddoc">
FIR filter result mask, valid range 0x0...0x3. <p >Refer to <a class="el" href="group__group__autanalog__sar.html#group_autanalog_sar_result">Handling of the Result</a> chapter </p>
</td></tr>
</table>

</div>
</div>
<a name="structcy__stc__autanalog__sar__seq__tab__hs__t" id="structcy__stc__autanalog__sar__seq__tab__hs__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structcy__stc__autanalog__sar__seq__tab__hs__t">&#9670;&nbsp;</a></span>cy_stc_autanalog_sar_seq_tab_hs_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct cy_stc_autanalog_sar_seq_tab_hs_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="af06bcec918e103974beaed48d09121aa" name="af06bcec918e103974beaed48d09121aa"></a>uint8_t</td>
<td class="fieldname">
chanEn</td>
<td class="fielddoc">
GPIO channels enable mask, valid range 0x0...0xFF, see <a class="el" href="group__group__autanalog__sar__hs__chan__macros.html">High Speed Channels and Masks</a> macros. <p >Refer to <a class="el" href="group__group__autanalog__sar__data__structures.html#ad5d223dfdba7d8bcf5a578ed870ff657" title="The array of pointers to configuration structures for GPIO channels, NULL means the channel is not co...">cy_stc_autanalog_sar_sta_hs_t::hsGpioChan</a> for channels configurations </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a2a9ebf5a9936e83872150aee87775e91" name="a2a9ebf5a9936e83872150aee87775e91"></a>uint8_t</td>
<td class="fieldname">
muxMode</td>
<td class="fielddoc">
Define the operating mode of the MUX channels in HS mode, see <a class="el" href="group__group__autanalog__sar__hs__chan__macros.html">High Speed Channels and Masks</a> macros. </td></tr>
<tr><td class="fieldtype">
<a id="a6988fb862436814cf51ceb0fb3950a62" name="a6988fb862436814cf51ceb0fb3950a62"></a>uint8_t</td>
<td class="fieldname">
mux0Sel</td>
<td class="fielddoc">
MUX 0 channel selection, valid range 0...15, see <a class="el" href="group__group__autanalog__sar__lp__chan__macros.html">Low Power Channels and Masks</a> macros. <p >Refer to <a class="el" href="group__group__autanalog__sar__data__structures.html#a09b5eea32576be65ba2faccb14d2cbfe" title="The array of pointers to configuration structures for MUX channels, NULL means the channel is not con...">cy_stc_autanalog_sar_sta_t::intMuxChan</a> for channel configurations </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ad1ec58bfe5ff3983117b328f405466a0" name="ad1ec58bfe5ff3983117b328f405466a0"></a>uint8_t</td>
<td class="fieldname">
mux1Sel</td>
<td class="fielddoc">
MUX 1 channel selection, valid range 0...15, see <a class="el" href="group__group__autanalog__sar__lp__chan__macros.html">Low Power Channels and Masks</a> macros. <p >Refer to <a class="el" href="group__group__autanalog__sar__data__structures.html#a09b5eea32576be65ba2faccb14d2cbfe" title="The array of pointers to configuration structures for MUX channels, NULL means the channel is not con...">cy_stc_autanalog_sar_sta_t::intMuxChan</a> for channel configurations </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a3c7d9160af0df45b9e2513cb7a17f007" name="a3c7d9160af0df45b9e2513cb7a17f007"></a>bool</td>
<td class="fieldname">
sampleTimeEn</td>
<td class="fielddoc">
Enable the sample time option, refer to <a class="el" href="group__group__autanalog__sar.html#group_autanalog_sar_sampling">Sample Time</a> chapter. <ul>
<li>FALSE - ADC sampling is not delayed;</li>
<li>TRUE - ADC sampling is delayed by the sampling time; </li>
</ul>
</td></tr>
<tr><td class="fieldtype">
<a id="a78783c2220977296a6ba36cbab1d9f3f" name="a78783c2220977296a6ba36cbab1d9f3f"></a><a class="el" href="group__group__autanalog__sar__enums.html#ga87853f85d87da1f3a28d195994fc3d45">cy_en_autanalog_sar_sample_time_t</a></td>
<td class="fieldname">
sampleTime</td>
<td class="fielddoc">
Sample timer selection. <p >Select one of the four available sample timers, see <a class="el" href="group__group__autanalog__sar__data__structures.html#ac10f1b1ad736eb97ab27155cfbb67fe5" title="The array of sample time settings represented in clock cycles for ADC HS mode, actual value is SAMPLE...">cy_stc_autanalog_sar_sta_hs_t::hsSampleTime</a> </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a7c7908c705fdbebc527fd112852f29d4" name="a7c7908c705fdbebc527fd112852f29d4"></a>bool</td>
<td class="fieldname">
accEn</td>
<td class="fielddoc">
Enable the conversion averaging, refer to <a class="el" href="group__group__autanalog__sar.html#group_autanalog_sar_avg">Averaging</a> chapter. <ul>
<li>FALSE - averaging disabled;</li>
<li>TRUE - averaging enabled; </li>
</ul>
</td></tr>
<tr><td class="fieldtype">
<a id="ad931820d3e5f0ce6430316c48d152b4b" name="ad931820d3e5f0ce6430316c48d152b4b"></a><a class="el" href="group__group__autanalog__sar__enums.html#gabad9bf21a30e85f9cf41cfb57d7ce061">cy_en_autanalog_sar_acc_cnt_t</a></td>
<td class="fieldname">
accCount</td>
<td class="fielddoc">
The averaging count for the selected averaging mode, see <a class="el" href="group__group__autanalog__sar__data__structures.html#a7722e261efaee97378daa9fed5e38550" title="Enable ADC result averaging and configure averaging mode, refer to Averaging chapter.">cy_stc_autanalog_sar_sta_t::accMode</a>. </td></tr>
<tr><td class="fieldtype">
<a id="aed12a6877660b0c374cd1da7438c5455" name="aed12a6877660b0c374cd1da7438c5455"></a><a class="el" href="group__group__autanalog__sar__enums.html#gad05092f9ad337d26b7f11a0ce6275b83">cy_en_autanalog_sar_calibrate_t</a></td>
<td class="fieldname">
calReq</td>
<td class="fielddoc">
A real-time calibration channel request. <p >This request is the signal to the ADC to initiate a real-time calibration process during an ADC scan. </p>
</td></tr>
<tr><td class="fieldtype">
<a id="acea255cf11cfdaf91ef26c0d163c8e35" name="acea255cf11cfdaf91ef26c0d163c8e35"></a><a class="el" href="group__group__autanalog__sar__enums.html#ga1b4e10fdf0583ff0a0196e633b0c8bb9">cy_en_autanalog_sar_next_act_t</a></td>
<td class="fieldname">
nextAction</td>
<td class="fielddoc">
The ADC sequencer next state, refer to <a class="el" href="group__group__autanalog__sar.html#group_autanalog_sar_sequencer">Sequencer and State Transition Table</a> chapter. </td></tr>
</table>

</div>
</div>
<a name="structcy__stc__autanalog__sar__seq__tab__lp__t" id="structcy__stc__autanalog__sar__seq__tab__lp__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structcy__stc__autanalog__sar__seq__tab__lp__t">&#9670;&nbsp;</a></span>cy_stc_autanalog_sar_seq_tab_lp_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct cy_stc_autanalog_sar_seq_tab_lp_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a6a16e3b74fb5e24b3ff7980562c1eebc" name="a6a16e3b74fb5e24b3ff7980562c1eebc"></a>bool</td>
<td class="fieldname">
chanEn</td>
<td class="fielddoc">
Enable the LP channel. <ul>
<li>FALSE - Disable ADC LP channel;</li>
<li>TRUE - Enable ADC LP channel; </li>
</ul>
</td></tr>
<tr><td class="fieldtype">
<a id="a661dfa50671d26fca04f1259800077b8" name="a661dfa50671d26fca04f1259800077b8"></a>uint8_t</td>
<td class="fieldname">
mux0Sel</td>
<td class="fielddoc">
MUX 0 channel selection, valid range 0...15. <p >See <a class="el" href="group__group__autanalog__sar__lp__chan__macros.html">Low Power Channels and Masks</a> macros </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ac005fe43f547978a0841761e7b747938" name="ac005fe43f547978a0841761e7b747938"></a>bool</td>
<td class="fieldname">
sampleTimeEn</td>
<td class="fielddoc">
Enable the sample time option, refer to <a class="el" href="group__group__autanalog__sar.html#group_autanalog_sar_sampling">Sample Time</a> chapter. <ul>
<li>FALSE - ADC sampling is not delayed;</li>
<li>TRUE - ADC sampling is delayed by the sampling time; </li>
</ul>
</td></tr>
<tr><td class="fieldtype">
<a id="a76527ad34aaeffb6c049c8be626f7b76" name="a76527ad34aaeffb6c049c8be626f7b76"></a><a class="el" href="group__group__autanalog__sar__enums.html#ga87853f85d87da1f3a28d195994fc3d45">cy_en_autanalog_sar_sample_time_t</a></td>
<td class="fieldname">
sampleTime</td>
<td class="fielddoc">
Sample timer selection. <p >Select one of the four available sample timers, see <a class="el" href="group__group__autanalog__sar__data__structures.html#ab2e8ef637704a86171058702f852ac7e" title="The array of sample time settings represented in clock cycles for ADC LP mode, actual value is SAMPLE...">cy_stc_autanalog_sar_sta_lp_t::lpSampleTime</a> </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a18eac582bc2fa88513c405b9d0391492" name="a18eac582bc2fa88513c405b9d0391492"></a>bool</td>
<td class="fieldname">
accEn</td>
<td class="fielddoc">
Enable the conversion averaging, refer to <a class="el" href="group__group__autanalog__sar.html#group_autanalog_sar_avg">Averaging</a> chapter. <ul>
<li>FALSE - averaging disabled;</li>
<li>TRUE - averaging enabled; </li>
</ul>
</td></tr>
<tr><td class="fieldtype">
<a id="a1055434b575fcb3f34790b179584d94d" name="a1055434b575fcb3f34790b179584d94d"></a><a class="el" href="group__group__autanalog__sar__enums.html#gabad9bf21a30e85f9cf41cfb57d7ce061">cy_en_autanalog_sar_acc_cnt_t</a></td>
<td class="fieldname">
accCount</td>
<td class="fielddoc">
The averaging count for the selected averaging mode, see <a class="el" href="group__group__autanalog__sar__data__structures.html#a7722e261efaee97378daa9fed5e38550" title="Enable ADC result averaging and configure averaging mode, refer to Averaging chapter.">cy_stc_autanalog_sar_sta_t::accMode</a>. </td></tr>
<tr><td class="fieldtype">
<a id="ae573b3019342c4991e02c5fba26d2a07" name="ae573b3019342c4991e02c5fba26d2a07"></a><a class="el" href="group__group__autanalog__sar__enums.html#gad05092f9ad337d26b7f11a0ce6275b83">cy_en_autanalog_sar_calibrate_t</a></td>
<td class="fieldname">
calReq</td>
<td class="fielddoc">
A real-time calibration channel request. <p >This request is the signal to the ADC to initiate a real-time calibration process during an ADC scan. </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a42b27614098ea56b310a63ba64491c32" name="a42b27614098ea56b310a63ba64491c32"></a><a class="el" href="group__group__autanalog__sar__enums.html#ga1b4e10fdf0583ff0a0196e633b0c8bb9">cy_en_autanalog_sar_next_act_t</a></td>
<td class="fieldname">
nextAction</td>
<td class="fielddoc">
The ADC sequencer next state, refer to <a class="el" href="group__group__autanalog__sar.html#group_autanalog_sar_sequencer">Sequencer and State Transition Table</a> chapter. </td></tr>
</table>

</div>
</div>
<a name="structcy__stc__autanalog__sar__fir__cfg__t" id="structcy__stc__autanalog__sar__fir__cfg__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structcy__stc__autanalog__sar__fir__cfg__t">&#9670;&nbsp;</a></span>cy_stc_autanalog_sar_fir_cfg_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct cy_stc_autanalog_sar_fir_cfg_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="afe0c1779b808fdbca38d1633f2bb91e8" name="afe0c1779b808fdbca38d1633f2bb91e8"></a><a class="el" href="group__group__autanalog__sar__enums.html#gab6360bad9e095154a1ff40eabb54d518">cy_en_autanalog_sar_fir_channel_t</a></td>
<td class="fieldname">
chanSel</td>
<td class="fielddoc">
The logical channel selection for the FIR filter. </td></tr>
<tr><td class="fieldtype">
<a id="a0a85179b130267d88f294dbba3d422cb" name="a0a85179b130267d88f294dbba3d422cb"></a>int16_t *</td>
<td class="fieldname">
coeff</td>
<td class="fielddoc">
The array of FIR filter coefficients, the size of the array is defined by defined by <a class="el" href="group__group__autanalog__sar__data__structures.html#a2014e1ae83fd0cb1750bc438b45df324">cy_stc_autanalog_sar_fir_cfg_t::tapSel</a>. <p >Refer to <a class="el" href="group__group__autanalog__sar.html#group_autanalog_sar_fir">FIR Filter</a> chapter </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a2014e1ae83fd0cb1750bc438b45df324" name="a2014e1ae83fd0cb1750bc438b45df324"></a>uint8_t</td>
<td class="fieldname">
tapSel</td>
<td class="fielddoc">
The tap value, actual value is TAP_SEL + 1, valid range 1...64. </td></tr>
<tr><td class="fieldtype">
<a id="a0b5a5874afa9ff6cc3ddaf12aa434162" name="a0b5a5874afa9ff6cc3ddaf12aa434162"></a>uint8_t</td>
<td class="fieldname">
shiftSel</td>
<td class="fielddoc">
FIR filter output scaling: shift the FIR filter output to the right by the specified number, valid range 0...16. </td></tr>
<tr><td class="fieldtype">
<a id="a9999a9288439be6b00bc74ac594baaf1" name="a9999a9288439be6b00bc74ac594baaf1"></a>bool</td>
<td class="fieldname">
waitTapInit</td>
<td class="fielddoc">
FIR filter output init delay: wait for a specified number of updates before outputting first valid data. <ul>
<li>FALSE - FIR generates a SAR_FIRx_DONE trigger after each update;</li>
<li>TRUE - FIR waits for TAP_SEL + 1 updates before triggering; </li>
</ul>
</td></tr>
<tr><td class="fieldtype">
<a id="a80f7d8abea4594ae09e06783e084b4bd" name="a80f7d8abea4594ae09e06783e084b4bd"></a><a class="el" href="group__group__autanalog__sar__enums.html#ga045911209f6103437e61e2d06bd4031f">cy_en_autanalog_sar_limit_t</a></td>
<td class="fieldname">
firLimit</td>
<td class="fielddoc">
The status selector for the FIR filter output range. </td></tr>
<tr><td class="fieldtype">
<a id="a1f21e3f9c9f416c7d5d1428c54c1e748" name="a1f21e3f9c9f416c7d5d1428c54c1e748"></a><a class="el" href="group__group__autanalog__fifo__enums.html#ga02ab308d00a148d227ac9ed468e4ad7d">cy_en_autanalog_fifo_sel_t</a></td>
<td class="fieldname">
fifoSel</td>
<td class="fielddoc">
Define use of FIFO and select buffer if required, refer to <a class="el" href="group__group__autanalog__fifo.html">FIFO (The buffer block to store collected data)</a> chapter. </td></tr>
</table>

</div>
</div>
<a name="structcy__stc__autanalog__sar__t" id="structcy__stc__autanalog__sar__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structcy__stc__autanalog__sar__t">&#9670;&nbsp;</a></span>cy_stc_autanalog_sar_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct cy_stc_autanalog_sar_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="aa4ee1d13c92974e877a1c9dee2a5ee09" name="aa4ee1d13c92974e877a1c9dee2a5ee09"></a><a class="el" href="group__group__autanalog__sar__data__structures.html#structcy__stc__autanalog__sar__sta__t">cy_stc_autanalog_sar_sta_t</a> *</td>
<td class="fieldname">
sarStaCfg</td>
<td class="fielddoc">
The pointer to a static part of the ADC configuration. </td></tr>
<tr><td class="fieldtype">
<a id="ae9e147baec07f0cec0b17d31af4e7255" name="ae9e147baec07f0cec0b17d31af4e7255"></a>uint8_t</td>
<td class="fieldname">
hsSeqTabNum</td>
<td class="fielddoc">
The number of HS Sequencer Table structures, valid range 0...32. </td></tr>
<tr><td class="fieldtype">
<a id="adfff7ab16c3dce4ce29605ce10825fa0" name="adfff7ab16c3dce4ce29605ce10825fa0"></a><a class="el" href="group__group__autanalog__sar__data__structures.html#structcy__stc__autanalog__sar__seq__tab__hs__t">cy_stc_autanalog_sar_seq_tab_hs_t</a> *</td>
<td class="fieldname">
hsSeqTabArr</td>
<td class="fielddoc">
Pointer to the array of HS Sequencer Table structures, the array length is specified by hsSeqTabNum. </td></tr>
<tr><td class="fieldtype">
<a id="ada80e5eef5ff195505c5f59638873c1d" name="ada80e5eef5ff195505c5f59638873c1d"></a>uint8_t</td>
<td class="fieldname">
lpSeqTabNum</td>
<td class="fielddoc">
The number of LP Sequencer Table structures, valid range 0...32. </td></tr>
<tr><td class="fieldtype">
<a id="a1a063b885aa16576639b98381ecbcbe1" name="a1a063b885aa16576639b98381ecbcbe1"></a><a class="el" href="group__group__autanalog__sar__data__structures.html#structcy__stc__autanalog__sar__seq__tab__lp__t">cy_stc_autanalog_sar_seq_tab_lp_t</a> *</td>
<td class="fieldname">
lpSeqTabArr</td>
<td class="fielddoc">
Pointer to the array of HS Sequencer Table structures, the array length is specified by lpSeqTabNum. </td></tr>
<tr><td class="fieldtype">
<a id="a5bbb619496f9684d7bdd4912e6a9bc49" name="a5bbb619496f9684d7bdd4912e6a9bc49"></a>uint8_t</td>
<td class="fieldname">
firNum</td>
<td class="fielddoc">
Number of used FIR filters, valid range 0...2. </td></tr>
<tr><td class="fieldtype">
<a id="a77d3acc1b35b566a9b38e63ee07922b9" name="a77d3acc1b35b566a9b38e63ee07922b9"></a><a class="el" href="group__group__autanalog__sar__data__structures.html#structcy__stc__autanalog__sar__fir__cfg__t">cy_stc_autanalog_sar_fir_cfg_t</a> *</td>
<td class="fieldname">
firCfg</td>
<td class="fielddoc">
Pointer to the array of FIR filter configuration structures, the array length is specified by firNum. </td></tr>
<tr><td class="fieldtype">
<a id="a304d8b2aa2b8d49e5e18f015e82838aa" name="a304d8b2aa2b8d49e5e18f015e82838aa"></a><a class="el" href="group__group__autanalog__fifo__data__structures.html#structcy__stc__autanalog__fifo__cfg__t">cy_stc_autanalog_fifo_cfg_t</a> *</td>
<td class="fieldname">
fifoCfg</td>
<td class="fielddoc">
Pointer to the FIFO configuration structure. </td></tr>
</table>

</div>
</div>
<a name="structcy__stc__autanalog__stt__sar__t" id="structcy__stc__autanalog__stt__sar__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structcy__stc__autanalog__stt__sar__t">&#9670;&nbsp;</a></span>cy_stc_autanalog_stt_sar_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct cy_stc_autanalog_stt_sar_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ada7f0755d2c613817b1bda1e81ad31fe" name="ada7f0755d2c613817b1bda1e81ad31fe"></a>bool</td>
<td class="fieldname">
unlock</td>
<td class="fielddoc">
ADC Unlock: <ul>
<li>FALSE - Locked:<br  />
 Data from fields enable, trigger and entryState of this structure are NOT taken into account in the corresponding state of STT;</li>
<li>TRUE - Unlocked:<br  />
 Data from fields enable, trigger and entryState of this structure are used in the STT corresponding state; </li>
</ul>
</td></tr>
<tr><td class="fieldtype">
<a id="a5822ba93e2ef6e6655c8b700cbf51633" name="a5822ba93e2ef6e6655c8b700cbf51633"></a>bool</td>
<td class="fieldname">
enable</td>
<td class="fielddoc">
Enable the ADC. </td></tr>
<tr><td class="fieldtype">
<a id="a5f7548119dea2ca78236ac678ec9fc20" name="a5f7548119dea2ca78236ac678ec9fc20"></a>bool</td>
<td class="fieldname">
trigger</td>
<td class="fielddoc">
This field initiates the ADC operation per sequencer settings. </td></tr>
<tr><td class="fieldtype">
<a id="ad77c75d618e3c1da194df1a8c6c02bba" name="ad77c75d618e3c1da194df1a8c6c02bba"></a>uint8_t</td>
<td class="fieldname">
entryState</td>
<td class="fielddoc">
ADC Sequencer entry state, points to the item of the <a class="el" href="group__group__autanalog__sar__data__structures.html#adfff7ab16c3dce4ce29605ce10825fa0">cy_stc_autanalog_sar_t::hsSeqTabArr</a> or <a class="el" href="group__group__autanalog__sar__data__structures.html#a1a063b885aa16576639b98381ecbcbe1">cy_stc_autanalog_sar_t::lpSeqTabArr</a> depends on the current <a class="el" href="group__group__autanalog__ac__data__structures.html#ad8b755e2429d3d4f210b2571afe56950">cy_stc_autanalog_stt_ac_t::lpMode</a> setting, the valid range is 0...31. </td></tr>
</table>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>PSOC E8XXGP Device Support Library</b> by <b>Cypress Semiconductor Corporation</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
