
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16164
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1171.191 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/top.vhd:45]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/debounce.vhd:28' bound to instance 'Inst_debouncer_p10c' of component 'debounce' [C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/top.vhd:150]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/debounce.vhd:39]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter stable_time bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (1#1) [C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/debounce.vhd:39]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/debounce.vhd:28' bound to instance 'Inst_debouncer_p20c' of component 'debounce' [C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/top.vhd:156]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/debounce.vhd:28' bound to instance 'Inst_debouncer_p50c' of component 'debounce' [C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/top.vhd:162]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/debounce.vhd:28' bound to instance 'Inst_debouncer_p1_euro' of component 'debounce' [C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/top.vhd:168]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/debounce.vhd:28' bound to instance 'Inst_debouncer_p_rearme' of component 'debounce' [C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/top.vhd:174]
INFO: [Synth 8-3491] module 'SYNCHRNZR' declared at 'C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/SYNCHRNZR.vhd:4' bound to instance 'Inst_synch_p10c' of component 'SYNCHRNZR' [C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/top.vhd:182]
INFO: [Synth 8-638] synthesizing module 'SYNCHRNZR' [C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/SYNCHRNZR.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'SYNCHRNZR' (2#1) [C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/SYNCHRNZR.vhd:11]
INFO: [Synth 8-3491] module 'SYNCHRNZR' declared at 'C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/SYNCHRNZR.vhd:4' bound to instance 'Inst_synch_p20c' of component 'SYNCHRNZR' [C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/top.vhd:187]
INFO: [Synth 8-3491] module 'SYNCHRNZR' declared at 'C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/SYNCHRNZR.vhd:4' bound to instance 'Inst_synch_p50c' of component 'SYNCHRNZR' [C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/top.vhd:192]
INFO: [Synth 8-3491] module 'SYNCHRNZR' declared at 'C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/SYNCHRNZR.vhd:4' bound to instance 'Inst_synch_p1_euro' of component 'SYNCHRNZR' [C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/top.vhd:197]
INFO: [Synth 8-3491] module 'SYNCHRNZR' declared at 'C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/SYNCHRNZR.vhd:4' bound to instance 'Inst_synch_prearme' of component 'SYNCHRNZR' [C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/top.vhd:202]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/EDGEDTCTR.vhd:4' bound to instance 'Inst_edge_p10c' of component 'EDGEDTCTR' [C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/top.vhd:209]
INFO: [Synth 8-638] synthesizing module 'EDGEDTCTR' [C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/EDGEDTCTR.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'EDGEDTCTR' (3#1) [C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/EDGEDTCTR.vhd:11]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/EDGEDTCTR.vhd:4' bound to instance 'Inst_edge_p20c' of component 'EDGEDTCTR' [C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/top.vhd:214]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/EDGEDTCTR.vhd:4' bound to instance 'Inst_edge_p50c' of component 'EDGEDTCTR' [C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/top.vhd:219]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/EDGEDTCTR.vhd:4' bound to instance 'Inst_edge_p1_euro' of component 'EDGEDTCTR' [C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/top.vhd:224]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/EDGEDTCTR.vhd:4' bound to instance 'Inst_edge_p_rearme' of component 'EDGEDTCTR' [C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/top.vhd:229]
	Parameter valor_p10C_fsm bound to: 10 - type: integer 
	Parameter valor_p20C_fsm bound to: 20 - type: integer 
	Parameter valor_p50C_fsm bound to: 50 - type: integer 
	Parameter valor_p1_euro_fsm bound to: 100 - type: integer 
	Parameter valor_productos_fsm bound to: 100 - type: integer 
	Parameter valor_inicio_fsm bound to: 0 - type: integer 
	Parameter numero_de_productos_fsm bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'fsm' declared at 'C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/fsm.vhd:46' bound to instance 'Inst_fsm' of component 'fsm' [C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/top.vhd:236]
INFO: [Synth 8-638] synthesizing module 'fsm' [C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/fsm.vhd:73]
	Parameter valor_p10C_fsm bound to: 10 - type: integer 
	Parameter valor_p20C_fsm bound to: 20 - type: integer 
	Parameter valor_p50C_fsm bound to: 50 - type: integer 
	Parameter valor_p1_euro_fsm bound to: 100 - type: integer 
	Parameter valor_productos_fsm bound to: 100 - type: integer 
	Parameter valor_inicio_fsm bound to: 0 - type: integer 
	Parameter numero_de_productos_fsm bound to: 4 - type: integer 
	Parameter valor_p10C bound to: 10 - type: integer 
	Parameter valor_p20C bound to: 20 - type: integer 
	Parameter valor_p50C bound to: 50 - type: integer 
	Parameter valor_p1_euro bound to: 100 - type: integer 
	Parameter valor_productos bound to: 100 - type: integer 
	Parameter valor_inicio bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'monedero' declared at 'C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/monedero.vhd:25' bound to instance 'Inst_monedero' of component 'monedero' [C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/fsm.vhd:110]
INFO: [Synth 8-638] synthesizing module 'monedero' [C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/monedero.vhd:47]
	Parameter valor_p10C bound to: 10 - type: integer 
	Parameter valor_p20C bound to: 20 - type: integer 
	Parameter valor_p50C bound to: 50 - type: integer 
	Parameter valor_p1_euro bound to: 100 - type: integer 
	Parameter valor_productos bound to: 100 - type: integer 
	Parameter valor_inicio bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'monedero' (4#1) [C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/monedero.vhd:47]
WARNING: [Synth 8-614] signal 'p10C' is read in the process but is not in the sensitivity list [C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/fsm.vhd:140]
WARNING: [Synth 8-614] signal 'p20C' is read in the process but is not in the sensitivity list [C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/fsm.vhd:140]
WARNING: [Synth 8-614] signal 'p50C' is read in the process but is not in the sensitivity list [C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/fsm.vhd:140]
WARNING: [Synth 8-614] signal 'p1_euro' is read in the process but is not in the sensitivity list [C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/fsm.vhd:140]
WARNING: [Synth 8-614] signal 's_saldo' is read in the process but is not in the sensitivity list [C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/fsm.vhd:140]
WARNING: [Synth 8-614] signal 's_aviso' is read in the process but is not in the sensitivity list [C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/fsm.vhd:140]
WARNING: [Synth 8-614] signal 'p_rearme' is read in the process but is not in the sensitivity list [C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/fsm.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'fsm' (5#1) [C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/fsm.vhd:73]
INFO: [Synth 8-3491] module 'BCD_DECODER' declared at 'C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/BCD_DECODER.vhd:28' bound to instance 'Inst_bcd_decoder' of component 'BCD_DECODER' [C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/top.vhd:261]
INFO: [Synth 8-638] synthesizing module 'BCD_DECODER' [C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/BCD_DECODER.vhd:41]
WARNING: [Synth 8-614] signal 'SALDO_NUM' is read in the process but is not in the sensitivity list [C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/BCD_DECODER.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'BCD_DECODER' (6#1) [C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/BCD_DECODER.vhd:41]
INFO: [Synth 8-3491] module 'MUXED_DISPLAY' declared at 'C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/MUXED_DISPLAY.vhd:26' bound to instance 'Inst_muxed_display' of component 'MUXED_DISPLAY' [C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/top.vhd:271]
INFO: [Synth 8-638] synthesizing module 'MUXED_DISPLAY' [C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/MUXED_DISPLAY.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'MUXED_DISPLAY' (7#1) [C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/MUXED_DISPLAY.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'top' (8#1) [C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/top.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1171.191 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1171.191 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1171.191 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1171.191 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1171.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1171.191 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1171.191 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1171.191 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1171.191 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'fsm'
WARNING: [Synth 8-327] inferring latch for variable 'LIGHT_reg' [C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/fsm.vhd:195]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  inicio |                              000 |                              000
                  dinero |                              001 |                              001
                 un_euro |                              010 |                              010
              devolucion |                              011 |                              011
                producto |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'fsm'
WARNING: [Synth 8-327] inferring latch for variable 'LED_SALIDA_PRODUCTO_reg' [C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/fsm.vhd:196]
WARNING: [Synth 8-327] inferring latch for variable 'LED_ERROR_reg' [C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/fsm.vhd:197]
WARNING: [Synth 8-327] inferring latch for variable 'producto_adquirido_reg' [C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.srcs/sources_1/new/fsm.vhd:126]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1171.191 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   5 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	  11 Input    7 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 13    
	   3 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1171.191 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1171.191 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1171.191 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1171.191 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1171.191 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1171.191 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1171.191 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1171.191 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1171.191 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1171.191 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | Inst_edge_p_rearme/sreg_reg[0] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Inst_edge_p10c/sreg_reg[0]     | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Inst_edge_p20c/sreg_reg[0]     | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Inst_edge_p50c/sreg_reg[0]     | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Inst_edge_p1_euro/sreg_reg[0]  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    54|
|3     |LUT1   |     8|
|4     |LUT2   |    60|
|5     |LUT3   |    78|
|6     |LUT4   |    40|
|7     |LUT5   |     9|
|8     |LUT6   |    33|
|9     |SRL16E |     5|
|10    |FDCE   |    50|
|11    |FDPE   |     9|
|12    |FDRE   |   140|
|13    |FDSE   |     4|
|14    |LD     |     1|
|15    |LDC    |     2|
|16    |LDCP   |     1|
|17    |IBUF   |    11|
|18    |OBUF   |    17|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1171.191 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1171.191 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1171.191 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1171.191 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 58 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1171.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 1 instance 
  LDC => LDCE: 2 instances
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 1 instance 

Synth Design complete, checksum: 59af5d30
INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1171.191 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/alvar/Documents/GitHub/Maquina de refrescos-VHDL/Maquina-de-refrescos-Trabajo-SED-VHDL/refrescos.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan  8 21:34:55 2023...
