# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../12_UART_IP_TEST.ip_user_files/bd/system/ip/system_rst_ps7_0_50M_0/sim/system_rst_ps7_0_50M_0.vhd" \

# Do not sort compile order
nosort
