#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x558f851ba9a0 .scope module, "testDM" "testDM" 2 273;
 .timescale 0 0;
v0x558f851fc080_0 .var "INS", 31 0;
v0x558f851fc1b0_0 .net "Result", 7 0, v0x558f851f6c00_0;  1 drivers
v0x558f851fc270_0 .var "clk", 0 0;
v0x558f851fc310_0 .var "rst", 0 0;
S_0x558f851af7a0 .scope module, "simpleP" "processor" 2 277, 2 236 0, S_0x558f851ba9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 8 "finalOut"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 32 "INS"
v0x558f851faa80_0 .net "DATA_ADDR", 7 0, v0x558f851c9390_0;  1 drivers
v0x558f851fab90_0 .net "IMMEDIATE", 7 0, v0x558f851ce280_0;  1 drivers
v0x558f851faca0_0 .net "INS", 31 0, v0x558f851fc080_0;  1 drivers
v0x558f851fad40_0 .net "INaddr", 7 0, v0x558f851d0100_0;  1 drivers
v0x558f851fae30_0 .net "OUT", 7 0, L_0x558f851fc500;  1 drivers
v0x558f851faf90_0 .net "OUT1", 7 0, v0x558f851f9520_0;  1 drivers
v0x558f851fb050_0 .net "OUT1addr", 7 0, v0x558f851f5fa0_0;  1 drivers
v0x558f851fb160_0 .net "OUT2", 7 0, v0x558f851f9600_0;  1 drivers
v0x558f851fb270_0 .net "OUT2addr", 7 0, v0x558f851f6080_0;  1 drivers
v0x558f851fb330_0 .net "RESULT", 7 0, L_0x558f851fc710;  1 drivers
v0x558f851fb3f0_0 .net "SELECT", 2 0, v0x558f851f6160_0;  1 drivers
v0x558f851fb500_0 .net "addSubMUX", 0 0, v0x558f851f6480_0;  1 drivers
v0x558f851fb5f0_0 .net "addSubMUXout", 7 0, v0x558f851f9c50_0;  1 drivers
v0x558f851fb700_0 .net "busy_wait", 0 0, v0x558f851f7230_0;  1 drivers
v0x558f851fb7a0_0 .net "clk", 0 0, v0x558f851fc270_0;  1 drivers
v0x558f851fb890_0 .net "finalOut", 7 0, v0x558f851f6c00_0;  alias, 1 drivers
v0x558f851fb9a0_0 .net "imValueMUX", 0 0, v0x558f851f6300_0;  1 drivers
v0x558f851fba90_0 .net "immediateValue", 7 0, v0x558f851fa340_0;  1 drivers
v0x558f851fbba0_0 .net "read", 0 0, v0x558f851f63c0_0;  1 drivers
v0x558f851fbc90_0 .net "read_data", 7 0, v0x558f851f7620_0;  1 drivers
v0x558f851fbda0_0 .net "rst", 0 0, v0x558f851fc310_0;  1 drivers
v0x558f851fbe40_0 .net "write", 0 0, v0x558f851f6540_0;  1 drivers
v0x558f851fbf30_0 .net "writeRegMux", 0 0, v0x558f851f6600_0;  1 drivers
S_0x558f851af920 .scope module, "CU" "ControlUnit" 2 253, 2 125 0, S_0x558f851af7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INS"
    .port_info 1 /OUTPUT 8 "OUT1addr"
    .port_info 2 /OUTPUT 8 "OUT2addr"
    .port_info 3 /OUTPUT 8 "IN_ADDR"
    .port_info 4 /OUTPUT 8 "IMMEDIATE"
    .port_info 5 /OUTPUT 3 "SELECT"
    .port_info 6 /OUTPUT 1 "twosCompMux"
    .port_info 7 /OUTPUT 1 "imValueMux"
    .port_info 8 /OUTPUT 1 "writeRegMux"
    .port_info 9 /OUTPUT 1 "read"
    .port_info 10 /OUTPUT 1 "write"
    .port_info 11 /OUTPUT 8 "DATA_ADDR"
    .port_info 12 /INPUT 1 "busy_wait"
v0x558f851c9390_0 .var "DATA_ADDR", 7 0;
v0x558f851ce280_0 .var "IMMEDIATE", 7 0;
v0x558f851d0060_0 .net "INS", 31 0, v0x558f851fc080_0;  alias, 1 drivers
v0x558f851d0100_0 .var "IN_ADDR", 7 0;
v0x558f851f5fa0_0 .var "OUT1addr", 7 0;
v0x558f851f6080_0 .var "OUT2addr", 7 0;
v0x558f851f6160_0 .var "SELECT", 2 0;
v0x558f851f6240_0 .net "busy_wait", 0 0, v0x558f851f7230_0;  alias, 1 drivers
v0x558f851f6300_0 .var "imValueMux", 0 0;
v0x558f851f63c0_0 .var "read", 0 0;
v0x558f851f6480_0 .var "twosCompMux", 0 0;
v0x558f851f6540_0 .var "write", 0 0;
v0x558f851f6600_0 .var "writeRegMux", 0 0;
E_0x558f8518edb0 .event edge, v0x558f851d0060_0;
S_0x558f851f6860 .scope module, "datamux" "MUX" 2 262, 2 101 0, S_0x558f851af7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1"
    .port_info 1 /INPUT 8 "IN2"
    .port_info 2 /INPUT 1 "SELECT"
    .port_info 3 /OUTPUT 8 "OUT"
v0x558f851f6a20_0 .net "IN1", 7 0, L_0x558f851fc710;  alias, 1 drivers
v0x558f851f6b20_0 .net "IN2", 7 0, v0x558f851f7620_0;  alias, 1 drivers
v0x558f851f6c00_0 .var "OUT", 7 0;
v0x558f851f6cc0_0 .net "SELECT", 0 0, v0x558f851f6600_0;  alias, 1 drivers
E_0x558f8518ef00 .event edge, v0x558f851f6600_0, v0x558f851f6b20_0, v0x558f851f6a20_0;
S_0x558f851f6dc0 .scope module, "mem" "data_mem" 2 269, 2 182 0, S_0x558f851af7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "read"
    .port_info 3 /INPUT 1 "write"
    .port_info 4 /INPUT 8 "address"
    .port_info 5 /INPUT 8 "write_data"
    .port_info 6 /OUTPUT 8 "read_data"
    .port_info 7 /OUTPUT 1 "busy_wait"
v0x558f851f7120_0 .net "address", 7 0, v0x558f851c9390_0;  alias, 1 drivers
v0x558f851f7230_0 .var "busy_wait", 0 0;
v0x558f851f7300_0 .net "clk", 0 0, v0x558f851fc270_0;  alias, 1 drivers
v0x558f851f73d0_0 .var/i "i", 31 0;
v0x558f851f7470 .array "memory_array", 0 255, 7 0;
v0x558f851f7580_0 .net "read", 0 0, v0x558f851f63c0_0;  alias, 1 drivers
v0x558f851f7620_0 .var "read_data", 7 0;
v0x558f851f76f0_0 .net "rst", 0 0, v0x558f851fc310_0;  alias, 1 drivers
v0x558f851f7790_0 .net "write", 0 0, v0x558f851f6540_0;  alias, 1 drivers
v0x558f851f7860_0 .net "write_data", 7 0, L_0x558f851fc710;  alias, 1 drivers
E_0x558f8518f1e0/0 .event edge, v0x558f851f6a20_0, v0x558f851c9390_0, v0x558f851f6540_0, v0x558f851f63c0_0;
E_0x558f8518f1e0/1 .event edge, v0x558f851f76f0_0;
E_0x558f8518f1e0 .event/or E_0x558f8518f1e0/0, E_0x558f8518f1e0/1;
E_0x558f851d6850 .event posedge, v0x558f851f7300_0;
E_0x558f851d6f90 .event posedge, v0x558f851f76f0_0;
S_0x558f851f7a10 .scope module, "myAlu" "ALU" 2 264, 2 1 0, S_0x558f851af7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /INPUT 3 "SELECT"
    .port_info 3 /OUTPUT 8 "RESULT"
L_0x558f851fc5a0 .functor BUFZ 8, v0x558f851fa340_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x558f851fc610 .functor BUFZ 8, v0x558f851f9600_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x558f851fc710 .functor BUFZ 8, v0x558f851f8220_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x558f851f7c70_0 .net "DATA1", 7 0, v0x558f851fa340_0;  alias, 1 drivers
v0x558f851f7d70_0 .net "DATA2", 7 0, v0x558f851f9600_0;  alias, 1 drivers
v0x558f851f7e50_0 .net "RESULT", 7 0, L_0x558f851fc710;  alias, 1 drivers
v0x558f851f7f70_0 .net "SELECT", 2 0, v0x558f851f6160_0;  alias, 1 drivers
v0x558f851f8030_0 .net "operand1", 7 0, L_0x558f851fc5a0;  1 drivers
v0x558f851f8140_0 .net "operand2", 7 0, L_0x558f851fc610;  1 drivers
v0x558f851f8220_0 .var "out", 7 0;
E_0x558f851d6fd0 .event edge, v0x558f851f8140_0, v0x558f851f8030_0, v0x558f851f6160_0;
S_0x558f851f8380 .scope module, "regFile" "regfile" 2 256, 2 31 0, S_0x558f851af7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "INaddr"
    .port_info 2 /INPUT 8 "IN"
    .port_info 3 /INPUT 8 "OUT1addr"
    .port_info 4 /OUTPUT 8 "OUT1"
    .port_info 5 /INPUT 8 "OUT2addr"
    .port_info 6 /OUTPUT 8 "OUT2"
    .port_info 7 /INPUT 1 "busy_wait"
v0x558f851f8740_0 .net "IN", 7 0, v0x558f851f6c00_0;  alias, 1 drivers
v0x558f851f8820_0 .net "INaddr", 7 0, v0x558f851d0100_0;  alias, 1 drivers
v0x558f851f88c0_0 .net "OUT1", 7 0, v0x558f851f9520_0;  alias, 1 drivers
v0x558f851f8990_0 .net "OUT1addr", 7 0, v0x558f851f5fa0_0;  alias, 1 drivers
v0x558f851f8a80_0 .net "OUT2", 7 0, v0x558f851f9600_0;  alias, 1 drivers
v0x558f851f8b70_0 .net "OUT2addr", 7 0, v0x558f851f6080_0;  alias, 1 drivers
v0x558f851f8c40_0 .net "busy_wait", 0 0, v0x558f851f7230_0;  alias, 1 drivers
v0x558f851f8d30_0 .net "clk", 0 0, v0x558f851fc270_0;  alias, 1 drivers
v0x558f851f8dd0_0 .var "reg1", 7 0;
v0x558f851f8f00_0 .var "reg2", 7 0;
v0x558f851f8fe0_0 .var "reg3", 7 0;
v0x558f851f90c0_0 .var "reg4", 7 0;
v0x558f851f91a0_0 .var "reg5", 7 0;
v0x558f851f9280_0 .var "reg6", 7 0;
v0x558f851f9360_0 .var "reg7", 7 0;
v0x558f851f9440_0 .var "reg8", 7 0;
v0x558f851f9520_0 .var "res1", 7 0;
v0x558f851f9600_0 .var "res2", 7 0;
E_0x558f851f86c0 .event negedge, v0x558f851f7300_0;
S_0x558f851f97e0 .scope module, "source1mux" "MUX" 2 260, 2 101 0, S_0x558f851af7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1"
    .port_info 1 /INPUT 8 "IN2"
    .port_info 2 /INPUT 1 "SELECT"
    .port_info 3 /OUTPUT 8 "OUT"
v0x558f851f9a80_0 .net "IN1", 7 0, v0x558f851f9520_0;  alias, 1 drivers
v0x558f851f9b90_0 .net "IN2", 7 0, L_0x558f851fc500;  alias, 1 drivers
v0x558f851f9c50_0 .var "OUT", 7 0;
v0x558f851f9d40_0 .net "SELECT", 0 0, v0x558f851f6480_0;  alias, 1 drivers
E_0x558f851f9a00 .event edge, v0x558f851f6480_0, v0x558f851f9b90_0, v0x558f851f88c0_0;
S_0x558f851f9ea0 .scope module, "source2mux" "MUX" 2 261, 2 101 0, S_0x558f851af7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1"
    .port_info 1 /INPUT 8 "IN2"
    .port_info 2 /INPUT 1 "SELECT"
    .port_info 3 /OUTPUT 8 "OUT"
v0x558f851fa160_0 .net "IN1", 7 0, v0x558f851ce280_0;  alias, 1 drivers
v0x558f851fa270_0 .net "IN2", 7 0, v0x558f851f9c50_0;  alias, 1 drivers
v0x558f851fa340_0 .var "OUT", 7 0;
v0x558f851fa440_0 .net "SELECT", 0 0, v0x558f851f6300_0;  alias, 1 drivers
E_0x558f851fa0e0 .event edge, v0x558f851f6300_0, v0x558f851f9c50_0, v0x558f851ce280_0;
S_0x558f851fa560 .scope module, "twosComp" "TwosComp" 2 258, 2 117 0, S_0x558f851af7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN"
    .port_info 1 /OUTPUT 8 "OUT"
v0x558f851fa790_0 .net "IN", 7 0, v0x558f851f9520_0;  alias, 1 drivers
v0x558f851fa8c0_0 .net "OUT", 7 0, L_0x558f851fc500;  alias, 1 drivers
L_0x7fb73f4ed018 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x558f851fa980_0 .net *"_s0", 7 0, L_0x7fb73f4ed018;  1 drivers
L_0x558f851fc500 .arith/sub 8, L_0x7fb73f4ed018, v0x558f851f9520_0;
    .scope S_0x558f851af920;
T_0 ;
    %wait E_0x558f8518edb0;
    %load/vec4 v0x558f851f6240_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x558f851d0060_0;
    %parti/s 3, 24, 6;
    %assign/vec4 v0x558f851f6160_0, 0;
    %load/vec4 v0x558f851d0060_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x558f851ce280_0, 0;
    %load/vec4 v0x558f851d0060_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x558f851f5fa0_0, 0;
    %load/vec4 v0x558f851d0060_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x558f851f6080_0, 0;
    %load/vec4 v0x558f851d0060_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x558f851d0100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f851f6480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558f851f6300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f851f6600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f851f63c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f851f6540_0, 0;
    %load/vec4 v0x558f851d0060_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x558f851c9390_0, 0;
    %load/vec4 v0x558f851d0060_0;
    %parti/s 8, 24, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f851f6300_0, 0;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558f851f6480_0, 0;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558f851f63c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558f851f6600_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558f851f6540_0, 0;
    %load/vec4 v0x558f851d0060_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x558f851c9390_0, 0;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x558f851f8380;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558f851f8dd0_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_0x558f851f8380;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558f851f8f00_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_0x558f851f8380;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558f851f8fe0_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_0x558f851f8380;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558f851f90c0_0, 0, 8;
    %end;
    .thread T_4;
    .scope S_0x558f851f8380;
T_5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558f851f91a0_0, 0, 8;
    %end;
    .thread T_5;
    .scope S_0x558f851f8380;
T_6 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558f851f9280_0, 0, 8;
    %end;
    .thread T_6;
    .scope S_0x558f851f8380;
T_7 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558f851f9360_0, 0, 8;
    %end;
    .thread T_7;
    .scope S_0x558f851f8380;
T_8 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558f851f9440_0, 0, 8;
    %end;
    .thread T_8;
    .scope S_0x558f851f8380;
T_9 ;
    %wait E_0x558f851f86c0;
    %load/vec4 v0x558f851f8c40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x558f851f8820_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %jmp T_9.10;
T_9.2 ;
    %load/vec4 v0x558f851f8740_0;
    %store/vec4 v0x558f851f8dd0_0, 0, 8;
    %jmp T_9.10;
T_9.3 ;
    %load/vec4 v0x558f851f8740_0;
    %store/vec4 v0x558f851f8f00_0, 0, 8;
    %jmp T_9.10;
T_9.4 ;
    %load/vec4 v0x558f851f8740_0;
    %store/vec4 v0x558f851f8fe0_0, 0, 8;
    %jmp T_9.10;
T_9.5 ;
    %load/vec4 v0x558f851f8740_0;
    %store/vec4 v0x558f851f90c0_0, 0, 8;
    %jmp T_9.10;
T_9.6 ;
    %load/vec4 v0x558f851f8740_0;
    %store/vec4 v0x558f851f91a0_0, 0, 8;
    %jmp T_9.10;
T_9.7 ;
    %load/vec4 v0x558f851f8740_0;
    %store/vec4 v0x558f851f9280_0, 0, 8;
    %jmp T_9.10;
T_9.8 ;
    %load/vec4 v0x558f851f8740_0;
    %store/vec4 v0x558f851f9360_0, 0, 8;
    %jmp T_9.10;
T_9.9 ;
    %load/vec4 v0x558f851f8740_0;
    %store/vec4 v0x558f851f9440_0, 0, 8;
    %jmp T_9.10;
T_9.10 ;
    %pop/vec4 1;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x558f851f8380;
T_10 ;
    %wait E_0x558f851d6850;
    %load/vec4 v0x558f851f8990_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %jmp T_10.8;
T_10.0 ;
    %load/vec4 v0x558f851f8dd0_0;
    %store/vec4 v0x558f851f9520_0, 0, 8;
    %jmp T_10.8;
T_10.1 ;
    %load/vec4 v0x558f851f8f00_0;
    %store/vec4 v0x558f851f9520_0, 0, 8;
    %jmp T_10.8;
T_10.2 ;
    %load/vec4 v0x558f851f8fe0_0;
    %store/vec4 v0x558f851f9520_0, 0, 8;
    %jmp T_10.8;
T_10.3 ;
    %load/vec4 v0x558f851f90c0_0;
    %store/vec4 v0x558f851f9520_0, 0, 8;
    %jmp T_10.8;
T_10.4 ;
    %load/vec4 v0x558f851f91a0_0;
    %store/vec4 v0x558f851f9520_0, 0, 8;
    %jmp T_10.8;
T_10.5 ;
    %load/vec4 v0x558f851f9280_0;
    %store/vec4 v0x558f851f9520_0, 0, 8;
    %jmp T_10.8;
T_10.6 ;
    %load/vec4 v0x558f851f9360_0;
    %store/vec4 v0x558f851f9520_0, 0, 8;
    %jmp T_10.8;
T_10.7 ;
    %load/vec4 v0x558f851f9440_0;
    %store/vec4 v0x558f851f9520_0, 0, 8;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
    %load/vec4 v0x558f851f8b70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %jmp T_10.17;
T_10.9 ;
    %load/vec4 v0x558f851f8dd0_0;
    %store/vec4 v0x558f851f9600_0, 0, 8;
    %jmp T_10.17;
T_10.10 ;
    %load/vec4 v0x558f851f8f00_0;
    %store/vec4 v0x558f851f9600_0, 0, 8;
    %jmp T_10.17;
T_10.11 ;
    %load/vec4 v0x558f851f8fe0_0;
    %store/vec4 v0x558f851f9600_0, 0, 8;
    %jmp T_10.17;
T_10.12 ;
    %load/vec4 v0x558f851f90c0_0;
    %store/vec4 v0x558f851f9600_0, 0, 8;
    %jmp T_10.17;
T_10.13 ;
    %load/vec4 v0x558f851f91a0_0;
    %store/vec4 v0x558f851f9600_0, 0, 8;
    %jmp T_10.17;
T_10.14 ;
    %load/vec4 v0x558f851f9280_0;
    %store/vec4 v0x558f851f9600_0, 0, 8;
    %jmp T_10.17;
T_10.15 ;
    %load/vec4 v0x558f851f9360_0;
    %store/vec4 v0x558f851f9600_0, 0, 8;
    %jmp T_10.17;
T_10.16 ;
    %load/vec4 v0x558f851f9440_0;
    %store/vec4 v0x558f851f9600_0, 0, 8;
    %jmp T_10.17;
T_10.17 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x558f851f97e0;
T_11 ;
    %wait E_0x558f851f9a00;
    %load/vec4 v0x558f851f9d40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %jmp T_11.2;
T_11.0 ;
    %load/vec4 v0x558f851f9a80_0;
    %assign/vec4 v0x558f851f9c50_0, 0;
    %jmp T_11.2;
T_11.1 ;
    %load/vec4 v0x558f851f9b90_0;
    %assign/vec4 v0x558f851f9c50_0, 0;
    %jmp T_11.2;
T_11.2 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x558f851f9ea0;
T_12 ;
    %wait E_0x558f851fa0e0;
    %load/vec4 v0x558f851fa440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %jmp T_12.2;
T_12.0 ;
    %load/vec4 v0x558f851fa160_0;
    %assign/vec4 v0x558f851fa340_0, 0;
    %jmp T_12.2;
T_12.1 ;
    %load/vec4 v0x558f851fa270_0;
    %assign/vec4 v0x558f851fa340_0, 0;
    %jmp T_12.2;
T_12.2 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x558f851f6860;
T_13 ;
    %wait E_0x558f8518ef00;
    %load/vec4 v0x558f851f6cc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %jmp T_13.2;
T_13.0 ;
    %load/vec4 v0x558f851f6a20_0;
    %assign/vec4 v0x558f851f6c00_0, 0;
    %jmp T_13.2;
T_13.1 ;
    %load/vec4 v0x558f851f6b20_0;
    %assign/vec4 v0x558f851f6c00_0, 0;
    %jmp T_13.2;
T_13.2 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x558f851f7a10;
T_14 ;
    %wait E_0x558f851d6fd0;
    %load/vec4 v0x558f851f7f70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %jmp T_14.6;
T_14.0 ;
    %load/vec4 v0x558f851f8030_0;
    %store/vec4 v0x558f851f8220_0, 0, 8;
    %jmp T_14.6;
T_14.1 ;
    %load/vec4 v0x558f851f8030_0;
    %load/vec4 v0x558f851f8140_0;
    %add;
    %store/vec4 v0x558f851f8220_0, 0, 8;
    %jmp T_14.6;
T_14.2 ;
    %load/vec4 v0x558f851f8030_0;
    %load/vec4 v0x558f851f8140_0;
    %and;
    %store/vec4 v0x558f851f8220_0, 0, 8;
    %jmp T_14.6;
T_14.3 ;
    %load/vec4 v0x558f851f8030_0;
    %load/vec4 v0x558f851f8140_0;
    %or;
    %store/vec4 v0x558f851f8220_0, 0, 8;
    %jmp T_14.6;
T_14.4 ;
    %load/vec4 v0x558f851f8030_0;
    %store/vec4 v0x558f851f8220_0, 0, 8;
    %jmp T_14.6;
T_14.5 ;
    %load/vec4 v0x558f851f8030_0;
    %store/vec4 v0x558f851f8220_0, 0, 8;
    %jmp T_14.6;
T_14.6 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x558f851f6dc0;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f851f7230_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x558f851f6dc0;
T_16 ;
    %wait E_0x558f851d6f90;
    %load/vec4 v0x558f851f76f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f851f73d0_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x558f851f73d0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x558f851f73d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558f851f7470, 0, 4;
    %load/vec4 v0x558f851f73d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f851f73d0_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x558f851f6dc0;
T_17 ;
    %wait E_0x558f8518f1e0;
    %load/vec4 v0x558f851f7790_0;
    %load/vec4 v0x558f851f7580_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558f851f7230_0, 0;
    %pushi/vec4 100, 0, 32;
T_17.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_17.3, 5;
    %jmp/1 T_17.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x558f851d6850;
    %jmp T_17.2;
T_17.3 ;
    %pop/vec4 1;
    %load/vec4 v0x558f851f7860_0;
    %load/vec4 v0x558f851f7120_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x558f851f7470, 4, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f851f7230_0, 0;
T_17.0 ;
    %load/vec4 v0x558f851f7790_0;
    %nor/r;
    %load/vec4 v0x558f851f7580_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558f851f7230_0, 0;
    %pushi/vec4 100, 0, 32;
T_17.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_17.7, 5;
    %jmp/1 T_17.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x558f851d6850;
    %jmp T_17.6;
T_17.7 ;
    %pop/vec4 1;
    %load/vec4 v0x558f851f7120_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x558f851f7470, 4;
    %store/vec4 v0x558f851f7620_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f851f7230_0, 0;
T_17.4 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x558f851ba9a0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f851fc270_0, 0, 1;
T_18.0 ;
    %delay 10, 0;
    %load/vec4 v0x558f851fc270_0;
    %inv;
    %store/vec4 v0x558f851fc270_0, 0, 1;
    %jmp T_18.0;
    %end;
    .thread T_18;
    .scope S_0x558f851ba9a0;
T_19 ;
    %vpi_call 2 285 "$display", "\012Printing The results of MUX that is before register file( output from ALU OR DM )\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f851fc310_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f851fc310_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f851fc310_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 458541, 65280, 32;
    %store/vec4 v0x558f851fc080_0, 0, 32;
    %vpi_call 2 293 "$display", "loadi 6,X,45" {0 0 0};
    %delay 20, 0;
    %vpi_call 2 295 "$display", "After 1 CC\011%b | %d\012", v0x558f851fc1b0_0, v0x558f851fc1b0_0 {0 0 0};
    %pushi/vec4 261953, 65280, 32;
    %store/vec4 v0x558f851fc080_0, 0, 32;
    %vpi_call 2 297 "$display", "loadi 6,X,45" {0 0 0};
    %delay 20, 0;
    %vpi_call 2 299 "$display", "After 1 CC\011%b | %d\012", v0x558f851fc1b0_0, v0x558f851fc1b0_0 {0 0 0};
    %pushi/vec4 85589766, 65280, 32;
    %store/vec4 v0x558f851fc080_0, 0, 32;
    %vpi_call 2 301 "$display", "store 25,X,6" {0 0 0};
    %delay 2000, 0;
    %vpi_call 2 303 "$display", "After 100 CC\011%b | %d\012", v0x558f851fc1b0_0, v0x558f851fc1b0_0 {0 0 0};
    %pushi/vec4 84999939, 65280, 32;
    %store/vec4 v0x558f851fc080_0, 0, 32;
    %vpi_call 2 305 "$display", "store 16,X,3" {0 0 0};
    %delay 2000, 0;
    %vpi_call 2 307 "$display", "After 100 CC\011%b | %d\012", v0x558f851fc1b0_0, v0x558f851fc1b0_0 {0 0 0};
    %pushi/vec4 67632921, 65280, 32;
    %store/vec4 v0x558f851fc080_0, 0, 32;
    %vpi_call 2 309 "$display", "load 7,X,25" {0 0 0};
    %delay 20, 0;
    %vpi_call 2 311 "$display", "After 1 CC\011%b | %d", v0x558f851fc1b0_0, v0x558f851fc1b0_0 {0 0 0};
    %delay 180, 0;
    %vpi_call 2 313 "$display", "After 10 CC\011%b | %d", v0x558f851fc1b0_0, v0x558f851fc1b0_0 {0 0 0};
    %delay 800, 0;
    %vpi_call 2 315 "$display", "After 50 CC\011%b | %d", v0x558f851fc1b0_0, v0x558f851fc1b0_0 {0 0 0};
    %delay 1000, 0;
    %vpi_call 2 317 "$display", "After 100 CC\011%b | %d\012", v0x558f851fc1b0_0, v0x558f851fc1b0_0 {0 0 0};
    %pushi/vec4 67698448, 65280, 32;
    %store/vec4 v0x558f851fc080_0, 0, 32;
    %vpi_call 2 319 "$display", "load 8,X,25" {0 0 0};
    %delay 20, 0;
    %vpi_call 2 321 "$display", "After 1 CC\011%b | %d  (Should be 65, new value not loaded. need 100CC)", v0x558f851fc1b0_0, v0x558f851fc1b0_0 {0 0 0};
    %delay 1980, 0;
    %vpi_call 2 323 "$display", "After 100 CC\011%b | %d\012", v0x558f851fc1b0_0, v0x558f851fc1b0_0 {0 0 0};
    %pushi/vec4 17106696, 0, 32;
    %store/vec4 v0x558f851fc080_0, 0, 32;
    %vpi_call 2 325 "$display", "add 5,7,8" {0 0 0};
    %delay 20, 0;
    %vpi_call 2 327 "$display", "After 1 CC\011%b | %d\012", v0x558f851fc1b0_0, v0x558f851fc1b0_0 {0 0 0};
    %pushi/vec4 151324679, 0, 32;
    %store/vec4 v0x558f851fc080_0, 0, 32;
    %vpi_call 2 329 "$display", "sub 4,8,7" {0 0 0};
    %delay 20, 0;
    %vpi_call 2 331 "$display", "After 1 CC\011%b | %d\012", v0x558f851fc1b0_0, v0x558f851fc1b0_0 {0 0 0};
    %vpi_call 2 333 "$finish" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "processor(Group4).v";
