#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Jul 14 10:16:01 2024
# Process ID: 37520
# Current directory: C:/work/research/Accelerator/VIT/vit_accel
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent43084 C:\work\research\Accelerator\VIT\vit_accel\vit_accel.xpr
# Log file: C:/work/research/Accelerator/VIT/vit_accel/vivado.log
# Journal file: C:/work/research/Accelerator/VIT/vit_accel\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/work/research/Accelerator/VIT/vit_accel/vit_accel.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1120.570 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'pe_array_v2_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'pe_array_v2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pe_array_v2_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/adder_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_col
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/noc_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module noc_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/pe_array_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_array_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/pe_row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_row
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/processing_element.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_element
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_1/new/pe_array_v2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_array_v2_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
"xelab -wto 7000d88192f345deb2b16fdfd7d05921 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pe_array_v2_tb_behav xil_defaultlib.pe_array_v2_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 7000d88192f345deb2b16fdfd7d05921 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pe_array_v2_tb_behav xil_defaultlib.pe_array_v2_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.processing_element_default
Compiling module xil_defaultlib.pe_row(NUM_PEs_PER_ROW=5)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.adder_col_default
Compiling module xil_defaultlib.noc_v2(NUM_PEs_PER_ROW=5)
Compiling module xil_defaultlib.pe_array_v2_default
Compiling module xil_defaultlib.pe_array_v2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pe_array_v2_tb_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim/xsim.dir/pe_array_v2_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jul 14 10:24:22 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1120.570 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pe_array_v2_tb_behav -key {Behavioral:sim_1:Functional:pe_array_v2_tb} -tclbatch {pe_array_v2_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source pe_array_v2_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 310 ns : File "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_1/new/pe_array_v2_tb.v" Line 170
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pe_array_v2_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1120.570 ; gain = 0.000
open_wave_config {C:/work/research/Accelerator/VIT/vit_accel/waveform_configs/pe_array_v2_tb_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'pe_array_v2_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'pe_array_v2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pe_array_v2_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/adder_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_col
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/noc_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module noc_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/pe_array_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_array_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/pe_row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_row
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/processing_element.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_element
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_1/new/pe_array_v2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_array_v2_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'pe_array_v2_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
"xelab -wto 7000d88192f345deb2b16fdfd7d05921 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pe_array_v2_tb_behav xil_defaultlib.pe_array_v2_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 7000d88192f345deb2b16fdfd7d05921 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pe_array_v2_tb_behav xil_defaultlib.pe_array_v2_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.processing_element_default
Compiling module xil_defaultlib.pe_row(NUM_PEs_PER_ROW=5)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.adder_col_default
Compiling module xil_defaultlib.noc_v2(NUM_PEs_PER_ROW=5)
Compiling module xil_defaultlib.pe_array_v2_default
Compiling module xil_defaultlib.pe_array_v2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pe_array_v2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 310 ns : File "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_1/new/pe_array_v2_tb.v" Line 170
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1120.570 ; gain = 0.000
close [ open C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/sp_ram.v w ]
add_files C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/sp_ram.v
update_compile_order -fileset sources_1
close [ open C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/A_buff.v w ]
add_files C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/A_buff.v
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/mem_wrapper.v w ]
add_files C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/mem_wrapper.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/mem_wrapper.v] -no_script -reset -force -quiet
remove_files  C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/mem_wrapper.v
file delete -force C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/mem_wrapper.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_1/new/A_buff_tb.v w ]
add_files -fileset sim_1 C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_1/new/A_buff_tb.v
update_compile_order -fileset sim_1
set_property top A_buff_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'A_buff_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'A_buff_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj A_buff_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/A_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_buff
ERROR: [VRFC 10-3155] cannot access memory 'wr_unpack' directly [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/A_buff.v:66]
ERROR: [VRFC 10-2865] module 'A_buff' ignored due to previous errors [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/A_buff.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'A_buff_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'A_buff_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj A_buff_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/A_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_buff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/sp_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sp_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_1/new/A_buff_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_buff_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
"xelab -wto 7000d88192f345deb2b16fdfd7d05921 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot A_buff_tb_behav xil_defaultlib.A_buff_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 7000d88192f345deb2b16fdfd7d05921 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot A_buff_tb_behav xil_defaultlib.A_buff_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3321] external reference 'width' remains unresolved [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_1/new/A_buff_tb.v:26]
ERROR: [VRFC 10-3812] value for parameter 'ADDR_WIDTH' is not constant [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_1/new/A_buff_tb.v:26]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'A_buff_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'A_buff_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj A_buff_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/A_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_buff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/sp_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sp_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_1/new/A_buff_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_buff_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
"xelab -wto 7000d88192f345deb2b16fdfd7d05921 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot A_buff_tb_behav xil_defaultlib.A_buff_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 7000d88192f345deb2b16fdfd7d05921 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot A_buff_tb_behav xil_defaultlib.A_buff_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'mem_out' [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/A_buff.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sp_ram(DATA_WIDTH=16,MEM_DEPTH=4...
Compiling module xil_defaultlib.A_buff(ADDR_WIDTH=3,NUM_MACS=2)
Compiling module xil_defaultlib.A_buff_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot A_buff_tb_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim/xsim.dir/A_buff_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jul 14 13:55:59 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1120.570 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "A_buff_tb_behav -key {Behavioral:sim_1:Functional:A_buff_tb} -tclbatch {A_buff_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source A_buff_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'A_buff_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1120.570 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'A_buff_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'A_buff_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj A_buff_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/A_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_buff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/sp_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sp_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_1/new/A_buff_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_buff_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'A_buff_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
"xelab -wto 7000d88192f345deb2b16fdfd7d05921 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot A_buff_tb_behav xil_defaultlib.A_buff_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 7000d88192f345deb2b16fdfd7d05921 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot A_buff_tb_behav xil_defaultlib.A_buff_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'mem_out' [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/A_buff.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sp_ram(DATA_WIDTH=16,MEM_DEPTH=4...
Compiling module xil_defaultlib.A_buff(ADDR_WIDTH=3,NUM_MACS=2)
Compiling module xil_defaultlib.A_buff_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot A_buff_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1120.570 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'A_buff_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'A_buff_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj A_buff_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/A_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_buff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/sp_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sp_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_1/new/A_buff_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_buff_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'A_buff_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
"xelab -wto 7000d88192f345deb2b16fdfd7d05921 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot A_buff_tb_behav xil_defaultlib.A_buff_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 7000d88192f345deb2b16fdfd7d05921 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot A_buff_tb_behav xil_defaultlib.A_buff_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'mem_out' [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/A_buff.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sp_ram(DATA_WIDTH=16,MEM_DEPTH=4...
Compiling module xil_defaultlib.A_buff(ADDR_WIDTH=3,NUM_MACS=2)
Compiling module xil_defaultlib.A_buff_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot A_buff_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1120.570 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'A_buff_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'A_buff_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj A_buff_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/A_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_buff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/sp_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sp_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_1/new/A_buff_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_buff_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'A_buff_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
"xelab -wto 7000d88192f345deb2b16fdfd7d05921 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot A_buff_tb_behav xil_defaultlib.A_buff_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 7000d88192f345deb2b16fdfd7d05921 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot A_buff_tb_behav xil_defaultlib.A_buff_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'mem_out' [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/A_buff.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sp_ram(DATA_WIDTH=16,MEM_DEPTH=4...
Compiling module xil_defaultlib.A_buff(ADDR_WIDTH=3,NUM_MACS=2)
Compiling module xil_defaultlib.A_buff_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot A_buff_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1120.570 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'A_buff_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'A_buff_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj A_buff_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/A_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_buff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/sp_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sp_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_1/new/A_buff_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_buff_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'A_buff_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
"xelab -wto 7000d88192f345deb2b16fdfd7d05921 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot A_buff_tb_behav xil_defaultlib.A_buff_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 7000d88192f345deb2b16fdfd7d05921 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot A_buff_tb_behav xil_defaultlib.A_buff_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'mem_out' [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/A_buff.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sp_ram(DATA_WIDTH=16,MEM_DEPTH=4...
Compiling module xil_defaultlib.A_buff(ADDR_WIDTH=3,NUM_MACS=2)
Compiling module xil_defaultlib.A_buff_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot A_buff_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1120.570 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'A_buff_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'A_buff_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj A_buff_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/A_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_buff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/sp_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sp_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_1/new/A_buff_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_buff_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'A_buff_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
"xelab -wto 7000d88192f345deb2b16fdfd7d05921 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot A_buff_tb_behav xil_defaultlib.A_buff_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 7000d88192f345deb2b16fdfd7d05921 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot A_buff_tb_behav xil_defaultlib.A_buff_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'mem_out' [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/A_buff.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sp_ram(DATA_WIDTH=16,MEM_DEPTH=4...
Compiling module xil_defaultlib.A_buff(ADDR_WIDTH=3,NUM_MACS=2)
Compiling module xil_defaultlib.A_buff_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot A_buff_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1120.570 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'A_buff_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'A_buff_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj A_buff_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/A_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_buff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/sp_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sp_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_1/new/A_buff_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_buff_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'A_buff_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
"xelab -wto 7000d88192f345deb2b16fdfd7d05921 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot A_buff_tb_behav xil_defaultlib.A_buff_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 7000d88192f345deb2b16fdfd7d05921 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot A_buff_tb_behav xil_defaultlib.A_buff_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sp_ram(DATA_WIDTH=16,MEM_DEPTH=4...
Compiling module xil_defaultlib.A_buff(ADDR_WIDTH=3,NUM_MACS=2)
Compiling module xil_defaultlib.A_buff_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot A_buff_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1120.570 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'A_buff_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'A_buff_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj A_buff_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/A_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_buff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/sp_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sp_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_1/new/A_buff_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_buff_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'A_buff_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
"xelab -wto 7000d88192f345deb2b16fdfd7d05921 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot A_buff_tb_behav xil_defaultlib.A_buff_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 7000d88192f345deb2b16fdfd7d05921 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot A_buff_tb_behav xil_defaultlib.A_buff_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sp_ram(DATA_WIDTH=16,MEM_DEPTH=4...
Compiling module xil_defaultlib.A_buff(ADDR_WIDTH=3,NUM_MACS=2)
Compiling module xil_defaultlib.A_buff_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot A_buff_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1120.570 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project C:/work/research/Accelerator/VIT/vit_accel/vit_accel.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
update_compile_order -fileset sources_1
close [ open C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/B_buff.v w ]
add_files C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/B_buff.v
update_compile_order -fileset sources_1
close [ open C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/O_buff.v w ]
add_files C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/O_buff.v
update_compile_order -fileset sources_1
set_property top pe_array_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top pe_array_v2_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close [ open C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/config_regs.v w ]
add_files C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/config_regs.v
update_compile_order -fileset sources_1
close [ open C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/PE_wrapper.v w ]
add_files C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/PE_wrapper.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_1/new/PE_wrapper_tb.v w ]
add_files -fileset sim_1 C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_1/new/PE_wrapper_tb.v
update_compile_order -fileset sim_1
set_property top PE_wrapper_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'PE_wrapper_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'PE_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PE_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/A_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_buff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/B_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_buff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/O_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module O_buff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/PE_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_wrapper
INFO: [VRFC 10-2458] undeclared symbol rd_reg, assumed default net type wire [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/PE_wrapper.v:85]
ERROR: [VRFC 10-2989] 'ADDR_WIDTH' is not declared [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/PE_wrapper.v:47]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/PE_wrapper.v:47]
ERROR: [VRFC 10-2989] 'ADDR_WIDTH' is not declared [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/PE_wrapper.v:52]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/PE_wrapper.v:52]
ERROR: [VRFC 10-2989] 'ADDR_WIDTH' is not declared [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/PE_wrapper.v:56]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/PE_wrapper.v:56]
ERROR: [VRFC 10-2865] module 'PE_wrapper' ignored due to previous errors [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/PE_wrapper.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'PE_wrapper_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'PE_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PE_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/A_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_buff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/B_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_buff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/O_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module O_buff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/PE_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_wrapper
INFO: [VRFC 10-2458] undeclared symbol rd_reg, assumed default net type wire [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/PE_wrapper.v:84]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/adder_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_col
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/config_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module config_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/noc_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module noc_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/pe_array_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_array_v2
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/pe_array_v2.v:51]
ERROR: [VRFC 10-3814] value of 'DATA_WIDTH' depends on itself [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/pe_array_v2.v:51]
WARNING: [VRFC 10-3380] identifier 'NUM_MACS' is used before its declaration [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/pe_array_v2.v:52]
ERROR: [VRFC 10-3814] value of 'NUM_MACS' depends on itself [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/pe_array_v2.v:52]
WARNING: [VRFC 10-3380] identifier 'NUM_PEs_PER_ROW' is used before its declaration [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/pe_array_v2.v:53]
ERROR: [VRFC 10-3814] value of 'NUM_PEs_PER_ROW' depends on itself [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/pe_array_v2.v:53]
WARNING: [VRFC 10-3380] identifier 'NUM_ROWS' is used before its declaration [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/pe_array_v2.v:54]
ERROR: [VRFC 10-3814] value of 'NUM_ROWS' depends on itself [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/pe_array_v2.v:54]
ERROR: [VRFC 10-2865] module 'pe_array_v2' ignored due to previous errors [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/pe_array_v2.v:50]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'PE_wrapper_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'PE_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PE_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/A_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_buff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/B_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_buff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/O_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module O_buff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/PE_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_wrapper
INFO: [VRFC 10-2458] undeclared symbol rd_reg, assumed default net type wire [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/PE_wrapper.v:84]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/adder_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_col
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/config_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module config_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/noc_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module noc_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/pe_array_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_array_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/pe_row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_row
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/processing_element.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_element
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/sp_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sp_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_1/new/PE_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_wrapper_tb
ERROR: [VRFC 10-2989] 'ADDR_WIDTH' is not declared [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_1/new/PE_wrapper_tb.v:48]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_1/new/PE_wrapper_tb.v:48]
ERROR: [VRFC 10-2989] 'ADDR_WIDTH' is not declared [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_1/new/PE_wrapper_tb.v:53]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_1/new/PE_wrapper_tb.v:53]
ERROR: [VRFC 10-2989] 'ADDR_WIDTH' is not declared [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_1/new/PE_wrapper_tb.v:57]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_1/new/PE_wrapper_tb.v:57]
ERROR: [VRFC 10-2865] module 'PE_wrapper_tb' ignored due to previous errors [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_1/new/PE_wrapper_tb.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'PE_wrapper_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'PE_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PE_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/A_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_buff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/B_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_buff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/O_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module O_buff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/PE_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_wrapper
INFO: [VRFC 10-2458] undeclared symbol rd_reg, assumed default net type wire [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/PE_wrapper.v:84]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/adder_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_col
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/config_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module config_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/noc_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module noc_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/pe_array_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_array_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/pe_row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_row
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/processing_element.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_element
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/sp_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sp_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_1/new/PE_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
"xelab -wto 7000d88192f345deb2b16fdfd7d05921 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PE_wrapper_tb_behav xil_defaultlib.PE_wrapper_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 7000d88192f345deb2b16fdfd7d05921 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PE_wrapper_tb_behav xil_defaultlib.PE_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.config_regs(NUM_PEs_PER_ROW=5)
Compiling module xil_defaultlib.sp_ram(DATA_WIDTH=128,MEM_DEPTH=...
Compiling module xil_defaultlib.A_buff(DATA_WIDTH=32,MEM_DEPTH=4...
Compiling module xil_defaultlib.B_buff(DATA_WIDTH=32,MEM_DEPTH=4...
Compiling module xil_defaultlib.sp_ram(MEM_DEPTH=4)
Compiling module xil_defaultlib.O_buff(MEM_DEPTH=4,ADDR_WIDTH=3,...
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.processing_element_default
Compiling module xil_defaultlib.pe_row(NUM_PEs_PER_ROW=5)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.adder_col_default
Compiling module xil_defaultlib.noc_v2(NUM_PEs_PER_ROW=5)
Compiling module xil_defaultlib.pe_array_v2_default
Compiling module xil_defaultlib.PE_wrapper_default
Compiling module xil_defaultlib.PE_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot PE_wrapper_tb_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim/xsim.dir/PE_wrapper_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jul 14 17:20:31 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1120.570 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PE_wrapper_tb_behav -key {Behavioral:sim_1:Functional:PE_wrapper_tb} -tclbatch {PE_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source PE_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 220 ns : File "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_1/new/PE_wrapper_tb.v" Line 110
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PE_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1122.859 ; gain = 2.289
relaunch_sim
ERROR: [Vivado 12-106] *** Exception: ui.utils.e: ui.frmwork.cmd.CommandFailedException: Unknown exception occurred ui.frmwork.cmd.CommandFailedException: Unknown exception occurred
	at ui.views.simulator.executive.simulationi.SimulationExecutive_getTreeWindowData(Native Method)
	at ui.views.N.c.a.a(SourceFile:255)
	at ui.views.N.i.e.aIy(SourceFile:217)
	at ui.views.N.i.o.kra(SourceFile:148)
	at ui.views.N.f.d.handleTclEvent(SourceFile:241)
	at ui.frmwork.a.o.c(SourceFile:42)
	at ui.frmwork.E.i(SourceFile:216)
	at ui.frmwork.E.fireTclEvent(SourceFile:139)
	at ui.views.simulator.executive.simulationi.SimulationExecutive_setTreeWindowTreeHeight(Native Method)
	at ui.views.N.c.a.b(SourceFile:675)
	at ui.views.N.i.e.ksp(SourceFile:122)
	at ui.views.N.i.g.ksy(SourceFile:136)
	at java.desktop/java.awt.event.InvocationEvent.dispatch(InvocationEvent.java:313)
	at java.desktop/java.awt.EventQueue.dispatchEventImpl(EventQueue.java:770)
	at java.desktop/java.awt.EventQueue$4.run(EventQueue.java:721)
	at java.desktop/java.awt.EventQueue$4.run(EventQueue.java:715)
	at java.base/java.security.AccessController.doPrivileged(Native Method)
	at java.base/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(ProtectionDomain.java:85)
	at java.desktop/java.awt.EventQueue.dispatchEvent(EventQueue.java:740)
	at ui.frmwork.a.d.dispatchEvent(SourceFile:92)
	at java.desktop/java.awt.EventDispatchThread.pumpOneEventForFilters(EventDispatchThread.java:203)
	at java.desktop/java.awt.EventDispatchThread.pumpEventsForFilter(EventDispatchThread.java:124)
	at java.desktop/java.awt.EventDispatchThread.pumpEventsForHierarchy(EventDispatchThread.java:113)
	at java.desktop/java.awt.EventDispatchThread.pumpEvents(EventDispatchThread.java:109)
	at java.desktop/java.awt.EventDispatchThread.pumpEvents(EventDispatchThread.java:101)
	at java.desktop/java.awt.EventDispatchThread.run(EventDispatchThread.java:90)
 (See C:/work/research/Accelerator/VIT/vit_accel/vivado_pid37520.debug)
