$date
	Fri Nov 15 21:17:01 2019
$end
$version
	Icarus Verilog
$end
$timescale
	100us
$end
$scope module main $end
$var wire 1 ! S $end
$var wire 1 " Reset $end
$var wire 1 # Q_1 $end
$var wire 1 $ Q_0 $end
$var wire 1 % I $end
$var wire 1 & Clock $end
$var reg 1 ' dummy $end
$var reg 513 ( dumpfile_path [512:0] $end
$scope module clk $end
$var reg 1 & clk $end
$scope begin CLOCK_DRIVER $end
$upscope $end
$upscope $end
$scope module res $end
$var reg 1 " out $end
$upscope $end
$scope module signal $end
$var reg 1 % I $end
$var reg 1 ! S $end
$upscope $end
$scope module state_machine $end
$var wire 1 ) Eclock $end
$var wire 1 % I $end
$var wire 1 * I_neg $end
$var wire 1 + Q_0I_neg $end
$var wire 1 , Q_0S_neg $end
$var wire 1 - Q_0xorQ_1 $end
$var wire 1 . Q_1I_neg $end
$var wire 1 / Q_1S_neg $end
$var wire 1 0 Q_T_neg $end
$var wire 1 ! S $end
$var wire 1 1 S_neg $end
$var wire 1 2 S_negI_neg $end
$var wire 1 & clk $end
$var wire 1 " rst $end
$var wire 2 3 Q_neg [1:0] $end
$var wire 1 4 Q_T $end
$var wire 1 # Q_1 $end
$var wire 1 $ Q_0 $end
$var wire 2 5 E [1:0] $end
$var wire 2 6 D [1:0] $end
$scope module FFD_0 $end
$var wire 1 & Clock $end
$var wire 1 7 D $end
$var wire 1 " Reset $end
$var reg 1 $ Q $end
$upscope $end
$scope module FFD_1 $end
$var wire 1 & Clock $end
$var wire 1 8 D $end
$var wire 1 " Reset $end
$var reg 1 # Q $end
$upscope $end
$scope module FF_T $end
$var wire 1 ) Clock $end
$var wire 1 " Reset $end
$var wire 1 % T $end
$var reg 1 4 Q $end
$upscope $end
$scope module mux1_1 $end
$var wire 1 4 in1 $end
$var wire 1 9 in2 $end
$var wire 1 ) select $end
$var reg 1 : d $end
$upscope $end
$scope module mux1_2 $end
$var wire 1 0 in1 $end
$var wire 1 ; in2 $end
$var wire 1 ) select $end
$var reg 1 < d $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x<
x;
x:
x9
x8
x7
bx 6
bx 5
04
bx 3
02
01
10
0/
x.
x-
0,
x+
1*
0)
b1101111011101010111010001110000011101010111010000101110011101100110001101100100 (
0'
0&
0%
x$
x#
1"
1!
$end
#5
08
07
0:
b0 6
0<
09
0;
b0 5
0+
1-
0.
b11 3
0$
0#
1&
#10
0&
0"
0*
1%
#15
1&
#20
0&
18
17
1:
b11 6
1<
19
1;
b11 5
12
11
1*
0!
0%
#25
1+
1,
1.
1/
b0 3
1$
1#
1&
#30
0&
#35
1&
#40
0&
0,
0/
02
01
1!
#45
1&
#50
0&
08
07
0:
b0 6
0<
09
0;
b0 5
0+
0.
0*
1%
#55
b11 3
0#
0$
1&
#60
18
b10 6
1:
00
14
0&
1)
11
0!
#65
17
b11 6
1<
1;
0)
b1 5
0-
1/
b1 3
1#
1&
#70
0&
#75
08
b1 6
0:
10
04
19
1)
b11 5
1-
1,
b0 3
1$
1&
#80
0&
1+
1.
12
1*
0)
0%
#85
0-
0.
0/
b10 3
0#
1&
#90
0&
07
b0 6
0<
0;
b10 5
0+
02
0*
1%
#95
18
b10 6
1:
00
14
09
1)
b0 5
1-
0,
b11 3
0$
1&
#100
0&
#105
17
b11 6
1<
1;
0)
b1 5
0-
1/
b1 3
1#
1&
#110
0&
07
b10 6
0<
0;
b0 5
0/
01
1!
#115
1&
#120
0&
17
b11 6
1<
1;
b1 5
1/
11
0!
#125
08
b1 6
0:
10
04
19
1)
b11 5
1-
1,
b0 3
1$
1&
#130
0&
1+
1.
12
1*
0)
0%
#135
0-
0.
0/
b10 3
0#
1&
#140
0&
07
b0 6
0<
0;
b10 5
0+
02
0*
1%
#145
18
b10 6
1:
00
14
09
1)
b0 5
1-
0,
b11 3
0$
1&
#150
0&
0)
01
1!
#155
0-
b1 3
1#
1&
#160
0&
17
b11 6
1<
19
1;
b11 5
1/
1.
12
11
1*
0!
0%
