
AVRASM ver. 2.1.30  E:\Active Projects\DelayRemove\glcdtests\TimeReduce\Generated\List\tr.asm Fri Sep 02 13:04:52 2011

E:\Active Projects\DelayRemove\glcdtests\TimeReduce\Generated\List\tr.asm(1158): warning: Register r2 already defined by the .DEF directive
E:\Active Projects\DelayRemove\glcdtests\TimeReduce\Generated\List\tr.asm(1159): warning: Register r4 already defined by the .DEF directive
E:\Active Projects\DelayRemove\glcdtests\TimeReduce\Generated\List\tr.asm(1160): warning: Register r7 already defined by the .DEF directive
E:\Active Projects\DelayRemove\glcdtests\TimeReduce\Generated\List\tr.asm(1161): warning: Register r6 already defined by the .DEF directive
E:\Active Projects\DelayRemove\glcdtests\TimeReduce\Generated\List\tr.asm(1162): warning: Register r9 already defined by the .DEF directive
E:\Active Projects\DelayRemove\glcdtests\TimeReduce\Generated\List\tr.asm(1163): warning: Register r8 already defined by the .DEF directive
E:\Active Projects\DelayRemove\glcdtests\TimeReduce\Generated\List\tr.asm(1164): warning: Register r11 already defined by the .DEF directive
E:\Active Projects\DelayRemove\glcdtests\TimeReduce\Generated\List\tr.asm(1165): warning: Register r10 already defined by the .DEF directive
E:\Active Projects\DelayRemove\glcdtests\TimeReduce\Generated\List\tr.asm(1166): warning: Register r13 already defined by the .DEF directive
E:\Active Projects\DelayRemove\glcdtests\TimeReduce\Generated\List\tr.asm(1167): warning: Register r12 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V2.05.0 Professional
                 ;(C) Copyright 1998-2010 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type                : ATxmega128A1
                 ;Program type             : Application
                 ;Clock frequency          : 32.000000 MHz
                 ;Memory model             : Small
                 ;Optimize for             : Speed
                 ;(s)printf features       : int, width
                 ;(s)scanf features        : int, width
                 ;External RAM size        : 0
                 ;Data Stack size          : 4096 byte(s)
                 ;Heap size                : 0 byte(s)
                 ;Promote 'char' to 'int'  : Yes
                 ;'char' is unsigned       : Yes
                 ;8 bit enums              : Yes
                 ;global 'const' stored in FLASH: No
                 ;Enhanced core instructions    : On
                 ;Smart register allocation     : On
                 ;Automatic register allocation : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATxmega128A1
                 	#pragma AVRPART MEMORY PROG_FLASH 135168
                 	#pragma AVRPART MEMORY EEPROM 2048
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 16383
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x2000
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU CCP=0x34
                 	.EQU RAMPD=0x38
                 	.EQU RAMPX=0x39
                 	.EQU RAMPY=0x3A
                 	.EQU RAMPZ=0x3B
                 	.EQU EIND=0x3C
                 	.EQU WDT_CTRL=0x80
                 	.EQU PMIC_CTRL=0xA2
                 	.EQU NVM_ADDR0=0X01C0
                 	.EQU NVM_ADDR1=NVM_ADDR0+1
                 	.EQU NVM_ADDR2=NVM_ADDR1+1
                 	.EQU NVM_DATA0=NVM_ADDR0+4
                 	.EQU NVM_CMD=NVM_ADDR0+0xA
                 	.EQU NVM_CTRLA=NVM_ADDR0+0xB
                 	.EQU NVM_CTRLB=NVM_ADDR0+0xC
                 	.EQU NVM_STATUS=NVM_ADDR0+0xF
                 	.EQU PORTCFG_MPCMASK=0xB0
                 	.EQU PORTH_DIR=0x6E0
                 	.EQU PORTH_OUT=0x6E4
                 	.EQU PORTH_PIN0CTRL=0x6F0
                 	.EQU PORTJ_DIR=0x700
                 	.EQU PORTJ_OUT=0x704
                 	.EQU PORTJ_PIN0CTRL=0x710
                 	.EQU PORTK_DIR=0x720
                 	.EQU PORTK_OUT=0x724
                 	.EQU PORTK_PIN0CTRL=0x730
                 	.EQU EBI_CTRL=0x0440
                 	.EQU EBI_SDRAMCTRLA=EBI_CTRL+1
                 	.EQU EBI_REFRESHL=EBI_CTRL+4
                 	.EQU EBI_REFRESHH=EBI_CTRL+5
                 	.EQU EBI_INITDLYL=EBI_CTRL+6
                 	.EQU EBI_INITDLYH=EBI_CTRL+7
                 	.EQU EBI_SDRAMCTRLB=EBI_CTRL+8
                 	.EQU EBI_SDRAMCTRLC=EBI_CTRL+9
                 	.EQU EBI_CS0_CTRLA=EBI_CTRL+0x10
                 	.EQU EBI_CS0_CTRLB=EBI_CS0_CTRLA+1
                 	.EQU EBI_CS0_BASEADDRL=EBI_CS0_CTRLA+2
                 	.EQU EBI_CS0_BASEADDRH=EBI_CS0_CTRLA+3
                 	.EQU EBI_CS1_CTRLA=EBI_CTRL+0x14
                 	.EQU EBI_CS1_CTRLB=EBI_CS1_CTRLA+1
                 	.EQU EBI_CS1_BASEADDRL=EBI_CS1_CTRLA+2
                 	.EQU EBI_CS1_BASEADDRH=EBI_CS1_CTRLA+3
                 	.EQU EBI_CS2_CTRLA=EBI_CTRL+0x18
                 	.EQU EBI_CS2_CTRLB=EBI_CS2_CTRLA+1
                 	.EQU EBI_CS2_BASEADDRL=EBI_CS2_CTRLA+2
                 	.EQU EBI_CS2_BASEADDRH=EBI_CS2_CTRLA+3
                 	.EQU EBI_CS3_CTRLA=EBI_CTRL+0x1C
                 	.EQU EBI_CS3_CTRLB=EBI_CS3_CTRLA+1
                 	.EQU EBI_CS3_BASEADDRL=EBI_CS3_CTRLA+2
                 	.EQU EBI_CS3_BASEADDRH=EBI_CS3_CTRLA+3
                 	.EQU EBI_SDCAS_bp=3
                 	.EQU EBI_SDCAS_bm=8
                 	.EQU EBI_SDROW_bp=2
                 	.EQU EBI_SDROW_bm=4
                 	.EQU EBI_SDCOL_bp=0
                 	.EQU EBI_MRDLY_bp=6
                 	.EQU EBI_ROWCYCDLY_bp=3
                 	.EQU EBI_RPDLY_bp=0
                 	.EQU EBI_WRDLY_bp=6
                 	.EQU EBI_ESRDLY_bp=3
                 	.EQU EBI_ROWCOLDLY_bp=0
                 	.EQU EBI_CS_SDSREN_bm=4
                 	.EQU EBI_CS_ASPACE_256B_gc=0x00<<2
                 	.EQU EBI_CS_ASPACE_512B_gc=0x01<<2
                 	.EQU EBI_CS_ASPACE_1KB_gc=0x02<<2
                 	.EQU EBI_CS_ASPACE_2KB_gc=0x03<<2
                 	.EQU EBI_CS_ASPACE_4KB_gc=0x04<<2
                 	.EQU EBI_CS_ASPACE_8KB_gc=0x05<<2
                 	.EQU EBI_CS_ASPACE_16KB_gc=0x06<<2
                 	.EQU EBI_CS_ASPACE_32KB_gc=0x07<<2
                 	.EQU EBI_CS_ASPACE_64KB_gc=0x08<<2
                 	.EQU EBI_CS_ASPACE_128KB_gc=0x09<<2
                 	.EQU EBI_CS_ASPACE_256KB_gc=0x0A<<2
                 	.EQU EBI_CS_ASPACE_512KB_gc=0x0B<<2
                 	.EQU EBI_CS_ASPACE_1MB_gc=0x0C<<2
                 	.EQU EBI_CS_ASPACE_2MB_gc=0x0D<<2
                 	.EQU EBI_CS_ASPACE_4MB_gc=0x0E<<2
                 	.EQU EBI_CS_ASPACE_8MB_gc=0x0F<<2
                 	.EQU EBI_CS_ASPACE_16M_gc=0x10<<2
                 	.EQU EBI_CS_MODE_DISABLED_gc=0x00
                 	.EQU EBI_CS_MODE_SRAM_gc=0x01
                 	.EQU EBI_CS_MODE_LPC_gc=0x02
                 	.EQU EBI_CS_MODE_SDRAM_gc=0x03
                 	.EQU EBI_SDDATAW_4BIT_gc=0x00<<6
                 	.EQU EBI_SDDATAW_8BIT_gc=0x01<<6
                 	.EQU EBI_LPCMODE_ALE1_gc=0x00<<4
                 	.EQU EBI_LPCMODE_ALE12_gc=0x02<<4
                 	.EQU EBI_SRMODE_ALE1_gc=0x00<<2
                 	.EQU EBI_SRMODE_ALE2_gc=0x01<<2
                 	.EQU EBI_SRMODE_ALE12_gc=0x02<<2
                 	.EQU EBI_SRMODE_NOALE_gc=0x03<<2
                 	.EQU EBI_IFMODE_DISABLED_gc=0x00
                 	.EQU EBI_IFMODE_3PORT_gc=0x01
                 	.EQU EBI_IFMODE_4PORT_gc=0x02
                 	.EQU EBI_IFMODE_2PORT_gc=0x03
                 	.EQU EBI_SDCOL_8BIT_gc=0x00
                 	.EQU EBI_SDCOL_9BIT_gc=0x01
                 	.EQU EBI_SDCOL_10BIT_gc=0x02
                 	.EQU EBI_SDCOL_11BIT_gc=0x03
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 	.EQU GPIO0=0x00
                 	.EQU GPIO1=0x01
                 	.EQU GPIO2=0x02
                 	.EQU GPIO3=0x03
                 	.EQU GPIO4=0x04
                 	.EQU GPIO5=0x05
                 	.EQU GPIO6=0x06
                 	.EQU GPIO7=0x07
                 	.EQU GPIO8=0x08
                 	.EQU GPIO9=0x09
                 	.EQU GPIO10=0x0A
                 	.EQU GPIO11=0x0B
                 	.EQU GPIO12=0x0C
                 	.EQU GPIO13=0x0D
                 	.EQU GPIO14=0x0E
                 	.EQU GPIO15=0x0F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x2000
                 	.EQU __SRAM_END=0x3FFF
                 	.EQU __DSTACK_SIZE=0x1000
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X+
                 	LD   R22,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _InterruptCounter=R2
                 	.DEF _CTRLA_value=R4
                 	.DEF _glcd_writebyte_clmn=R7
                 	.DEF _glcd_writebyte_pg=R6
                 	.DEF _glcd_writebyte_data=R9
                 	.DEF _glcd_clear_page_page=R8
                 	.DEF _glcd_putchar_column=R11
                 	.DEF _glcd_putchar_page=R10
                 	.DEF _glcd_putchar_ch=R13
                 	.DEF _glcd_puts_column=R12
                 
                 ;GPIO0-GPIO15 INITIALIZATION VALUES
                 	.EQU __GPIO0_INIT=0x00
                 	.EQU __GPIO1_INIT=0x00
                 	.EQU __GPIO2_INIT=0x00
                 	.EQU __GPIO3_INIT=0x00
                 	.EQU __GPIO4_INIT=0x00
                 	.EQU __GPIO5_INIT=0x00
                 	.EQU __GPIO6_INIT=0x00
                 	.EQU __GPIO7_INIT=0x00
                 	.EQU __GPIO8_INIT=0x00
                 	.EQU __GPIO9_INIT=0x00
                 	.EQU __GPIO10_INIT=0x00
                 	.EQU __GPIO11_INIT=0x00
                 	.EQU __GPIO12_INIT=0x00
                 	.EQU __GPIO13_INIT=0x00
                 	.EQU __GPIO14_INIT=0x00
                 	.EQU __GPIO15_INIT=0x00
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION VALUES
                 	.EQU __R2_INIT=0x00
                 	.EQU __R3_INIT=0x00
                 	.EQU __R4_INIT=0x01
                 	.EQU __R5_INIT=0x00
                 	.EQU __R6_INIT=0x00
                 	.EQU __R7_INIT=0x00
                 	.EQU __R8_INIT=0x00
                 	.EQU __R9_INIT=0x00
                 	.EQU __R10_INIT=0x00
                 	.EQU __R11_INIT=0x00
                 	.EQU __R12_INIT=0x00
                 	.EQU __R13_INIT=0x00
                 	.EQU __R14_INIT=0x00
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 041f 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0675 	JMP  _tcc0_overflow_isr
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 06d6 	JMP  _tcc1_overflow_isr
00002a 940c 0000 	JMP  0x00
00002c 940c 0000 	JMP  0x00
00002e 940c 0000 	JMP  0x00
000030 940c 0000 	JMP  0x00
000032 940c 0000 	JMP  0x00
000034 940c 0000 	JMP  0x00
000036 940c 0000 	JMP  0x00
000038 940c 0000 	JMP  0x00
00003a 940c 0000 	JMP  0x00
00003c 940c 0000 	JMP  0x00
00003e 940c 0000 	JMP  0x00
000040 940c 0000 	JMP  0x00
000042 940c 0000 	JMP  0x00
000044 940c 0000 	JMP  0x00
000046 940c 0000 	JMP  0x00
000048 940c 0000 	JMP  0x00
00004a 940c 0000 	JMP  0x00
00004c 940c 0000 	JMP  0x00
00004e 940c 0000 	JMP  0x00
000050 940c 0000 	JMP  0x00
000052 940c 0000 	JMP  0x00
000054 940c 0000 	JMP  0x00
000056 940c 0000 	JMP  0x00
000058 940c 0000 	JMP  0x00
00005a 940c 0000 	JMP  0x00
00005c 940c 0000 	JMP  0x00
00005e 940c 0000 	JMP  0x00
000060 940c 0000 	JMP  0x00
000062 940c 0000 	JMP  0x00
000064 940c 0000 	JMP  0x00
000066 940c 0000 	JMP  0x00
000068 940c 0000 	JMP  0x00
00006a 940c 0000 	JMP  0x00
00006c 940c 0000 	JMP  0x00
00006e 940c 0000 	JMP  0x00
000070 940c 0000 	JMP  0x00
000072 940c 0000 	JMP  0x00
000074 940c 0000 	JMP  0x00
000076 940c 0000 	JMP  0x00
000078 940c 0000 	JMP  0x00
00007a 940c 0000 	JMP  0x00
00007c 940c 0000 	JMP  0x00
00007e 940c 0000 	JMP  0x00
000080 940c 0000 	JMP  0x00
000082 940c 0000 	JMP  0x00
000084 940c 0000 	JMP  0x00
000086 940c 0000 	JMP  0x00
000088 940c 0000 	JMP  0x00
00008a 940c 0000 	JMP  0x00
00008c 940c 0000 	JMP  0x00
00008e 940c 0000 	JMP  0x00
000090 940c 0000 	JMP  0x00
000092 940c 0000 	JMP  0x00
000094 940c 0000 	JMP  0x00
000096 940c 0000 	JMP  0x00
000098 940c 0000 	JMP  0x00
00009a 940c 0000 	JMP  0x00
00009c 940c 0000 	JMP  0x00
00009e 940c 0000 	JMP  0x00
0000a0 940c 0000 	JMP  0x00
0000a2 940c 0000 	JMP  0x00
0000a4 940c 0000 	JMP  0x00
0000a6 940c 0000 	JMP  0x00
0000a8 940c 0000 	JMP  0x00
0000aa 940c 0000 	JMP  0x00
0000ac 940c 0000 	JMP  0x00
0000ae 940c 0000 	JMP  0x00
0000b0 940c 0000 	JMP  0x00
0000b2 940c 0000 	JMP  0x00
0000b4 940c 0000 	JMP  0x00
0000b6 940c 0000 	JMP  0x00
0000b8 940c 0000 	JMP  0x00
0000ba 940c 0000 	JMP  0x00
0000bc 940c 0000 	JMP  0x00
0000be 940c 0000 	JMP  0x00
0000c0 940c 0000 	JMP  0x00
0000c2 940c 0000 	JMP  0x00
0000c4 940c 0000 	JMP  0x00
0000c6 940c 0000 	JMP  0x00
0000c8 940c 0000 	JMP  0x00
0000ca 940c 0000 	JMP  0x00
0000cc 940c 0000 	JMP  0x00
0000ce 940c 0000 	JMP  0x00
0000d0 940c 0000 	JMP  0x00
0000d2 940c 0000 	JMP  0x00
0000d4 940c 0000 	JMP  0x00
0000d6 940c 0000 	JMP  0x00
0000d8 940c 0000 	JMP  0x00
0000da 940c 0000 	JMP  0x00
0000dc 940c 0000 	JMP  0x00
0000de 940c 0000 	JMP  0x00
0000e0 940c 0000 	JMP  0x00
0000e2 940c 0000 	JMP  0x00
0000e4 940c 0000 	JMP  0x00
0000e6 940c 0000 	JMP  0x00
0000e8 940c 0000 	JMP  0x00
0000ea 940c 0000 	JMP  0x00
0000ec 940c 0000 	JMP  0x00
0000ee 940c 0000 	JMP  0x00
0000f0 940c 0000 	JMP  0x00
0000f2 940c 0000 	JMP  0x00
0000f4 940c 0000 	JMP  0x00
0000f6 940c 0000 	JMP  0x00
0000f8 940c 0000 	JMP  0x00
                 
                 _picture:
0000fa 0000
0000fb 0000
0000fc 0000
0000fd 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
0000fe 0000
0000ff f8c0
000100 ffff
000101 ffff      	.DB  0x0,0x0,0xC0,0xF8,0xFF,0xFF,0xFF,0xFF
000102 ffff
000103 c0f8
000104 0000
000105 0000      	.DB  0xFF,0xFF,0xF8,0xC0,0x0,0x0,0x0,0x0
000106 0000
000107 0000
000108 0000
000109 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
00010a 0000
00010b 0000
00010c 0000
00010d 8000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x80
00010e e0c0
00010f f8f0
000110 fefc
000111 3f7f      	.DB  0xC0,0xE0,0xF0,0xF8,0xFC,0xFE,0x7F,0x3F
000112 8f1f
000113 df8f
000114 ffff
000115 fcfe      	.DB  0x1F,0x8F,0x8F,0xDF,0xFF,0xFF,0xFE,0xFC
000116 f0f8
000117 e0e0
000118 e0e0
000119 c0e0      	.DB  0xF8,0xF0,0xE0,0xE0,0xE0,0xE0,0xE0,0xC0
00011a c0c0
00011b e0c0
00011c f0e0
00011d f0f0      	.DB  0xC0,0xC0,0xC0,0xE0,0xE0,0xF0,0xF0,0xF0
00011e f8f8
00011f f8f8
000120 f8f8
000121 f0f8      	.DB  0xF8,0xF8,0xF8,0xF8,0xF8,0xF8,0xF8,0xF0
000122 f0f0
000123 fcf8
000124 fefe
000125 fcfe      	.DB  0xF0,0xF0,0xF8,0xFC,0xFE,0xFE,0xFE,0xFC
000126 f8f8
000127 f8f8
000128 f8f8
000129 f0f8      	.DB  0xF8,0xF8,0xF8,0xF8,0xF8,0xF8,0xF8,0xF0
00012a f0f0
00012b c0e0
00012c 80c0
00012d 0000      	.DB  0xF0,0xF0,0xE0,0xC0,0xC0,0x80,0x0,0x0
00012e 0000
00012f 0000
000130 0000
000131 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
000132 0000
000133 0000
000134 f8c0
000135 fefc      	.DB  0x0,0x0,0x0,0x0,0xC0,0xF8,0xFC,0xFE
000136 fcfe
000137 c0f8
000138 0000
000139 0000      	.DB  0xFE,0xFC,0xF8,0xC0,0x0,0x0,0x0,0x0
00013a f0f0
00013b f8f8
00013c fcf8
00013d fcfc      	.DB  0xF0,0xF0,0xF8,0xF8,0xF8,0xFC,0xFC,0xFC
00013e befe
00013f bfbf
000140 1f1f
000141 0303      	.DB  0xFE,0xBE,0xBF,0xBF,0x1F,0x1F,0x3,0x3
000142 1f1f
000143 bfbf
000144 febe
000145 fcfc      	.DB  0x1F,0x1F,0xBF,0xBF,0xBE,0xFE,0xFC,0xFC
000146 f8fc
000147 f8f8
000148 fcf8
000149 fefc      	.DB  0xFC,0xF8,0xF8,0xF8,0xF8,0xFC,0xFC,0xFE
00014a 3e3e
00014b 1f1f
00014c 1f1f
00014d 1f1f      	.DB  0x3E,0x3E,0x1F,0x1F,0x1F,0x1F,0x1F,0x1F
00014e 1f1f
00014f 1f1f
000150 7f3f
000151 fffe      	.DB  0x1F,0x1F,0x1F,0x1F,0x3F,0x7F,0xFE,0xFF
000152 ffff
000153 ffff
000154 ffff
000155 3f7f      	.DB  0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0x7F,0x3F
000156 0f1f
000157 0307
000158 0303
000159 1f0f      	.DB  0x1F,0xF,0x7,0x3,0x3,0x3,0xF,0x1F
00015a 1f1f
00015b 0f1f
00015c 030f
00015d 0101      	.DB  0x1F,0x1F,0x1F,0xF,0xF,0x3,0x1,0x1
00015e 1c00
00015f 7f3e
000160 ffff
000161 ffff      	.DB  0x0,0x1C,0x3E,0x7F,0xFF,0xFF,0xFF,0xFF
000162 efff
000163 8fcf
000164 070f
000165 8101      	.DB  0xFF,0xEF,0xCF,0x8F,0xF,0x7,0x1,0x81
000166 e3c1
000167 fff7
000168 ffff
000169 7fff      	.DB  0xC1,0xE3,0xF7,0xFF,0xFF,0xFF,0xFF,0x7F
00016a 1f3f
00016b 0f07
00016c 7f3f
00016d 7e7f      	.DB  0x3F,0x1F,0x7,0xF,0x3F,0x7F,0x7F,0x7E
00016e fc7c
00016f f8f8
000170 fcf0
000171 befe      	.DB  0x7C,0xFC,0xF8,0xF8,0xF0,0xFC,0xFE,0xBE
000172 7f3e
000173 7f7f
000174 ffff
000175 ffff      	.DB  0x3E,0x7F,0x7F,0x7F,0xFF,0xFF,0xFF,0xFF
000176 fff7
000177 ffff
000178 7f7f
000179 3e7f      	.DB  0xF7,0xFF,0xFF,0xFF,0x7F,0x7F,0x7F,0x3E
00017a 0101
00017b 0303
00017c 0703
00017d 0707      	.DB  0x1,0x1,0x3,0x3,0x3,0x7,0x7,0x7
00017e 0f0f
00017f ff7f
000180 ffff
000181 f8f8      	.DB  0xF,0xF,0x7F,0xFF,0xFF,0xFF,0xF8,0xF8
000182 fffe
000183 ffff
000184 ffff
000185 fff7      	.DB  0xFE,0xFF,0xFF,0xFF,0xFF,0xFF,0xF7,0xFF
000186 ffff
000187 ffff
000188 0103
000189 0001      	.DB  0xFF,0xFF,0xFF,0xFF,0x3,0x1,0x1,0x0
00018a 0000
00018b 0000
00018c 0000
00018d 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
00018e 0000
00018f 0000
000190 0000
000191 0100      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x1
000192 0301
000193 0103
000194 0001
000195 0000      	.DB  0x1,0x3,0x3,0x1,0x1,0x0,0x0,0x0
000196 0000
000197 0000
000198 0000
000199 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
00019a 0000
00019b 0000
00019c 0000
00019d 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
00019e 0000
00019f 0000
0001a0 0000
0001a1 0301      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x1,0x3
0001a2 0f07
0001a3 1f0f
0001a4 3f3f
0001a5 1f3f      	.DB  0x7,0xF,0xF,0x1F,0x3F,0x3F,0x3F,0x1F
0001a6 0f0f
0001a7 0307
0001a8 0001
0001a9 0000      	.DB  0xF,0xF,0x7,0x3,0x1,0x0,0x0,0x0
0001aa 0000
0001ab 0000
0001ac 0000
0001ad 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
0001ae 8000
0001af e3c1
0001b0 ffff
0001b1 ffff      	.DB  0x0,0x80,0xC1,0xE3,0xFF,0xFF,0xFF,0xFF
0001b2 00fe
0001b3 0000
0001b4 0f01
0001b5 3f1f      	.DB  0xFE,0x0,0x0,0x0,0x1,0xF,0x1F,0x3F
0001b6 3f3f
0001b7 010f
0001b8 0000
0001b9 0000      	.DB  0x3F,0x3F,0xF,0x1,0x0,0x0,0x0,0x0
0001ba 0000
0001bb 0000
0001bc e0c0
0001bd f0f0      	.DB  0x0,0x0,0x0,0x0,0xC0,0xE0,0xF0,0xF0
0001be c0e0
0001bf 0300
0001c0 7f1f
0001c1 ffff      	.DB  0xE0,0xC0,0x0,0x3,0x1F,0x7F,0xFF,0xFF
0001c2 ffff
0001c3 c3e7
0001c4 8181
0001c5 0101      	.DB  0xFF,0xFF,0xE7,0xC3,0x81,0x81,0x1,0x1
0001c6 0101
0001c7 0101
0001c8 0000
0001c9 0000      	.DB  0x1,0x1,0x1,0x1,0x0,0x0,0x0,0x0
0001ca 8000
0001cb ffe1
0001cc 819f
0001cd 7fc1      	.DB  0x0,0x80,0xE1,0xFF,0x9F,0x81,0xC1,0x7F
0001ce 001e
0001cf f870
0001d0 949c
0001d1 dc94      	.DB  0x1E,0x0,0x70,0xF8,0x9C,0x94,0x94,0xDC
0001d2 0058
0001d3 8180
0001d4 fff1
0001d5 808f      	.DB  0x58,0x0,0x80,0x81,0xF1,0xFF,0x8F,0x80
0001d6 0000
0001d7 f0e0
0001d8 9494
0001d9 fcf4      	.DB  0x0,0x0,0xE0,0xF0,0x94,0x94,0xF4,0xFC
0001da 0098
0001db 1c04
0001dc c4fc
0001dd 3c60      	.DB  0x98,0x0,0x4,0x1C,0xFC,0xC4,0x60,0x3C
0001de 040c
0001df 0000
0001e0 0000
0001e1 0000      	.DB  0xC,0x4,0x0,0x0,0x0,0x0,0x0,0x0
0001e2 8000
0001e3 ffe1
0001e4 119f
0001e5 f931      	.DB  0x0,0x80,0xE1,0xFF,0x9F,0x11,0x31,0xF9
0001e6 86cf
0001e7 0000
0001e8 e0f0
0001e9 e0e0      	.DB  0xCF,0x86,0x0,0x0,0xF0,0xE0,0xE0,0xE0
0001ea 80c0
0001eb 0080
0001ec 0000
0001ed 8000      	.DB  0xC0,0x80,0x80,0x0,0x0,0x0,0x0,0x80
0001ee cfc7
0001ef 8fcf
0001f0 f787
0001f1 ffff      	.DB  0xC7,0xCF,0xCF,0x8F,0x87,0xF7,0xFF,0xFF
0001f2 ffff
0001f3 00fc
0001f4 0000
0001f5 0000      	.DB  0xFF,0xFF,0xFC,0x0,0x0,0x0,0x0,0x0
0001f6 0000
0001f7 0000
0001f8 0000
0001f9 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
0001fa 3e3e
0001fb 7f3e
0001fc ffff
0001fd ffff      	.DB  0x3E,0x3E,0x3E,0x7F,0xFF,0xFF,0xFF,0xFF
0001fe ffff
0001ff 3e7f
000200 3e3e
000201 f1fc      	.DB  0xFF,0xFF,0x7F,0x3E,0x3E,0x3E,0xFC,0xF1
000202 fffb
000203 ffff
000204 1fff
000205 1f1f      	.DB  0xFB,0xFF,0xFF,0xFF,0xFF,0x1F,0x1F,0x1F
000206 1f1f
000207 0c1f
000208 0000
000209 0000      	.DB  0x1F,0x1F,0x1F,0xC,0x0,0x0,0x0,0x0
00020a 0000
00020b 0000
00020c 0000
00020d 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
00020e 0000
00020f 0000
000210 0000
000211 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
000212 0000
000213 0000
000214 0000
000215 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
000216 0000
000217 0000
000218 0000
000219 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
00021a 0200
00021b 0202
00021c 0203
00021d 0000      	.DB  0x0,0x2,0x2,0x2,0x3,0x2,0x0,0x0
00021e 0000
00021f 0000
000220 0000
000221 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
000222 0000
000223 0000
000224 0000
000225 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
000226 0000
000227 0000
000228 0303
000229 0707      	.DB  0x0,0x0,0x0,0x0,0x3,0x3,0x7,0x7
00022a ff1f
00022b ffff
00022c f8fc
00022d fff8      	.DB  0x1F,0xFF,0xFF,0xFF,0xFC,0xF8,0xF8,0xFF
00022e ffff
00022f ffff
000230 ffff
000231 3f7f      	.DB  0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0x7F,0x3F
000232 ff7f
000233 fcff
000234 f0f8
000235 f0f0      	.DB  0x7F,0xFF,0xFF,0xFC,0xF8,0xF0,0xF0,0xF0
000236 e0e0
000237 c0e0
000238 0000
000239 0000      	.DB  0xE0,0xE0,0xE0,0xC0,0x0,0x0,0x0,0x0
00023a 0000
00023b 0000
00023c 0301
00023d 0707      	.DB  0x0,0x0,0x0,0x0,0x1,0x3,0x7,0x7
00023e 7937
00023f fcfc
000240 fefc
000241 ffff      	.DB  0x37,0x79,0xFC,0xFC,0xFC,0xFE,0xFF,0xFF
000242 ffff
000243 ffff
000244 ffff
000245 fcfe      	.DB  0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFE,0xFC
000246 fc7c
000247 f8f8
000248 f8f8
000249 fcfc      	.DB  0x7C,0xFC,0xF8,0xF8,0xF8,0xF8,0xFC,0xFC
00024a fcfc
00024b 00b8
00024c 0000
00024d 0000      	.DB  0xFC,0xFC,0xB8,0x0,0x0,0x0,0x0,0x0
00024e 0000
00024f 0000
000250 0000
000251 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
000252 c000
000253 e0e0
000254 c0e0
000255 0080      	.DB  0x0,0xC0,0xE0,0xE0,0xE0,0xC0,0x80,0x0
000256 0000
000257 0000
000258 0000
000259 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
00025a e0c0
00025b e0e0
00025c 00c0
00025d 0000      	.DB  0xC0,0xE0,0xE0,0xE0,0xC0,0x0,0x0,0x0
00025e 0000
00025f 0000
000260 8000
000261 f8e0      	.DB  0x0,0x0,0x0,0x0,0x0,0x80,0xE0,0xF8
000262 fcfc
000263 f8fc
000264 e0e0
000265 e0e0      	.DB  0xFC,0xFC,0xFC,0xF8,0xE0,0xE0,0xE0,0xE0
000266 e0e0
000267 f0e0
000268 f0f0
000269 fcf8      	.DB  0xE0,0xE0,0xE0,0xF0,0xF0,0xF0,0xF8,0xFC
00026a fffe
00026b ffff
00026c ffff
00026d ffff      	.DB  0xFE,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
00026e 0f7f
00026f ff7f
000270 ffff
000271 feff      	.DB  0x7F,0xF,0x7F,0xFF,0xFF,0xFF,0xFF,0xFE
000272 ffff
000273 dfff
000274 878f
000275 0707      	.DB  0xFF,0xFF,0xFF,0xDF,0x8F,0x87,0x7,0x7
000276 0307
000277 0103
000278 0000
000279 0000      	.DB  0x7,0x3,0x3,0x1,0x0,0x0,0x0,0x0
00027a 0000
00027b 0000
00027c 0000
00027d 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
00027e 0000
00027f 0000
000280 0100
000281 7f1f      	.DB  0x0,0x0,0x0,0x0,0x0,0x1,0x1F,0x7F
000282 7f7f
000283 1f3f
000284 0001
000285 0000      	.DB  0x7F,0x7F,0x3F,0x1F,0x1,0x0,0x0,0x0
000286 8000
000287 f9c0
000288 ffff
000289 ffff      	.DB  0x0,0x80,0xC0,0xF9,0xFF,0xFF,0xFF,0xFF
00028a dfff
00028b dfdf
00028c dfdf
00028d ffdf      	.DB  0xFF,0xDF,0xDF,0xDF,0xDF,0xDF,0xDF,0xFF
00028e ffff
00028f ffff
000290 1f1f
000291 1f1f      	.DB  0xFF,0xFF,0xFF,0xFF,0x1F,0x1F,0x1F,0x1F
000292 0f1f
000293 0f0f
000294 1f0f
000295 3f1f      	.DB  0x1F,0xF,0xF,0xF,0xF,0x1F,0x1F,0x3F
000296 fe7e
000297 fcfc
000298 f8fc
000299 fef8      	.DB  0x7E,0xFE,0xFC,0xFC,0xFC,0xF8,0xF8,0xFE
00029a ffff
00029b ffff
00029c feff
00029d f8f8      	.DB  0xFF,0xFF,0xFF,0xFF,0xFF,0xFE,0xF8,0xF8
00029e fcfc
00029f fefe
0002a0 1f7f
0002a1 0f1f      	.DB  0xFC,0xFC,0xFE,0xFE,0x7F,0x1F,0x1F,0xF
0002a2 8307
0002a3 8381
0002a4 8383
0002a5 c3c3      	.DB  0x7,0x83,0x81,0x83,0x83,0x83,0xC3,0xC3
0002a6 fffb
0002a7 ffff
0002a8 ffff
0002a9 ffff      	.DB  0xFB,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
0002aa ffff
0002ab ffff
0002ac f9ff
0002ad f0f9      	.DB  0xFF,0xFF,0xFF,0xFF,0xFF,0xF9,0xF9,0xF0
0002ae 00e0
0002af f0e0
0002b0 fff9
0002b1 ffff      	.DB  0xE0,0x0,0xE0,0xF0,0xF9,0xFF,0xFF,0xFF
0002b2 7f7f
0002b3 3f3f
0002b4 1f1f
0002b5 060f      	.DB  0x7F,0x7F,0x3F,0x3F,0x1F,0x1F,0xF,0x6
0002b6 0000
0002b7 0000
0002b8 0000
0002b9 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
0002ba 0000
0002bb 0000
0002bc 0000
0002bd 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
0002be 0000
0002bf 0000
0002c0 0000
0002c1 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
0002c2 0000
0002c3 0000
0002c4 7e3c
0002c5 fefe      	.DB  0x0,0x0,0x0,0x0,0x3C,0x7E,0xFE,0xFE
0002c6 ffff
0002c7 ffff
0002c8 7f7f
0002c9 3f3f      	.DB  0xFF,0xFF,0xFF,0xFF,0x7F,0x7F,0x3F,0x3F
0002ca 1f3f
0002cb 071f
0002cc 0707
0002cd 0707      	.DB  0x3F,0x1F,0x1F,0x7,0x7,0x7,0x7,0x7
0002ce 0307
0002cf 0103
0002d0 0000
0002d1 0000      	.DB  0x7,0x3,0x3,0x1,0x0,0x0,0x0,0x0
0002d2 0000
0002d3 0000
0002d4 0000
0002d5 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
0002d6 0000
0002d7 e100
0002d8 ffff
0002d9 ffff      	.DB  0x0,0x0,0x0,0xE1,0xFF,0xFF,0xFF,0xFF
0002da 7fff
0002db 7f3e
0002dc ffff
0002dd ffff      	.DB  0xFF,0x7F,0x3E,0x7F,0xFF,0xFF,0xFF,0xFF
0002de e1ff
0002df 0001
0002e0 0000
0002e1 0600      	.DB  0xFF,0xE1,0x1,0x0,0x0,0x0,0x0,0x6
0002e2 1f0f
0002e3 1f1f
0002e4 3f1f
0002e5 3f3f      	.DB  0xF,0x1F,0x1F,0x1F,0x1F,0x3F,0x3F,0x3F
0002e6 ffff
0002e7 f9ff
0002e8 ffff
0002e9 7fff      	.DB  0xFF,0xFF,0xFF,0xF9,0xFF,0xFF,0xFF,0x7F
0002ea 3f3f
0002eb 1f1f
0002ec 1f1f
0002ed ffff      	.DB  0x3F,0x3F,0x1F,0x1F,0x1F,0x1F,0xFF,0xFF
0002ee ffff
0002ef ffff
0002f0 1fff
0002f1 0000      	.DB  0xFF,0xFF,0xFF,0xFF,0xFF,0x1F,0x0,0x0
0002f2 0000
0002f3 0000
0002f4 0000
0002f5 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
0002f6 0000
0002f7 0000
0002f8 0000
0002f9 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
                 _tbl10_G100:
0002fa 2710
0002fb 03e8
0002fc 0064
0002fd 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
0002fe 0001      	.DB  0x1,0x0
                 _tbl16_G100:
0002ff 1000
000300 0100
000301 0010
000302 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 _glcd_font:
000303 0000
000304 0000
000305 0000
000306 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
000307 005f
000308 0000
000309 0000
00030a 005f      	.DB  0x5F,0x0,0x0,0x0,0x0,0x0,0x5F,0x0
00030b 0000
00030c 7f14
00030d 7f14
00030e 0014      	.DB  0x0,0x0,0x14,0x7F,0x14,0x7F,0x14,0x0
00030f 2a24
000310 2a7f
000311 0012
000312 1323      	.DB  0x24,0x2A,0x7F,0x2A,0x12,0x0,0x23,0x13
000313 6408
000314 0062
000315 4936
000316 2255      	.DB  0x8,0x64,0x62,0x0,0x36,0x49,0x55,0x22
000317 0050
000318 0500
000319 0003
00031a 0000      	.DB  0x50,0x0,0x0,0x5,0x3,0x0,0x0,0x0
00031b 1c00
00031c 4122
00031d 0000
00031e 4100      	.DB  0x0,0x1C,0x22,0x41,0x0,0x0,0x0,0x41
00031f 1c22
000320 0000
000321 2a08
000322 2a1c      	.DB  0x22,0x1C,0x0,0x0,0x8,0x2A,0x1C,0x2A
000323 0008
000324 0808
000325 083e
000326 0008      	.DB  0x8,0x0,0x8,0x8,0x3E,0x8,0x8,0x0
000327 5000
000328 0030
000329 0000
00032a 0808      	.DB  0x0,0x50,0x30,0x0,0x0,0x0,0x8,0x8
00032b 0808
00032c 0008
00032d 3000
00032e 0030      	.DB  0x8,0x8,0x8,0x0,0x0,0x30,0x30,0x0
00032f 0000
000330 1020
000331 0408
000332 0002      	.DB  0x0,0x0,0x20,0x10,0x8,0x4,0x2,0x0
000333 513e
000334 4549
000335 003e
000336 4200      	.DB  0x3E,0x51,0x49,0x45,0x3E,0x0,0x0,0x42
000337 407f
000338 0000
000339 6142
00033a 4951      	.DB  0x7F,0x40,0x0,0x0,0x42,0x61,0x51,0x49
00033b 0046
00033c 4121
00033d 4b45
00033e 0031      	.DB  0x46,0x0,0x21,0x41,0x45,0x4B,0x31,0x0
00033f 1418
000340 7f12
000341 0010
000342 4527      	.DB  0x18,0x14,0x12,0x7F,0x10,0x0,0x27,0x45
000343 4545
000344 0039
000345 4a3c
000346 4949      	.DB  0x45,0x45,0x39,0x0,0x3C,0x4A,0x49,0x49
000347 0030
000348 7101
000349 0509
00034a 0003      	.DB  0x30,0x0,0x1,0x71,0x9,0x5,0x3,0x0
00034b 4936
00034c 4949
00034d 0036
00034e 4906      	.DB  0x36,0x49,0x49,0x49,0x36,0x0,0x6,0x49
00034f 2949
000350 001e
000351 3600
000352 0036      	.DB  0x49,0x29,0x1E,0x0,0x0,0x36,0x36,0x0
000353 0000
000354 5600
000355 0036
000356 0000      	.DB  0x0,0x0,0x0,0x56,0x36,0x0,0x0,0x0
000357 0800
000358 2214
000359 0041
00035a 1414      	.DB  0x0,0x8,0x14,0x22,0x41,0x0,0x14,0x14
00035b 1414
00035c 0014
00035d 2241
00035e 0814      	.DB  0x14,0x14,0x14,0x0,0x41,0x22,0x14,0x8
00035f 0000
000360 0102
000361 0951
000362 0006      	.DB  0x0,0x0,0x2,0x1,0x51,0x9,0x6,0x0
000363 4932
000364 4179
000365 003e
000366 117e      	.DB  0x32,0x49,0x79,0x41,0x3E,0x0,0x7E,0x11
000367 1111
000368 007e
000369 497f
00036a 4949      	.DB  0x11,0x11,0x7E,0x0,0x7F,0x49,0x49,0x49
00036b 0036
00036c 413e
00036d 4141
00036e 0022      	.DB  0x36,0x0,0x3E,0x41,0x41,0x41,0x22,0x0
00036f 417f
000370 2241
000371 001c
000372 497f      	.DB  0x7F,0x41,0x41,0x22,0x1C,0x0,0x7F,0x49
000373 4949
000374 0041
000375 097f
000376 0109      	.DB  0x49,0x49,0x41,0x0,0x7F,0x9,0x9,0x1
000377 0001
000378 413e
000379 5141
00037a 0032      	.DB  0x1,0x0,0x3E,0x41,0x41,0x51,0x32,0x0
00037b 087f
00037c 0808
00037d 007f
00037e 4100      	.DB  0x7F,0x8,0x8,0x8,0x7F,0x0,0x0,0x41
00037f 417f
000380 0000
000381 4020
000382 3f41      	.DB  0x7F,0x41,0x0,0x0,0x20,0x40,0x41,0x3F
000383 0001
000384 087f
000385 2214
000386 0041      	.DB  0x1,0x0,0x7F,0x8,0x14,0x22,0x41,0x0
000387 407f
000388 4040
000389 0040
00038a 027f      	.DB  0x7F,0x40,0x40,0x40,0x40,0x0,0x7F,0x2
00038b 0204
00038c 007f
00038d 047f
00038e 1008      	.DB  0x4,0x2,0x7F,0x0,0x7F,0x4,0x8,0x10
00038f 007f
000390 413e
000391 4141
000392 003e      	.DB  0x7F,0x0,0x3E,0x41,0x41,0x41,0x3E,0x0
000393 097f
000394 0909
000395 0006
000396 413e      	.DB  0x7F,0x9,0x9,0x9,0x6,0x0,0x3E,0x41
000397 2151
000398 005e
000399 097f
00039a 2919      	.DB  0x51,0x21,0x5E,0x0,0x7F,0x9,0x19,0x29
00039b 0046
00039c 4946
00039d 4949
00039e 0031      	.DB  0x46,0x0,0x46,0x49,0x49,0x49,0x31,0x0
00039f 0101
0003a0 017f
0003a1 0001
0003a2 403f      	.DB  0x1,0x1,0x7F,0x1,0x1,0x0,0x3F,0x40
0003a3 4040
0003a4 003f
0003a5 201f
0003a6 2040      	.DB  0x40,0x40,0x3F,0x0,0x1F,0x20,0x40,0x20
0003a7 001f
0003a8 207f
0003a9 2018
0003aa 007f      	.DB  0x1F,0x0,0x7F,0x20,0x18,0x20,0x7F,0x0
0003ab 1463
0003ac 1408
0003ad 0063
0003ae 0403      	.DB  0x63,0x14,0x8,0x14,0x63,0x0,0x3,0x4
0003af 0478
0003b0 0003
0003b1 5161
0003b2 4549      	.DB  0x78,0x4,0x3,0x0,0x61,0x51,0x49,0x45
0003b3 0043
0003b4 0000
0003b5 417f
0003b6 0041      	.DB  0x43,0x0,0x0,0x0,0x7F,0x41,0x41,0x0
0003b7 0402
0003b8 1008
0003b9 0020
0003ba 4141      	.DB  0x2,0x4,0x8,0x10,0x20,0x0,0x41,0x41
0003bb 007f
0003bc 0000
0003bd 0204
0003be 0201      	.DB  0x7F,0x0,0x0,0x0,0x4,0x2,0x1,0x2
0003bf 0004
0003c0 4040
0003c1 4040
0003c2 0040      	.DB  0x4,0x0,0x40,0x40,0x40,0x40,0x40,0x0
0003c3 0100
0003c4 0402
0003c5 0000
0003c6 5420      	.DB  0x0,0x1,0x2,0x4,0x0,0x0,0x20,0x54
0003c7 5454
0003c8 0078
0003c9 487f
0003ca 4444      	.DB  0x54,0x54,0x78,0x0,0x7F,0x48,0x44,0x44
0003cb 0038
0003cc 4438
0003cd 4444
0003ce 0020      	.DB  0x38,0x0,0x38,0x44,0x44,0x44,0x20,0x0
0003cf 4438
0003d0 4844
0003d1 007f
0003d2 5438      	.DB  0x38,0x44,0x44,0x48,0x7F,0x0,0x38,0x54
0003d3 5454
0003d4 0018
0003d5 7e08
0003d6 0109      	.DB  0x54,0x54,0x18,0x0,0x8,0x7E,0x9,0x1
0003d7 0002
0003d8 1408
0003d9 5454
0003da 003c      	.DB  0x2,0x0,0x8,0x14,0x54,0x54,0x3C,0x0
0003db 087f
0003dc 0404
0003dd 0078
0003de 4400      	.DB  0x7F,0x8,0x4,0x4,0x78,0x0,0x0,0x44
0003df 407d
0003e0 0000
0003e1 4020
0003e2 3d44      	.DB  0x7D,0x40,0x0,0x0,0x20,0x40,0x44,0x3D
0003e3 0000
0003e4 7f00
0003e5 2810
0003e6 0044      	.DB  0x0,0x0,0x0,0x7F,0x10,0x28,0x44,0x0
0003e7 4100
0003e8 407f
0003e9 0000
0003ea 047c      	.DB  0x0,0x41,0x7F,0x40,0x0,0x0,0x7C,0x4
0003eb 0418
0003ec 0078
0003ed 087c
0003ee 0404      	.DB  0x18,0x4,0x78,0x0,0x7C,0x8,0x4,0x4
0003ef 0078
0003f0 4438
0003f1 4444
0003f2 0038      	.DB  0x78,0x0,0x38,0x44,0x44,0x44,0x38,0x0
0003f3 147c
0003f4 1414
0003f5 0008
0003f6 1408      	.DB  0x7C,0x14,0x14,0x14,0x8,0x0,0x8,0x14
0003f7 1814
0003f8 007c
0003f9 087c
0003fa 0404      	.DB  0x14,0x18,0x7C,0x0,0x7C,0x8,0x4,0x4
0003fb 0008
0003fc 5448
0003fd 5454
0003fe 0020      	.DB  0x8,0x0,0x48,0x54,0x54,0x54,0x20,0x0
0003ff 3f04
000400 4044
000401 0020
000402 403c      	.DB  0x4,0x3F,0x44,0x40,0x20,0x0,0x3C,0x40
000403 2040
000404 007c
000405 201c
000406 2040      	.DB  0x40,0x20,0x7C,0x0,0x1C,0x20,0x40,0x20
000407 001c
000408 403c
000409 4030
00040a 003c      	.DB  0x1C,0x0,0x3C,0x40,0x30,0x40,0x3C,0x0
00040b 2844
00040c 2810
00040d 0044
00040e 500c      	.DB  0x44,0x28,0x10,0x28,0x44,0x0,0xC,0x50
00040f 5050
000410 003c
000411 6444
000412 4c54      	.DB  0x50,0x50,0x3C,0x0,0x44,0x64,0x54,0x4C
000413 0044      	.DB  0x44,0x0
                 
                 _0x0:
000414 7830
000415 3025
000416 5834
000417 3025      	.DB  0x30,0x78,0x25,0x30,0x34,0x58,0x25,0x30
000418 5834
E:\Active Projects\DelayRemove\glcdtests\TimeReduce\Generated\List\tr.asm(1542): warning: .cseg .db misalignment - padding zero byte
000419 0000      	.DB  0x34,0x58,0x0
                 _0x2020003:
E:\Active Projects\DelayRemove\glcdtests\TimeReduce\Generated\List\tr.asm(1544): warning: .cseg .db misalignment - padding zero byte
00041a 00ff      	.DB  0xFF
                 
                 __GLOBAL_INI_TBL:
00041b 0001      	.DW  0x01
00041c 3026      	.DW  _stack_pointer_G101
00041d 0834      	.DW  _0x2020003*2
                 
                 _0xFFFFFFFF:
00041e 0000      	.DW  0
                 
                 __RESET:
00041f 94f8      	CLI
000420 27ee      	CLR  R30
000421 bfe8      	OUT  RAMPD,R30
000422 bfe9      	OUT  RAMPX,R30
000423 bfea      	OUT  RAMPY,R30
                 
                 ;MEMORY MAPPED EEPROM ACCESS IS USED
000424 91f0 01cc 	LDS  R31,NVM_CTRLB
000426 60f8      	ORI  R31,0x08
000427 93f0 01cc 	STS  NVM_CTRLB,R31
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000429 edf8      	LDI  R31,0xD8
00042a bff4      	OUT  CCP,R31
00042b 93e0 00a2 	STS  PMIC_CTRL,R30
                 
                 ;NO EXTERNAL RAM IS USED
00042d 93e0 0440 	STS  EBI_CTRL,R30
                 
                 ;DISABLE WATCHDOG
00042f 91a0 0080 	LDS  R26,WDT_CTRL
000431 7fad      	CBR  R26,2
000432 60a1      	SBR  R26,1
000433 bff4      	OUT  CCP,R31
000434 93a0 0080 	STS  WDT_CTRL,R26
                 
                 ;CLEAR SRAM
000436 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000437 e290      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000438 e0a0      	LDI  R26,LOW(__SRAM_START)
000439 e2b0      	LDI  R27,HIGH(__SRAM_START)
                 __CLEAR_SRAM:
00043a 93ed      	ST   X+,R30
00043b 9701      	SBIW R24,1
00043c f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
00043d e3e6      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
00043e e0f8      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
00043f 9185      	LPM  R24,Z+
000440 9195      	LPM  R25,Z+
000441 9700      	SBIW R24,0
000442 f061      	BREQ __GLOBAL_INI_END
000443 91a5      	LPM  R26,Z+
000444 91b5      	LPM  R27,Z+
000445 9005      	LPM  R0,Z+
000446 9015      	LPM  R1,Z+
000447 01bf      	MOVW R22,R30
000448 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000449 9005      	LPM  R0,Z+
00044a 920d      	ST   X+,R0
00044b 9701      	SBIW R24,1
00044c f7e1      	BRNE __GLOBAL_INI_LOOP
00044d 01fb      	MOVW R30,R22
00044e cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
00044f bf8b      	OUT  RAMPZ,R24
                 
                 ;GPIO0-GPIO15 INITIALIZATION
000450 e0e0      	LDI  R30,__GPIO0_INIT
000451 b9e0      	OUT  GPIO0,R30
                 	;__GPIO1_INIT = __GPIO0_INIT
000452 b9e1      	OUT  GPIO1,R30
                 	;__GPIO2_INIT = __GPIO0_INIT
000453 b9e2      	OUT  GPIO2,R30
                 	;__GPIO3_INIT = __GPIO0_INIT
000454 b9e3      	OUT  GPIO3,R30
                 	;__GPIO4_INIT = __GPIO0_INIT
000455 b9e4      	OUT  GPIO4,R30
                 	;__GPIO5_INIT = __GPIO0_INIT
000456 b9e5      	OUT  GPIO5,R30
                 	;__GPIO6_INIT = __GPIO0_INIT
000457 b9e6      	OUT  GPIO6,R30
                 	;__GPIO7_INIT = __GPIO0_INIT
000458 b9e7      	OUT  GPIO7,R30
                 	;__GPIO8_INIT = __GPIO0_INIT
000459 b9e8      	OUT  GPIO8,R30
                 	;__GPIO9_INIT = __GPIO0_INIT
00045a b9e9      	OUT  GPIO9,R30
                 	;__GPIO10_INIT = __GPIO0_INIT
00045b b9ea      	OUT  GPIO10,R30
                 	;__GPIO11_INIT = __GPIO0_INIT
00045c b9eb      	OUT  GPIO11,R30
                 	;__GPIO12_INIT = __GPIO0_INIT
00045d b9ec      	OUT  GPIO12,R30
                 	;__GPIO13_INIT = __GPIO0_INIT
00045e b9ed      	OUT  GPIO13,R30
                 	;__GPIO14_INIT = __GPIO0_INIT
00045f b9ee      	OUT  GPIO14,R30
                 	;__GPIO15_INIT = __GPIO0_INIT
000460 b9ef      	OUT  GPIO15,R30
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION
                 	;__R2_INIT = __GPIO0_INIT
000461 2e2e      	MOV  R2,R30
                 	;__R3_INIT = __GPIO0_INIT
000462 2e3e      	MOV  R3,R30
000463 e0e1      	LDI  R30,__R4_INIT
000464 2e4e      	MOV  R4,R30
000465 e0e0      	LDI  R30,__R5_INIT
000466 2e5e      	MOV  R5,R30
                 	;__R6_INIT = __R5_INIT
000467 2e6e      	MOV  R6,R30
                 	;__R7_INIT = __R5_INIT
000468 2e7e      	MOV  R7,R30
                 	;__R8_INIT = __R5_INIT
000469 2e8e      	MOV  R8,R30
                 	;__R9_INIT = __R5_INIT
00046a 2e9e      	MOV  R9,R30
                 	;__R10_INIT = __R5_INIT
00046b 2eae      	MOV  R10,R30
                 	;__R11_INIT = __R5_INIT
00046c 2ebe      	MOV  R11,R30
                 	;__R12_INIT = __R5_INIT
00046d 2ece      	MOV  R12,R30
                 	;__R13_INIT = __R5_INIT
00046e 2ede      	MOV  R13,R30
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
00046f efef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000470 bfed      	OUT  SPL,R30
000471 e3ef      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000472 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000473 e0c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000474 e3d0      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000475 940c 06e2 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x3000
                 
                 	.CSEG
                 ;/*****************************************************
                 ;This program was produced by the
                 ;CodeWizardAVR V2.05.0 Professional
                 ;Automatic Program Generator
                 ; Copyright 1998-2010 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 8/25/2011
                 ;Author  : NeVaDa
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATxmega128A1
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 32.000000 MHz
                 ;Memory model            : Small
                 ;Data Stack size         : 2048
                 ;*****************************************************/
                 ;
                 ;// I/O Registers definitions
                 ;#include <io.h>
                 ;#include <delay.h>
                 ;#include <stdio.h>
                 ;
                 ;#define NormalDelay   0
                 ;#define TimerDelay    1
                 ;#define TimerDelay1V1 2
                 ;#define DelayType     TimerDelay1V1
                 ;
                 ;#if   DelayType == NormalDelay
                 ;#include <glcd128x64.h>
                 ;#elif DelayType == TimerDelay
                 ;#include <glcd128x64td.h>
                 ;#elif DelayType == TimerDelay1V1
                 ;#include <glcd128x64td1V1.h>
                 ;#else
                 ;#error No glcd library detected
                 ;#endif
                 ;
                 ;// Declare your global variables here
                 ;
                 ;// System Clocks initialization
                 ;void system_clocks_init(void)
                 ; 0000 002F {
                 
                 	.CSEG
                 _system_clocks_init:
                 ; 0000 0030 unsigned char n,s;
                 ; 0000 0031 
                 ; 0000 0032 // Optimize for speed
                 ; 0000 0033 #pragma optsize-
                 ; 0000 0034 // Save interrupts enabled/disabled state
                 ; 0000 0035 s=SREG;
000477 931a      	ST   -Y,R17
000478 930a      	ST   -Y,R16
                 ;	n -> R17
                 ;	s -> R16
000479 b70f      	IN   R16,63
                 ; 0000 0036 // Disable interrupts
                 ; 0000 0037 #asm("cli")
00047a 94f8      	cli
                 ; 0000 0038 
                 ; 0000 0039 // External 12000.000 kHz clock source on XTAL1 initialization
                 ; 0000 003A OSC.XOSCCTRL=0xCB;
00047b eceb      	LDI  R30,LOW(203)
00047c 93e0 0052 	STS  82,R30
                 ; 0000 003B // Enable the external clock source
                 ; 0000 003C OSC.CTRL|=OSC_XOSCEN_bm;
00047e 91e0 0050 	LDS  R30,80
000480 60e8      	ORI  R30,8
000481 93e0 0050 	STS  80,R30
                 ; 0000 003D 
                 ; 0000 003E // System Clock prescaler A division factor: 1
                 ; 0000 003F // System Clock prescalers B & C division factors: B:1, C:1
                 ; 0000 0040 // ClkPer4: 24000.000 kHz
                 ; 0000 0041 // ClkPer2: 24000.000 kHz
                 ; 0000 0042 // ClkPer:  24000.000 kHz
                 ; 0000 0043 // ClkCPU:  24000.000 kHz
                 ; 0000 0044 n=(CLK.PSCTRL & (~(CLK_PSADIV_gm | CLK_PSBCDIV1_bm | CLK_PSBCDIV0_bm))) |
                 ; 0000 0045 	CLK_PSADIV_1_gc | CLK_PSBCDIV_1_1_gc;
000483 91e0 0041 	LDS  R30,65
000485 78e0      	ANDI R30,LOW(0x80)
000486 2f1e      	MOV  R17,R30
                 ; 0000 0046 CCP=CCP_IOREG_gc;
000487 ede8      	LDI  R30,LOW(216)
000488 bfe4      	OUT  0x34,R30
                 ; 0000 0047 CLK.PSCTRL=n;
000489 9310 0041 	STS  65,R17
                 ; 0000 0048 
                 ; 0000 0049 // PLL initialization
                 ; 0000 004A // PLL clock cource: External Osc. or Clock
                 ; 0000 004B // PLL multiplication factor: 2
                 ; 0000 004C // PLL frequency: 24.000000 MHz
                 ; 0000 004D // Set the PLL clock source and multiplication factor
                 ; 0000 004E n=(OSC.PLLCTRL & (~(OSC_PLLSRC_gm | OSC_PLLFAC_gm))) |
                 ; 0000 004F 	OSC_PLLSRC_XOSC_gc | 2;
00048b 91e0 0055 	LDS  R30,85
00048d 72e0      	ANDI R30,LOW(0x20)
00048e 6ce2      	ORI  R30,LOW(0xC2)
00048f 2f1e      	MOV  R17,R30
                 ; 0000 0050 CCP=CCP_IOREG_gc;
000490 ede8      	LDI  R30,LOW(216)
000491 bfe4      	OUT  0x34,R30
                 ; 0000 0051 OSC.PLLCTRL=n;
000492 9310 0055 	STS  85,R17
                 ; 0000 0052 
                 ; 0000 0053 // Wait for the clock source of PLL to be stable
                 ; 0000 0054 while ((OSC.STATUS & OSC_XOSCRDY_bm)==0);
                 _0x3:
000494 91e0 0051 	LDS  R30,81
000496 70e8      	ANDI R30,LOW(0x8)
000497 f3e1      	BREQ _0x3
                 ; 0000 0055 
                 ; 0000 0056 // Enable the PLL
                 ; 0000 0057 OSC.CTRL|=OSC_PLLEN_bm;
000498 91e0 0050 	LDS  R30,80
00049a 61e0      	ORI  R30,0x10
00049b 93e0 0050 	STS  80,R30
                 ; 0000 0058 
                 ; 0000 0059 // System Clock prescaler A division factor: 1
                 ; 0000 005A // System Clock prescalers B & C division factors: B:1, C:1
                 ; 0000 005B // ClkPer4: 24000.000 kHz
                 ; 0000 005C // ClkPer2: 24000.000 kHz
                 ; 0000 005D // ClkPer:  24000.000 kHz
                 ; 0000 005E // ClkCPU:  24000.000 kHz
                 ; 0000 005F n=(CLK.PSCTRL & (~(CLK_PSADIV_gm | CLK_PSBCDIV1_bm | CLK_PSBCDIV0_bm))) |
                 ; 0000 0060 	CLK_PSADIV_1_gc | CLK_PSBCDIV_1_1_gc;
00049d 91e0 0041 	LDS  R30,65
00049f 78e0      	ANDI R30,LOW(0x80)
0004a0 2f1e      	MOV  R17,R30
                 ; 0000 0061 CCP=CCP_IOREG_gc;
0004a1 ede8      	LDI  R30,LOW(216)
0004a2 bfe4      	OUT  0x34,R30
                 ; 0000 0062 CLK.PSCTRL=n;
0004a3 9310 0041 	STS  65,R17
                 ; 0000 0063 
                 ; 0000 0064 // Wait for the PLL to stabilize
                 ; 0000 0065 while ((OSC.STATUS & OSC_PLLRDY_bm)==0);
                 _0x6:
0004a5 91e0 0051 	LDS  R30,81
0004a7 71e0      	ANDI R30,LOW(0x10)
0004a8 f3e1      	BREQ _0x6
                 ; 0000 0066 
                 ; 0000 0067 // Select the system clock source: Phase Locked Loop
                 ; 0000 0068 n=(CLK.CTRL & (~CLK_SCLKSEL_gm)) | CLK_SCLKSEL_PLL_gc;
0004a9 91e0 0040 	LDS  R30,64
0004ab 7fe8      	ANDI R30,LOW(0xF8)
0004ac 60e4      	ORI  R30,4
0004ad 2f1e      	MOV  R17,R30
                 ; 0000 0069 CCP=CCP_IOREG_gc;
0004ae ede8      	LDI  R30,LOW(216)
0004af bfe4      	OUT  0x34,R30
                 ; 0000 006A CLK.CTRL=n;
0004b0 9310 0040 	STS  64,R17
                 ; 0000 006B 
                 ; 0000 006C // Disable the unused oscillators: 2 MHz, 32 MHz, internal 32 kHz
                 ; 0000 006D OSC.CTRL&= ~(OSC_RC2MEN_bm | OSC_RC32MEN_bm | OSC_RC32KEN_bm);
0004b2 91e0 0050 	LDS  R30,80
0004b4 7fe8      	ANDI R30,LOW(0xF8)
0004b5 93e0 0050 	STS  80,R30
                 ; 0000 006E 
                 ; 0000 006F // Peripheral Clock output: Disabled
                 ; 0000 0070 PORTCFG.CLKEVOUT=(PORTCFG.CLKEVOUT & (~PORTCFG_CLKOUT_gm)) | PORTCFG_CLKOUT_OFF_gc;
0004b7 91e0 00b4 	LDS  R30,180
0004b9 7fec      	ANDI R30,LOW(0xFC)
0004ba 93e0 00b4 	STS  180,R30
                 ; 0000 0071 
                 ; 0000 0072 // Restore interrupts enabled/disabled state
                 ; 0000 0073 SREG=s;
0004bc bf0f      	OUT  0x3F,R16
                 ; 0000 0074 // Restore optimization for size if needed
                 ; 0000 0075 #pragma optsize_default
                 ; 0000 0076 }
0004bd c1b4      	RJMP _0x208000D
                 ;
                 ;// Ports initialization
                 ;void ports_init(void)
                 ; 0000 007A {
                 _ports_init:
                 ; 0000 007B // PORTA initialization
                 ; 0000 007C // OUT register
                 ; 0000 007D PORTA.OUT=0x00;
0004be e0e0      	LDI  R30,LOW(0)
0004bf 93e0 0604 	STS  1540,R30
                 ; 0000 007E // Bit0: Input
                 ; 0000 007F // Bit1: Input
                 ; 0000 0080 // Bit2: Input
                 ; 0000 0081 // Bit3: Input
                 ; 0000 0082 // Bit4: Input
                 ; 0000 0083 // Bit5: Input
                 ; 0000 0084 // Bit6: Input
                 ; 0000 0085 // Bit7: Input
                 ; 0000 0086 PORTA.DIR=0x00;
0004c1 93e0 0600 	STS  1536,R30
                 ; 0000 0087 // Bit0 Output/Pull configuration: Totempole/No
                 ; 0000 0088 // Bit0 Input/Sense configuration: Sense both edges
                 ; 0000 0089 // Bit0 inverted: Off
                 ; 0000 008A // Bit0 slew rate limitation: Off
                 ; 0000 008B PORTA.PIN0CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0004c3 93e0 0610 	STS  1552,R30
                 ; 0000 008C // Bit1 Output/Pull configuration: Totempole/No
                 ; 0000 008D // Bit1 Input/Sense configuration: Sense both edges
                 ; 0000 008E // Bit1 inverted: Off
                 ; 0000 008F // Bit1 slew rate limitation: Off
                 ; 0000 0090 PORTA.PIN1CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0004c5 93e0 0611 	STS  1553,R30
                 ; 0000 0091 // Bit2 Output/Pull configuration: Totempole/No
                 ; 0000 0092 // Bit2 Input/Sense configuration: Sense both edges
                 ; 0000 0093 // Bit2 inverted: Off
                 ; 0000 0094 // Bit2 slew rate limitation: Off
                 ; 0000 0095 PORTA.PIN2CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0004c7 93e0 0612 	STS  1554,R30
                 ; 0000 0096 // Bit3 Output/Pull configuration: Totempole/No
                 ; 0000 0097 // Bit3 Input/Sense configuration: Sense both edges
                 ; 0000 0098 // Bit3 inverted: Off
                 ; 0000 0099 // Bit3 slew rate limitation: Off
                 ; 0000 009A PORTA.PIN3CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0004c9 93e0 0613 	STS  1555,R30
                 ; 0000 009B // Bit4 Output/Pull configuration: Totempole/No
                 ; 0000 009C // Bit4 Input/Sense configuration: Sense both edges
                 ; 0000 009D // Bit4 inverted: Off
                 ; 0000 009E // Bit4 slew rate limitation: Off
                 ; 0000 009F PORTA.PIN4CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0004cb 93e0 0614 	STS  1556,R30
                 ; 0000 00A0 // Bit5 Output/Pull configuration: Totempole/No
                 ; 0000 00A1 // Bit5 Input/Sense configuration: Sense both edges
                 ; 0000 00A2 // Bit5 inverted: Off
                 ; 0000 00A3 // Bit5 slew rate limitation: Off
                 ; 0000 00A4 PORTA.PIN5CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0004cd 93e0 0615 	STS  1557,R30
                 ; 0000 00A5 // Bit6 Output/Pull configuration: Totempole/No
                 ; 0000 00A6 // Bit6 Input/Sense configuration: Sense both edges
                 ; 0000 00A7 // Bit6 inverted: Off
                 ; 0000 00A8 // Bit6 slew rate limitation: Off
                 ; 0000 00A9 PORTA.PIN6CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0004cf 93e0 0616 	STS  1558,R30
                 ; 0000 00AA // Bit7 Output/Pull configuration: Totempole/No
                 ; 0000 00AB // Bit7 Input/Sense configuration: Sense both edges
                 ; 0000 00AC // Bit7 inverted: Off
                 ; 0000 00AD // Bit7 slew rate limitation: Off
                 ; 0000 00AE PORTA.PIN7CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0004d1 93e0 0617 	STS  1559,R30
                 ; 0000 00AF // Interrupt 0 level: Disabled
                 ; 0000 00B0 // Interrupt 1 level: Disabled
                 ; 0000 00B1 PORTA.INTCTRL=(PORTA.INTCTRL & (~(PORT_INT1LVL_gm | PORT_INT0LVL_gm))) |
                 ; 0000 00B2 	PORT_INT1LVL_OFF_gc | PORT_INT0LVL_OFF_gc;
0004d3 91e0 0609 	LDS  R30,1545
0004d5 7fe0      	ANDI R30,LOW(0xF0)
0004d6 93e0 0609 	STS  1545,R30
                 ; 0000 00B3 // Bit0 pin change interrupt 0: Off
                 ; 0000 00B4 // Bit1 pin change interrupt 0: Off
                 ; 0000 00B5 // Bit2 pin change interrupt 0: Off
                 ; 0000 00B6 // Bit3 pin change interrupt 0: Off
                 ; 0000 00B7 // Bit4 pin change interrupt 0: Off
                 ; 0000 00B8 // Bit5 pin change interrupt 0: Off
                 ; 0000 00B9 // Bit6 pin change interrupt 0: Off
                 ; 0000 00BA // Bit7 pin change interrupt 0: Off
                 ; 0000 00BB PORTA.INT0MASK=0x00;
0004d8 e0e0      	LDI  R30,LOW(0)
0004d9 93e0 060a 	STS  1546,R30
                 ; 0000 00BC // Bit0 pin change interrupt 1: Off
                 ; 0000 00BD // Bit1 pin change interrupt 1: Off
                 ; 0000 00BE // Bit2 pin change interrupt 1: Off
                 ; 0000 00BF // Bit3 pin change interrupt 1: Off
                 ; 0000 00C0 // Bit4 pin change interrupt 1: Off
                 ; 0000 00C1 // Bit5 pin change interrupt 1: Off
                 ; 0000 00C2 // Bit6 pin change interrupt 1: Off
                 ; 0000 00C3 // Bit7 pin change interrupt 1: Off
                 ; 0000 00C4 PORTA.INT1MASK=0x00;
0004db 93e0 060b 	STS  1547,R30
                 ; 0000 00C5 
                 ; 0000 00C6 // PORTB initialization
                 ; 0000 00C7 // OUT register
                 ; 0000 00C8 PORTB.OUT=0x00;
0004dd 93e0 0624 	STS  1572,R30
                 ; 0000 00C9 // Bit0: Input
                 ; 0000 00CA // Bit1: Input
                 ; 0000 00CB // Bit2: Input
                 ; 0000 00CC // Bit3: Input
                 ; 0000 00CD // Bit4: Input
                 ; 0000 00CE // Bit5: Input
                 ; 0000 00CF // Bit6: Input
                 ; 0000 00D0 // Bit7: Input
                 ; 0000 00D1 PORTB.DIR=0x00;
0004df 93e0 0620 	STS  1568,R30
                 ; 0000 00D2 // Bit0 Output/Pull configuration: Totempole/No
                 ; 0000 00D3 // Bit0 Input/Sense configuration: Sense both edges
                 ; 0000 00D4 // Bit0 inverted: Off
                 ; 0000 00D5 // Bit0 slew rate limitation: Off
                 ; 0000 00D6 PORTB.PIN0CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0004e1 93e0 0630 	STS  1584,R30
                 ; 0000 00D7 // Bit1 Output/Pull configuration: Totempole/No
                 ; 0000 00D8 // Bit1 Input/Sense configuration: Sense both edges
                 ; 0000 00D9 // Bit1 inverted: Off
                 ; 0000 00DA // Bit1 slew rate limitation: Off
                 ; 0000 00DB PORTB.PIN1CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0004e3 93e0 0631 	STS  1585,R30
                 ; 0000 00DC // Bit2 Output/Pull configuration: Totempole/No
                 ; 0000 00DD // Bit2 Input/Sense configuration: Sense both edges
                 ; 0000 00DE // Bit2 inverted: Off
                 ; 0000 00DF // Bit2 slew rate limitation: Off
                 ; 0000 00E0 PORTB.PIN2CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0004e5 93e0 0632 	STS  1586,R30
                 ; 0000 00E1 // Bit3 Output/Pull configuration: Totempole/No
                 ; 0000 00E2 // Bit3 Input/Sense configuration: Sense both edges
                 ; 0000 00E3 // Bit3 inverted: Off
                 ; 0000 00E4 // Bit3 slew rate limitation: Off
                 ; 0000 00E5 PORTB.PIN3CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0004e7 93e0 0633 	STS  1587,R30
                 ; 0000 00E6 // Bit4 Output/Pull configuration: Totempole/No
                 ; 0000 00E7 // Bit4 Input/Sense configuration: Sense both edges
                 ; 0000 00E8 // Bit4 inverted: Off
                 ; 0000 00E9 // Bit4 slew rate limitation: Off
                 ; 0000 00EA PORTB.PIN4CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0004e9 93e0 0634 	STS  1588,R30
                 ; 0000 00EB // Bit5 Output/Pull configuration: Totempole/No
                 ; 0000 00EC // Bit5 Input/Sense configuration: Sense both edges
                 ; 0000 00ED // Bit5 inverted: Off
                 ; 0000 00EE // Bit5 slew rate limitation: Off
                 ; 0000 00EF PORTB.PIN5CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0004eb 93e0 0635 	STS  1589,R30
                 ; 0000 00F0 // Bit6 Output/Pull configuration: Totempole/No
                 ; 0000 00F1 // Bit6 Input/Sense configuration: Sense both edges
                 ; 0000 00F2 // Bit6 inverted: Off
                 ; 0000 00F3 // Bit6 slew rate limitation: Off
                 ; 0000 00F4 PORTB.PIN6CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0004ed 93e0 0636 	STS  1590,R30
                 ; 0000 00F5 // Bit7 Output/Pull configuration: Totempole/No
                 ; 0000 00F6 // Bit7 Input/Sense configuration: Sense both edges
                 ; 0000 00F7 // Bit7 inverted: Off
                 ; 0000 00F8 // Bit7 slew rate limitation: Off
                 ; 0000 00F9 PORTB.PIN7CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0004ef 93e0 0637 	STS  1591,R30
                 ; 0000 00FA // Interrupt 0 level: Disabled
                 ; 0000 00FB // Interrupt 1 level: Disabled
                 ; 0000 00FC PORTB.INTCTRL=(PORTB.INTCTRL & (~(PORT_INT1LVL_gm | PORT_INT0LVL_gm))) |
                 ; 0000 00FD 	PORT_INT1LVL_OFF_gc | PORT_INT0LVL_OFF_gc;
0004f1 91e0 0629 	LDS  R30,1577
0004f3 7fe0      	ANDI R30,LOW(0xF0)
0004f4 93e0 0629 	STS  1577,R30
                 ; 0000 00FE // Bit0 pin change interrupt 0: Off
                 ; 0000 00FF // Bit1 pin change interrupt 0: Off
                 ; 0000 0100 // Bit2 pin change interrupt 0: Off
                 ; 0000 0101 // Bit3 pin change interrupt 0: Off
                 ; 0000 0102 // Bit4 pin change interrupt 0: Off
                 ; 0000 0103 // Bit5 pin change interrupt 0: Off
                 ; 0000 0104 // Bit6 pin change interrupt 0: Off
                 ; 0000 0105 // Bit7 pin change interrupt 0: Off
                 ; 0000 0106 PORTB.INT0MASK=0x00;
0004f6 e0e0      	LDI  R30,LOW(0)
0004f7 93e0 062a 	STS  1578,R30
                 ; 0000 0107 // Bit0 pin change interrupt 1: Off
                 ; 0000 0108 // Bit1 pin change interrupt 1: Off
                 ; 0000 0109 // Bit2 pin change interrupt 1: Off
                 ; 0000 010A // Bit3 pin change interrupt 1: Off
                 ; 0000 010B // Bit4 pin change interrupt 1: Off
                 ; 0000 010C // Bit5 pin change interrupt 1: Off
                 ; 0000 010D // Bit6 pin change interrupt 1: Off
                 ; 0000 010E // Bit7 pin change interrupt 1: Off
                 ; 0000 010F PORTB.INT1MASK=0x00;
0004f9 93e0 062b 	STS  1579,R30
                 ; 0000 0110 
                 ; 0000 0111 // PORTC initialization
                 ; 0000 0112 // OUT register
                 ; 0000 0113 PORTC.OUT=0x00;
0004fb 93e0 0644 	STS  1604,R30
                 ; 0000 0114 // Bit0: Input
                 ; 0000 0115 // Bit1: Input
                 ; 0000 0116 // Bit2: Input
                 ; 0000 0117 // Bit3: Input
                 ; 0000 0118 // Bit4: Input
                 ; 0000 0119 // Bit5: Input
                 ; 0000 011A // Bit6: Input
                 ; 0000 011B // Bit7: Input
                 ; 0000 011C PORTC.DIR=0x00;
0004fd 93e0 0640 	STS  1600,R30
                 ; 0000 011D // Bit0 Output/Pull configuration: Totempole/No
                 ; 0000 011E // Bit0 Input/Sense configuration: Sense both edges
                 ; 0000 011F // Bit0 inverted: Off
                 ; 0000 0120 // Bit0 slew rate limitation: Off
                 ; 0000 0121 PORTC.PIN0CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0004ff 93e0 0650 	STS  1616,R30
                 ; 0000 0122 // Bit1 Output/Pull configuration: Totempole/No
                 ; 0000 0123 // Bit1 Input/Sense configuration: Sense both edges
                 ; 0000 0124 // Bit1 inverted: Off
                 ; 0000 0125 // Bit1 slew rate limitation: Off
                 ; 0000 0126 PORTC.PIN1CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000501 93e0 0651 	STS  1617,R30
                 ; 0000 0127 // Bit2 Output/Pull configuration: Totempole/No
                 ; 0000 0128 // Bit2 Input/Sense configuration: Sense both edges
                 ; 0000 0129 // Bit2 inverted: Off
                 ; 0000 012A // Bit2 slew rate limitation: Off
                 ; 0000 012B PORTC.PIN2CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000503 93e0 0652 	STS  1618,R30
                 ; 0000 012C // Bit3 Output/Pull configuration: Totempole/No
                 ; 0000 012D // Bit3 Input/Sense configuration: Sense both edges
                 ; 0000 012E // Bit3 inverted: Off
                 ; 0000 012F // Bit3 slew rate limitation: Off
                 ; 0000 0130 PORTC.PIN3CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000505 93e0 0653 	STS  1619,R30
                 ; 0000 0131 // Bit4 Output/Pull configuration: Totempole/No
                 ; 0000 0132 // Bit4 Input/Sense configuration: Sense both edges
                 ; 0000 0133 // Bit4 inverted: Off
                 ; 0000 0134 // Bit4 slew rate limitation: Off
                 ; 0000 0135 PORTC.PIN4CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000507 93e0 0654 	STS  1620,R30
                 ; 0000 0136 // Bit5 Output/Pull configuration: Totempole/No
                 ; 0000 0137 // Bit5 Input/Sense configuration: Sense both edges
                 ; 0000 0138 // Bit5 inverted: Off
                 ; 0000 0139 // Bit5 slew rate limitation: Off
                 ; 0000 013A PORTC.PIN5CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000509 93e0 0655 	STS  1621,R30
                 ; 0000 013B // Bit6 Output/Pull configuration: Totempole/No
                 ; 0000 013C // Bit6 Input/Sense configuration: Sense both edges
                 ; 0000 013D // Bit6 inverted: Off
                 ; 0000 013E // Bit6 slew rate limitation: Off
                 ; 0000 013F PORTC.PIN6CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
00050b 93e0 0656 	STS  1622,R30
                 ; 0000 0140 // Bit7 Output/Pull configuration: Totempole/No
                 ; 0000 0141 // Bit7 Input/Sense configuration: Sense both edges
                 ; 0000 0142 // Bit7 inverted: Off
                 ; 0000 0143 // Bit7 slew rate limitation: Off
                 ; 0000 0144 PORTC.PIN7CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
00050d 93e0 0657 	STS  1623,R30
                 ; 0000 0145 // Interrupt 0 level: Disabled
                 ; 0000 0146 // Interrupt 1 level: Disabled
                 ; 0000 0147 PORTC.INTCTRL=(PORTC.INTCTRL & (~(PORT_INT1LVL_gm | PORT_INT0LVL_gm))) |
                 ; 0000 0148 	PORT_INT1LVL_OFF_gc | PORT_INT0LVL_OFF_gc;
00050f 91e0 0649 	LDS  R30,1609
000511 7fe0      	ANDI R30,LOW(0xF0)
000512 93e0 0649 	STS  1609,R30
                 ; 0000 0149 // Bit0 pin change interrupt 0: Off
                 ; 0000 014A // Bit1 pin change interrupt 0: Off
                 ; 0000 014B // Bit2 pin change interrupt 0: Off
                 ; 0000 014C // Bit3 pin change interrupt 0: Off
                 ; 0000 014D // Bit4 pin change interrupt 0: Off
                 ; 0000 014E // Bit5 pin change interrupt 0: Off
                 ; 0000 014F // Bit6 pin change interrupt 0: Off
                 ; 0000 0150 // Bit7 pin change interrupt 0: Off
                 ; 0000 0151 PORTC.INT0MASK=0x00;
000514 e0e0      	LDI  R30,LOW(0)
000515 93e0 064a 	STS  1610,R30
                 ; 0000 0152 // Bit0 pin change interrupt 1: Off
                 ; 0000 0153 // Bit1 pin change interrupt 1: Off
                 ; 0000 0154 // Bit2 pin change interrupt 1: Off
                 ; 0000 0155 // Bit3 pin change interrupt 1: Off
                 ; 0000 0156 // Bit4 pin change interrupt 1: Off
                 ; 0000 0157 // Bit5 pin change interrupt 1: Off
                 ; 0000 0158 // Bit6 pin change interrupt 1: Off
                 ; 0000 0159 // Bit7 pin change interrupt 1: Off
                 ; 0000 015A PORTC.INT1MASK=0x00;
000517 93e0 064b 	STS  1611,R30
                 ; 0000 015B 
                 ; 0000 015C // PORTD initialization
                 ; 0000 015D // OUT register
                 ; 0000 015E PORTD.OUT=0x00;
000519 93e0 0664 	STS  1636,R30
                 ; 0000 015F // Bit0: Input
                 ; 0000 0160 // Bit1: Input
                 ; 0000 0161 // Bit2: Input
                 ; 0000 0162 // Bit3: Input
                 ; 0000 0163 // Bit4: Input
                 ; 0000 0164 // Bit5: Input
                 ; 0000 0165 // Bit6: Input
                 ; 0000 0166 // Bit7: Input
                 ; 0000 0167 PORTD.DIR=0x00;
00051b 93e0 0660 	STS  1632,R30
                 ; 0000 0168 // Bit0 Output/Pull configuration: Totempole/No
                 ; 0000 0169 // Bit0 Input/Sense configuration: Sense both edges
                 ; 0000 016A // Bit0 inverted: Off
                 ; 0000 016B // Bit0 slew rate limitation: Off
                 ; 0000 016C PORTD.PIN0CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
00051d 93e0 0670 	STS  1648,R30
                 ; 0000 016D // Bit1 Output/Pull configuration: Totempole/No
                 ; 0000 016E // Bit1 Input/Sense configuration: Sense both edges
                 ; 0000 016F // Bit1 inverted: Off
                 ; 0000 0170 // Bit1 slew rate limitation: Off
                 ; 0000 0171 PORTD.PIN1CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
00051f 93e0 0671 	STS  1649,R30
                 ; 0000 0172 // Bit2 Output/Pull configuration: Totempole/No
                 ; 0000 0173 // Bit2 Input/Sense configuration: Sense both edges
                 ; 0000 0174 // Bit2 inverted: Off
                 ; 0000 0175 // Bit2 slew rate limitation: Off
                 ; 0000 0176 PORTD.PIN2CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000521 93e0 0672 	STS  1650,R30
                 ; 0000 0177 // Bit3 Output/Pull configuration: Totempole/No
                 ; 0000 0178 // Bit3 Input/Sense configuration: Sense both edges
                 ; 0000 0179 // Bit3 inverted: Off
                 ; 0000 017A // Bit3 slew rate limitation: Off
                 ; 0000 017B PORTD.PIN3CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000523 93e0 0673 	STS  1651,R30
                 ; 0000 017C // Bit4 Output/Pull configuration: Totempole/No
                 ; 0000 017D // Bit4 Input/Sense configuration: Sense both edges
                 ; 0000 017E // Bit4 inverted: Off
                 ; 0000 017F // Bit4 slew rate limitation: Off
                 ; 0000 0180 PORTD.PIN4CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000525 93e0 0674 	STS  1652,R30
                 ; 0000 0181 // Bit5 Output/Pull configuration: Totempole/No
                 ; 0000 0182 // Bit5 Input/Sense configuration: Sense both edges
                 ; 0000 0183 // Bit5 inverted: Off
                 ; 0000 0184 // Bit5 slew rate limitation: Off
                 ; 0000 0185 PORTD.PIN5CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000527 93e0 0675 	STS  1653,R30
                 ; 0000 0186 // Bit6 Output/Pull configuration: Totempole/No
                 ; 0000 0187 // Bit6 Input/Sense configuration: Sense both edges
                 ; 0000 0188 // Bit6 inverted: Off
                 ; 0000 0189 // Bit6 slew rate limitation: Off
                 ; 0000 018A PORTD.PIN6CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000529 93e0 0676 	STS  1654,R30
                 ; 0000 018B // Bit7 Output/Pull configuration: Totempole/No
                 ; 0000 018C // Bit7 Input/Sense configuration: Sense both edges
                 ; 0000 018D // Bit7 inverted: Off
                 ; 0000 018E // Bit7 slew rate limitation: Off
                 ; 0000 018F PORTD.PIN7CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
00052b 93e0 0677 	STS  1655,R30
                 ; 0000 0190 // Interrupt 0 level: Disabled
                 ; 0000 0191 // Interrupt 1 level: Disabled
                 ; 0000 0192 PORTD.INTCTRL=(PORTD.INTCTRL & (~(PORT_INT1LVL_gm | PORT_INT0LVL_gm))) |
                 ; 0000 0193 	PORT_INT1LVL_OFF_gc | PORT_INT0LVL_OFF_gc;
00052d 91e0 0669 	LDS  R30,1641
00052f 7fe0      	ANDI R30,LOW(0xF0)
000530 93e0 0669 	STS  1641,R30
                 ; 0000 0194 // Bit0 pin change interrupt 0: Off
                 ; 0000 0195 // Bit1 pin change interrupt 0: Off
                 ; 0000 0196 // Bit2 pin change interrupt 0: Off
                 ; 0000 0197 // Bit3 pin change interrupt 0: Off
                 ; 0000 0198 // Bit4 pin change interrupt 0: Off
                 ; 0000 0199 // Bit5 pin change interrupt 0: Off
                 ; 0000 019A // Bit6 pin change interrupt 0: Off
                 ; 0000 019B // Bit7 pin change interrupt 0: Off
                 ; 0000 019C PORTD.INT0MASK=0x00;
000532 e0e0      	LDI  R30,LOW(0)
000533 93e0 066a 	STS  1642,R30
                 ; 0000 019D // Bit0 pin change interrupt 1: Off
                 ; 0000 019E // Bit1 pin change interrupt 1: Off
                 ; 0000 019F // Bit2 pin change interrupt 1: Off
                 ; 0000 01A0 // Bit3 pin change interrupt 1: Off
                 ; 0000 01A1 // Bit4 pin change interrupt 1: Off
                 ; 0000 01A2 // Bit5 pin change interrupt 1: Off
                 ; 0000 01A3 // Bit6 pin change interrupt 1: Off
                 ; 0000 01A4 // Bit7 pin change interrupt 1: Off
                 ; 0000 01A5 PORTD.INT1MASK=0x00;
000535 93e0 066b 	STS  1643,R30
                 ; 0000 01A6 
                 ; 0000 01A7 // PORTE initialization
                 ; 0000 01A8 // OUT register
                 ; 0000 01A9 PORTE.OUT=0x00;
000537 93e0 0684 	STS  1668,R30
                 ; 0000 01AA // Bit0: Input
                 ; 0000 01AB // Bit1: Input
                 ; 0000 01AC // Bit2: Input
                 ; 0000 01AD // Bit3: Input
                 ; 0000 01AE // Bit4: Input
                 ; 0000 01AF // Bit5: Input
                 ; 0000 01B0 // Bit6: Input
                 ; 0000 01B1 // Bit7: Input
                 ; 0000 01B2 PORTE.DIR=0x00;
000539 93e0 0680 	STS  1664,R30
                 ; 0000 01B3 // Bit0 Output/Pull configuration: Totempole/No
                 ; 0000 01B4 // Bit0 Input/Sense configuration: Sense both edges
                 ; 0000 01B5 // Bit0 inverted: Off
                 ; 0000 01B6 // Bit0 slew rate limitation: Off
                 ; 0000 01B7 PORTE.PIN0CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
00053b 93e0 0690 	STS  1680,R30
                 ; 0000 01B8 // Bit1 Output/Pull configuration: Totempole/No
                 ; 0000 01B9 // Bit1 Input/Sense configuration: Sense both edges
                 ; 0000 01BA // Bit1 inverted: Off
                 ; 0000 01BB // Bit1 slew rate limitation: Off
                 ; 0000 01BC PORTE.PIN1CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
00053d 93e0 0691 	STS  1681,R30
                 ; 0000 01BD // Bit2 Output/Pull configuration: Totempole/No
                 ; 0000 01BE // Bit2 Input/Sense configuration: Sense both edges
                 ; 0000 01BF // Bit2 inverted: Off
                 ; 0000 01C0 // Bit2 slew rate limitation: Off
                 ; 0000 01C1 PORTE.PIN2CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
00053f 93e0 0692 	STS  1682,R30
                 ; 0000 01C2 // Bit3 Output/Pull configuration: Totempole/No
                 ; 0000 01C3 // Bit3 Input/Sense configuration: Sense both edges
                 ; 0000 01C4 // Bit3 inverted: Off
                 ; 0000 01C5 // Bit3 slew rate limitation: Off
                 ; 0000 01C6 PORTE.PIN3CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000541 93e0 0693 	STS  1683,R30
                 ; 0000 01C7 // Bit4 Output/Pull configuration: Totempole/No
                 ; 0000 01C8 // Bit4 Input/Sense configuration: Sense both edges
                 ; 0000 01C9 // Bit4 inverted: Off
                 ; 0000 01CA // Bit4 slew rate limitation: Off
                 ; 0000 01CB PORTE.PIN4CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000543 93e0 0694 	STS  1684,R30
                 ; 0000 01CC // Bit5 Output/Pull configuration: Totempole/No
                 ; 0000 01CD // Bit5 Input/Sense configuration: Sense both edges
                 ; 0000 01CE // Bit5 inverted: Off
                 ; 0000 01CF // Bit5 slew rate limitation: Off
                 ; 0000 01D0 PORTE.PIN5CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000545 93e0 0695 	STS  1685,R30
                 ; 0000 01D1 // Bit6 Output/Pull configuration: Totempole/No
                 ; 0000 01D2 // Bit6 Input/Sense configuration: Sense both edges
                 ; 0000 01D3 // Bit6 inverted: Off
                 ; 0000 01D4 // Bit6 slew rate limitation: Off
                 ; 0000 01D5 PORTE.PIN6CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000547 93e0 0696 	STS  1686,R30
                 ; 0000 01D6 // Bit7 Output/Pull configuration: Totempole/No
                 ; 0000 01D7 // Bit7 Input/Sense configuration: Sense both edges
                 ; 0000 01D8 // Bit7 inverted: Off
                 ; 0000 01D9 // Bit7 slew rate limitation: Off
                 ; 0000 01DA PORTE.PIN7CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000549 93e0 0697 	STS  1687,R30
                 ; 0000 01DB // Interrupt 0 level: Disabled
                 ; 0000 01DC // Interrupt 1 level: Disabled
                 ; 0000 01DD PORTE.INTCTRL=(PORTE.INTCTRL & (~(PORT_INT1LVL_gm | PORT_INT0LVL_gm))) |
                 ; 0000 01DE 	PORT_INT1LVL_OFF_gc | PORT_INT0LVL_OFF_gc;
00054b 91e0 0689 	LDS  R30,1673
00054d 7fe0      	ANDI R30,LOW(0xF0)
00054e 93e0 0689 	STS  1673,R30
                 ; 0000 01DF // Bit0 pin change interrupt 0: Off
                 ; 0000 01E0 // Bit1 pin change interrupt 0: Off
                 ; 0000 01E1 // Bit2 pin change interrupt 0: Off
                 ; 0000 01E2 // Bit3 pin change interrupt 0: Off
                 ; 0000 01E3 // Bit4 pin change interrupt 0: Off
                 ; 0000 01E4 // Bit5 pin change interrupt 0: Off
                 ; 0000 01E5 // Bit6 pin change interrupt 0: Off
                 ; 0000 01E6 // Bit7 pin change interrupt 0: Off
                 ; 0000 01E7 PORTE.INT0MASK=0x00;
000550 e0e0      	LDI  R30,LOW(0)
000551 93e0 068a 	STS  1674,R30
                 ; 0000 01E8 // Bit0 pin change interrupt 1: Off
                 ; 0000 01E9 // Bit1 pin change interrupt 1: Off
                 ; 0000 01EA // Bit2 pin change interrupt 1: Off
                 ; 0000 01EB // Bit3 pin change interrupt 1: Off
                 ; 0000 01EC // Bit4 pin change interrupt 1: Off
                 ; 0000 01ED // Bit5 pin change interrupt 1: Off
                 ; 0000 01EE // Bit6 pin change interrupt 1: Off
                 ; 0000 01EF // Bit7 pin change interrupt 1: Off
                 ; 0000 01F0 PORTE.INT1MASK=0x00;
000553 93e0 068b 	STS  1675,R30
                 ; 0000 01F1 
                 ; 0000 01F2 // PORTF initialization
                 ; 0000 01F3 // OUT register
                 ; 0000 01F4 PORTF.OUT=0x00;
000555 93e0 06a4 	STS  1700,R30
                 ; 0000 01F5 // Bit0: Input
                 ; 0000 01F6 // Bit1: Input
                 ; 0000 01F7 // Bit2: Input
                 ; 0000 01F8 // Bit3: Input
                 ; 0000 01F9 // Bit4: Input
                 ; 0000 01FA // Bit5: Input
                 ; 0000 01FB // Bit6: Input
                 ; 0000 01FC // Bit7: Input
                 ; 0000 01FD PORTF.DIR=0x00;
000557 93e0 06a0 	STS  1696,R30
                 ; 0000 01FE // Bit0 Output/Pull configuration: Totempole/No
                 ; 0000 01FF // Bit0 Input/Sense configuration: Sense both edges
                 ; 0000 0200 // Bit0 inverted: Off
                 ; 0000 0201 // Bit0 slew rate limitation: Off
                 ; 0000 0202 PORTF.PIN0CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000559 93e0 06b0 	STS  1712,R30
                 ; 0000 0203 // Bit1 Output/Pull configuration: Totempole/No
                 ; 0000 0204 // Bit1 Input/Sense configuration: Sense both edges
                 ; 0000 0205 // Bit1 inverted: Off
                 ; 0000 0206 // Bit1 slew rate limitation: Off
                 ; 0000 0207 PORTF.PIN1CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
00055b 93e0 06b1 	STS  1713,R30
                 ; 0000 0208 // Bit2 Output/Pull configuration: Totempole/No
                 ; 0000 0209 // Bit2 Input/Sense configuration: Sense both edges
                 ; 0000 020A // Bit2 inverted: Off
                 ; 0000 020B // Bit2 slew rate limitation: Off
                 ; 0000 020C PORTF.PIN2CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
00055d 93e0 06b2 	STS  1714,R30
                 ; 0000 020D // Bit3 Output/Pull configuration: Totempole/No
                 ; 0000 020E // Bit3 Input/Sense configuration: Sense both edges
                 ; 0000 020F // Bit3 inverted: Off
                 ; 0000 0210 // Bit3 slew rate limitation: Off
                 ; 0000 0211 PORTF.PIN3CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
00055f 93e0 06b3 	STS  1715,R30
                 ; 0000 0212 // Bit4 Output/Pull configuration: Totempole/No
                 ; 0000 0213 // Bit4 Input/Sense configuration: Sense both edges
                 ; 0000 0214 // Bit4 inverted: Off
                 ; 0000 0215 // Bit4 slew rate limitation: Off
                 ; 0000 0216 PORTF.PIN4CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000561 93e0 06b4 	STS  1716,R30
                 ; 0000 0217 // Bit5 Output/Pull configuration: Totempole/No
                 ; 0000 0218 // Bit5 Input/Sense configuration: Sense both edges
                 ; 0000 0219 // Bit5 inverted: Off
                 ; 0000 021A // Bit5 slew rate limitation: Off
                 ; 0000 021B PORTF.PIN5CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000563 93e0 06b5 	STS  1717,R30
                 ; 0000 021C // Bit6 Output/Pull configuration: Totempole/No
                 ; 0000 021D // Bit6 Input/Sense configuration: Sense both edges
                 ; 0000 021E // Bit6 inverted: Off
                 ; 0000 021F // Bit6 slew rate limitation: Off
                 ; 0000 0220 PORTF.PIN6CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000565 93e0 06b6 	STS  1718,R30
                 ; 0000 0221 // Bit7 Output/Pull configuration: Totempole/No
                 ; 0000 0222 // Bit7 Input/Sense configuration: Sense both edges
                 ; 0000 0223 // Bit7 inverted: Off
                 ; 0000 0224 // Bit7 slew rate limitation: Off
                 ; 0000 0225 PORTF.PIN7CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000567 93e0 06b7 	STS  1719,R30
                 ; 0000 0226 // Interrupt 0 level: Disabled
                 ; 0000 0227 // Interrupt 1 level: Disabled
                 ; 0000 0228 PORTF.INTCTRL=(PORTF.INTCTRL & (~(PORT_INT1LVL_gm | PORT_INT0LVL_gm))) |
                 ; 0000 0229 	PORT_INT1LVL_OFF_gc | PORT_INT0LVL_OFF_gc;
000569 91e0 06a9 	LDS  R30,1705
00056b 7fe0      	ANDI R30,LOW(0xF0)
00056c 93e0 06a9 	STS  1705,R30
                 ; 0000 022A // Bit0 pin change interrupt 0: Off
                 ; 0000 022B // Bit1 pin change interrupt 0: Off
                 ; 0000 022C // Bit2 pin change interrupt 0: Off
                 ; 0000 022D // Bit3 pin change interrupt 0: Off
                 ; 0000 022E // Bit4 pin change interrupt 0: Off
                 ; 0000 022F // Bit5 pin change interrupt 0: Off
                 ; 0000 0230 // Bit6 pin change interrupt 0: Off
                 ; 0000 0231 // Bit7 pin change interrupt 0: Off
                 ; 0000 0232 PORTF.INT0MASK=0x00;
00056e e0e0      	LDI  R30,LOW(0)
00056f 93e0 06aa 	STS  1706,R30
                 ; 0000 0233 // Bit0 pin change interrupt 1: Off
                 ; 0000 0234 // Bit1 pin change interrupt 1: Off
                 ; 0000 0235 // Bit2 pin change interrupt 1: Off
                 ; 0000 0236 // Bit3 pin change interrupt 1: Off
                 ; 0000 0237 // Bit4 pin change interrupt 1: Off
                 ; 0000 0238 // Bit5 pin change interrupt 1: Off
                 ; 0000 0239 // Bit6 pin change interrupt 1: Off
                 ; 0000 023A // Bit7 pin change interrupt 1: Off
                 ; 0000 023B PORTF.INT1MASK=0x00;
000571 93e0 06ab 	STS  1707,R30
                 ; 0000 023C 
                 ; 0000 023D // PORTH initialization
                 ; 0000 023E // OUT register
                 ; 0000 023F PORTH.OUT=0x00;
000573 93e0 06e4 	STS  1764,R30
                 ; 0000 0240 // Bit0: Input
                 ; 0000 0241 // Bit1: Input
                 ; 0000 0242 // Bit2: Input
                 ; 0000 0243 // Bit3: Input
                 ; 0000 0244 // Bit4: Input
                 ; 0000 0245 // Bit5: Input
                 ; 0000 0246 // Bit6: Input
                 ; 0000 0247 // Bit7: Input
                 ; 0000 0248 PORTH.DIR=0x00;
000575 93e0 06e0 	STS  1760,R30
                 ; 0000 0249 // Bit0 Output/Pull configuration: Totempole/No
                 ; 0000 024A // Bit0 Input/Sense configuration: Sense both edges
                 ; 0000 024B // Bit0 inverted: Off
                 ; 0000 024C // Bit0 slew rate limitation: Off
                 ; 0000 024D PORTH.PIN0CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000577 93e0 06f0 	STS  1776,R30
                 ; 0000 024E // Bit1 Output/Pull configuration: Totempole/No
                 ; 0000 024F // Bit1 Input/Sense configuration: Sense both edges
                 ; 0000 0250 // Bit1 inverted: Off
                 ; 0000 0251 // Bit1 slew rate limitation: Off
                 ; 0000 0252 PORTH.PIN1CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000579 93e0 06f1 	STS  1777,R30
                 ; 0000 0253 // Bit2 Output/Pull configuration: Totempole/No
                 ; 0000 0254 // Bit2 Input/Sense configuration: Sense both edges
                 ; 0000 0255 // Bit2 inverted: Off
                 ; 0000 0256 // Bit2 slew rate limitation: Off
                 ; 0000 0257 PORTH.PIN2CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
00057b 93e0 06f2 	STS  1778,R30
                 ; 0000 0258 // Bit3 Output/Pull configuration: Totempole/No
                 ; 0000 0259 // Bit3 Input/Sense configuration: Sense both edges
                 ; 0000 025A // Bit3 inverted: Off
                 ; 0000 025B // Bit3 slew rate limitation: Off
                 ; 0000 025C PORTH.PIN3CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
00057d 93e0 06f3 	STS  1779,R30
                 ; 0000 025D // Bit4 Output/Pull configuration: Totempole/No
                 ; 0000 025E // Bit4 Input/Sense configuration: Sense both edges
                 ; 0000 025F // Bit4 inverted: Off
                 ; 0000 0260 // Bit4 slew rate limitation: Off
                 ; 0000 0261 PORTH.PIN4CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
00057f 93e0 06f4 	STS  1780,R30
                 ; 0000 0262 // Bit5 Output/Pull configuration: Totempole/No
                 ; 0000 0263 // Bit5 Input/Sense configuration: Sense both edges
                 ; 0000 0264 // Bit5 inverted: Off
                 ; 0000 0265 // Bit5 slew rate limitation: Off
                 ; 0000 0266 PORTH.PIN5CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000581 93e0 06f5 	STS  1781,R30
                 ; 0000 0267 // Bit6 Output/Pull configuration: Totempole/No
                 ; 0000 0268 // Bit6 Input/Sense configuration: Sense both edges
                 ; 0000 0269 // Bit6 inverted: Off
                 ; 0000 026A // Bit6 slew rate limitation: Off
                 ; 0000 026B PORTH.PIN6CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000583 93e0 06f6 	STS  1782,R30
                 ; 0000 026C // Bit7 Output/Pull configuration: Totempole/No
                 ; 0000 026D // Bit7 Input/Sense configuration: Sense both edges
                 ; 0000 026E // Bit7 inverted: Off
                 ; 0000 026F // Bit7 slew rate limitation: Off
                 ; 0000 0270 PORTH.PIN7CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000585 93e0 06f7 	STS  1783,R30
                 ; 0000 0271 // Interrupt 0 level: Disabled
                 ; 0000 0272 // Interrupt 1 level: Disabled
                 ; 0000 0273 PORTH.INTCTRL=(PORTH.INTCTRL & (~(PORT_INT1LVL_gm | PORT_INT0LVL_gm))) |
                 ; 0000 0274 	PORT_INT1LVL_OFF_gc | PORT_INT0LVL_OFF_gc;
000587 91e0 06e9 	LDS  R30,1769
000589 7fe0      	ANDI R30,LOW(0xF0)
00058a 93e0 06e9 	STS  1769,R30
                 ; 0000 0275 // Bit0 pin change interrupt 0: Off
                 ; 0000 0276 // Bit1 pin change interrupt 0: Off
                 ; 0000 0277 // Bit2 pin change interrupt 0: Off
                 ; 0000 0278 // Bit3 pin change interrupt 0: Off
                 ; 0000 0279 // Bit4 pin change interrupt 0: Off
                 ; 0000 027A // Bit5 pin change interrupt 0: Off
                 ; 0000 027B // Bit6 pin change interrupt 0: Off
                 ; 0000 027C // Bit7 pin change interrupt 0: Off
                 ; 0000 027D PORTH.INT0MASK=0x00;
00058c e0e0      	LDI  R30,LOW(0)
00058d 93e0 06ea 	STS  1770,R30
                 ; 0000 027E // Bit0 pin change interrupt 1: Off
                 ; 0000 027F // Bit1 pin change interrupt 1: Off
                 ; 0000 0280 // Bit2 pin change interrupt 1: Off
                 ; 0000 0281 // Bit3 pin change interrupt 1: Off
                 ; 0000 0282 // Bit4 pin change interrupt 1: Off
                 ; 0000 0283 // Bit5 pin change interrupt 1: Off
                 ; 0000 0284 // Bit6 pin change interrupt 1: Off
                 ; 0000 0285 // Bit7 pin change interrupt 1: Off
                 ; 0000 0286 PORTH.INT1MASK=0x00;
00058f 93e0 06eb 	STS  1771,R30
                 ; 0000 0287 
                 ; 0000 0288 // PORTJ initialization
                 ; 0000 0289 // OUT register
                 ; 0000 028A PORTJ.OUT=0x00;
000591 93e0 0704 	STS  1796,R30
                 ; 0000 028B // Bit0: Input
                 ; 0000 028C // Bit1: Input
                 ; 0000 028D // Bit2: Input
                 ; 0000 028E // Bit3: Input
                 ; 0000 028F // Bit4: Input
                 ; 0000 0290 // Bit5: Input
                 ; 0000 0291 // Bit6: Input
                 ; 0000 0292 // Bit7: Input
                 ; 0000 0293 PORTJ.DIR=0x00;
000593 93e0 0700 	STS  1792,R30
                 ; 0000 0294 // Bit0 Output/Pull configuration: Totempole/No
                 ; 0000 0295 // Bit0 Input/Sense configuration: Sense both edges
                 ; 0000 0296 // Bit0 inverted: Off
                 ; 0000 0297 // Bit0 slew rate limitation: Off
                 ; 0000 0298 PORTJ.PIN0CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000595 93e0 0710 	STS  1808,R30
                 ; 0000 0299 // Bit1 Output/Pull configuration: Totempole/No
                 ; 0000 029A // Bit1 Input/Sense configuration: Sense both edges
                 ; 0000 029B // Bit1 inverted: Off
                 ; 0000 029C // Bit1 slew rate limitation: Off
                 ; 0000 029D PORTJ.PIN1CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000597 93e0 0711 	STS  1809,R30
                 ; 0000 029E // Bit2 Output/Pull configuration: Totempole/No
                 ; 0000 029F // Bit2 Input/Sense configuration: Sense both edges
                 ; 0000 02A0 // Bit2 inverted: Off
                 ; 0000 02A1 // Bit2 slew rate limitation: Off
                 ; 0000 02A2 PORTJ.PIN2CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
000599 93e0 0712 	STS  1810,R30
                 ; 0000 02A3 // Bit3 Output/Pull configuration: Totempole/No
                 ; 0000 02A4 // Bit3 Input/Sense configuration: Sense both edges
                 ; 0000 02A5 // Bit3 inverted: Off
                 ; 0000 02A6 // Bit3 slew rate limitation: Off
                 ; 0000 02A7 PORTJ.PIN3CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
00059b 93e0 0713 	STS  1811,R30
                 ; 0000 02A8 // Bit4 Output/Pull configuration: Totempole/No
                 ; 0000 02A9 // Bit4 Input/Sense configuration: Sense both edges
                 ; 0000 02AA // Bit4 inverted: Off
                 ; 0000 02AB // Bit4 slew rate limitation: Off
                 ; 0000 02AC PORTJ.PIN4CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
00059d 93e0 0714 	STS  1812,R30
                 ; 0000 02AD // Bit5 Output/Pull configuration: Totempole/No
                 ; 0000 02AE // Bit5 Input/Sense configuration: Sense both edges
                 ; 0000 02AF // Bit5 inverted: Off
                 ; 0000 02B0 // Bit5 slew rate limitation: Off
                 ; 0000 02B1 PORTJ.PIN5CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
00059f 93e0 0715 	STS  1813,R30
                 ; 0000 02B2 // Bit6 Output/Pull configuration: Totempole/No
                 ; 0000 02B3 // Bit6 Input/Sense configuration: Sense both edges
                 ; 0000 02B4 // Bit6 inverted: Off
                 ; 0000 02B5 // Bit6 slew rate limitation: Off
                 ; 0000 02B6 PORTJ.PIN6CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0005a1 93e0 0716 	STS  1814,R30
                 ; 0000 02B7 // Bit7 Output/Pull configuration: Totempole/No
                 ; 0000 02B8 // Bit7 Input/Sense configuration: Sense both edges
                 ; 0000 02B9 // Bit7 inverted: Off
                 ; 0000 02BA // Bit7 slew rate limitation: Off
                 ; 0000 02BB PORTJ.PIN7CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0005a3 93e0 0717 	STS  1815,R30
                 ; 0000 02BC // Interrupt 0 level: Disabled
                 ; 0000 02BD // Interrupt 1 level: Disabled
                 ; 0000 02BE PORTJ.INTCTRL=(PORTJ.INTCTRL & (~(PORT_INT1LVL_gm | PORT_INT0LVL_gm))) |
                 ; 0000 02BF 	PORT_INT1LVL_OFF_gc | PORT_INT0LVL_OFF_gc;
0005a5 91e0 0709 	LDS  R30,1801
0005a7 7fe0      	ANDI R30,LOW(0xF0)
0005a8 93e0 0709 	STS  1801,R30
                 ; 0000 02C0 // Bit0 pin change interrupt 0: Off
                 ; 0000 02C1 // Bit1 pin change interrupt 0: Off
                 ; 0000 02C2 // Bit2 pin change interrupt 0: Off
                 ; 0000 02C3 // Bit3 pin change interrupt 0: Off
                 ; 0000 02C4 // Bit4 pin change interrupt 0: Off
                 ; 0000 02C5 // Bit5 pin change interrupt 0: Off
                 ; 0000 02C6 // Bit6 pin change interrupt 0: Off
                 ; 0000 02C7 // Bit7 pin change interrupt 0: Off
                 ; 0000 02C8 PORTJ.INT0MASK=0x00;
0005aa e0e0      	LDI  R30,LOW(0)
0005ab 93e0 070a 	STS  1802,R30
                 ; 0000 02C9 // Bit0 pin change interrupt 1: Off
                 ; 0000 02CA // Bit1 pin change interrupt 1: Off
                 ; 0000 02CB // Bit2 pin change interrupt 1: Off
                 ; 0000 02CC // Bit3 pin change interrupt 1: Off
                 ; 0000 02CD // Bit4 pin change interrupt 1: Off
                 ; 0000 02CE // Bit5 pin change interrupt 1: Off
                 ; 0000 02CF // Bit6 pin change interrupt 1: Off
                 ; 0000 02D0 // Bit7 pin change interrupt 1: Off
                 ; 0000 02D1 PORTJ.INT1MASK=0x00;
0005ad 93e0 070b 	STS  1803,R30
                 ; 0000 02D2 
                 ; 0000 02D3 // PORTK initialization
                 ; 0000 02D4 // OUT register
                 ; 0000 02D5 PORTK.OUT=0x00;
0005af 93e0 0724 	STS  1828,R30
                 ; 0000 02D6 // Bit0: Input
                 ; 0000 02D7 // Bit1: Input
                 ; 0000 02D8 // Bit2: Input
                 ; 0000 02D9 // Bit3: Input
                 ; 0000 02DA // Bit4: Input
                 ; 0000 02DB // Bit5: Input
                 ; 0000 02DC // Bit6: Input
                 ; 0000 02DD // Bit7: Input
                 ; 0000 02DE PORTK.DIR=0x00;
0005b1 93e0 0720 	STS  1824,R30
                 ; 0000 02DF // Bit0 Output/Pull configuration: Totempole/No
                 ; 0000 02E0 // Bit0 Input/Sense configuration: Sense both edges
                 ; 0000 02E1 // Bit0 inverted: Off
                 ; 0000 02E2 // Bit0 slew rate limitation: Off
                 ; 0000 02E3 PORTK.PIN0CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0005b3 93e0 0730 	STS  1840,R30
                 ; 0000 02E4 // Bit1 Output/Pull configuration: Totempole/No
                 ; 0000 02E5 // Bit1 Input/Sense configuration: Sense both edges
                 ; 0000 02E6 // Bit1 inverted: Off
                 ; 0000 02E7 // Bit1 slew rate limitation: Off
                 ; 0000 02E8 PORTK.PIN1CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0005b5 93e0 0731 	STS  1841,R30
                 ; 0000 02E9 // Bit2 Output/Pull configuration: Totempole/No
                 ; 0000 02EA // Bit2 Input/Sense configuration: Sense both edges
                 ; 0000 02EB // Bit2 inverted: Off
                 ; 0000 02EC // Bit2 slew rate limitation: Off
                 ; 0000 02ED PORTK.PIN2CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0005b7 93e0 0732 	STS  1842,R30
                 ; 0000 02EE // Bit3 Output/Pull configuration: Totempole/No
                 ; 0000 02EF // Bit3 Input/Sense configuration: Sense both edges
                 ; 0000 02F0 // Bit3 inverted: Off
                 ; 0000 02F1 // Bit3 slew rate limitation: Off
                 ; 0000 02F2 PORTK.PIN3CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0005b9 93e0 0733 	STS  1843,R30
                 ; 0000 02F3 // Bit4 Output/Pull configuration: Totempole/No
                 ; 0000 02F4 // Bit4 Input/Sense configuration: Sense both edges
                 ; 0000 02F5 // Bit4 inverted: Off
                 ; 0000 02F6 // Bit4 slew rate limitation: Off
                 ; 0000 02F7 PORTK.PIN4CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0005bb 93e0 0734 	STS  1844,R30
                 ; 0000 02F8 // Bit5 Output/Pull configuration: Totempole/No
                 ; 0000 02F9 // Bit5 Input/Sense configuration: Sense both edges
                 ; 0000 02FA // Bit5 inverted: Off
                 ; 0000 02FB // Bit5 slew rate limitation: Off
                 ; 0000 02FC PORTK.PIN5CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0005bd 93e0 0735 	STS  1845,R30
                 ; 0000 02FD // Bit6 Output/Pull configuration: Totempole/No
                 ; 0000 02FE // Bit6 Input/Sense configuration: Sense both edges
                 ; 0000 02FF // Bit6 inverted: Off
                 ; 0000 0300 // Bit6 slew rate limitation: Off
                 ; 0000 0301 PORTK.PIN6CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0005bf 93e0 0736 	STS  1846,R30
                 ; 0000 0302 // Bit7 Output/Pull configuration: Totempole/No
                 ; 0000 0303 // Bit7 Input/Sense configuration: Sense both edges
                 ; 0000 0304 // Bit7 inverted: Off
                 ; 0000 0305 // Bit7 slew rate limitation: Off
                 ; 0000 0306 PORTK.PIN7CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0005c1 93e0 0737 	STS  1847,R30
                 ; 0000 0307 // Interrupt 0 level: Disabled
                 ; 0000 0308 // Interrupt 1 level: Disabled
                 ; 0000 0309 PORTK.INTCTRL=(PORTK.INTCTRL & (~(PORT_INT1LVL_gm | PORT_INT0LVL_gm))) |
                 ; 0000 030A 	PORT_INT1LVL_OFF_gc | PORT_INT0LVL_OFF_gc;
0005c3 91e0 0729 	LDS  R30,1833
0005c5 7fe0      	ANDI R30,LOW(0xF0)
0005c6 93e0 0729 	STS  1833,R30
                 ; 0000 030B // Bit0 pin change interrupt 0: Off
                 ; 0000 030C // Bit1 pin change interrupt 0: Off
                 ; 0000 030D // Bit2 pin change interrupt 0: Off
                 ; 0000 030E // Bit3 pin change interrupt 0: Off
                 ; 0000 030F // Bit4 pin change interrupt 0: Off
                 ; 0000 0310 // Bit5 pin change interrupt 0: Off
                 ; 0000 0311 // Bit6 pin change interrupt 0: Off
                 ; 0000 0312 // Bit7 pin change interrupt 0: Off
                 ; 0000 0313 PORTK.INT0MASK=0x00;
0005c8 e0e0      	LDI  R30,LOW(0)
0005c9 93e0 072a 	STS  1834,R30
                 ; 0000 0314 // Bit0 pin change interrupt 1: Off
                 ; 0000 0315 // Bit1 pin change interrupt 1: Off
                 ; 0000 0316 // Bit2 pin change interrupt 1: Off
                 ; 0000 0317 // Bit3 pin change interrupt 1: Off
                 ; 0000 0318 // Bit4 pin change interrupt 1: Off
                 ; 0000 0319 // Bit5 pin change interrupt 1: Off
                 ; 0000 031A // Bit6 pin change interrupt 1: Off
                 ; 0000 031B // Bit7 pin change interrupt 1: Off
                 ; 0000 031C PORTK.INT1MASK=0x00;
0005cb 93e0 072b 	STS  1835,R30
                 ; 0000 031D 
                 ; 0000 031E // PORTQ initialization
                 ; 0000 031F // OUT register
                 ; 0000 0320 PORTQ.OUT=0x00;
0005cd 93e0 07c4 	STS  1988,R30
                 ; 0000 0321 // Bit0: Input
                 ; 0000 0322 // Bit1: Input
                 ; 0000 0323 // Bit2: Input
                 ; 0000 0324 // Bit3: Input
                 ; 0000 0325 PORTQ.DIR=0x00;
0005cf 93e0 07c0 	STS  1984,R30
                 ; 0000 0326 // Bit0 Output/Pull configuration: Totempole/No
                 ; 0000 0327 // Bit0 Input/Sense configuration: Sense both edges
                 ; 0000 0328 // Bit0 inverted: Off
                 ; 0000 0329 // Bit0 slew rate limitation: Off
                 ; 0000 032A PORTQ.PIN0CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0005d1 93e0 07d0 	STS  2000,R30
                 ; 0000 032B // Bit1 Output/Pull configuration: Totempole/No
                 ; 0000 032C // Bit1 Input/Sense configuration: Sense both edges
                 ; 0000 032D // Bit1 inverted: Off
                 ; 0000 032E // Bit1 slew rate limitation: Off
                 ; 0000 032F PORTQ.PIN1CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0005d3 93e0 07d1 	STS  2001,R30
                 ; 0000 0330 // Bit2 Output/Pull configuration: Totempole/No
                 ; 0000 0331 // Bit2 Input/Sense configuration: Sense both edges
                 ; 0000 0332 // Bit2 inverted: Off
                 ; 0000 0333 // Bit2 slew rate limitation: Off
                 ; 0000 0334 PORTQ.PIN2CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0005d5 93e0 07d2 	STS  2002,R30
                 ; 0000 0335 // Bit3 Output/Pull configuration: Totempole/No
                 ; 0000 0336 // Bit3 Input/Sense configuration: Sense both edges
                 ; 0000 0337 // Bit3 inverted: Off
                 ; 0000 0338 // Bit3 slew rate limitation: Off
                 ; 0000 0339 PORTQ.PIN3CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0005d7 93e0 07d3 	STS  2003,R30
                 ; 0000 033A // Interrupt 0 level: Disabled
                 ; 0000 033B // Interrupt 1 level: Disabled
                 ; 0000 033C PORTQ.INTCTRL=(PORTQ.INTCTRL & (~(PORT_INT1LVL_gm | PORT_INT0LVL_gm))) |
                 ; 0000 033D 	PORT_INT1LVL_OFF_gc | PORT_INT0LVL_OFF_gc;
0005d9 91e0 07c9 	LDS  R30,1993
0005db 7fe0      	ANDI R30,LOW(0xF0)
0005dc 93e0 07c9 	STS  1993,R30
                 ; 0000 033E // Bit0 pin change interrupt 0: Off
                 ; 0000 033F // Bit1 pin change interrupt 0: Off
                 ; 0000 0340 // Bit2 pin change interrupt 0: Off
                 ; 0000 0341 // Bit3 pin change interrupt 0: Off
                 ; 0000 0342 PORTQ.INT0MASK=0x00;
0005de e0e0      	LDI  R30,LOW(0)
0005df 93e0 07ca 	STS  1994,R30
                 ; 0000 0343 // Bit0 pin change interrupt 1: Off
                 ; 0000 0344 // Bit1 pin change interrupt 1: Off
                 ; 0000 0345 // Bit2 pin change interrupt 1: Off
                 ; 0000 0346 // Bit3 pin change interrupt 1: Off
                 ; 0000 0347 PORTQ.INT1MASK=0x00;
0005e1 93e0 07cb 	STS  1995,R30
                 ; 0000 0348 
                 ; 0000 0349 // PORTR initialization
                 ; 0000 034A // OUT register
                 ; 0000 034B PORTR.OUT=0x00;
0005e3 93e0 07e4 	STS  2020,R30
                 ; 0000 034C // Bit0: Input
                 ; 0000 034D // Bit1: Input
                 ; 0000 034E PORTR.DIR=0x00;
0005e5 93e0 07e0 	STS  2016,R30
                 ; 0000 034F // Bit0 Output/Pull configuration: Totempole/No
                 ; 0000 0350 // Bit0 Input/Sense configuration: Sense both edges
                 ; 0000 0351 // Bit0 inverted: Off
                 ; 0000 0352 // Bit0 slew rate limitation: Off
                 ; 0000 0353 PORTR.PIN0CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0005e7 93e0 07f0 	STS  2032,R30
                 ; 0000 0354 // Bit1 Output/Pull configuration: Totempole/No
                 ; 0000 0355 // Bit1 Input/Sense configuration: Sense both edges
                 ; 0000 0356 // Bit1 inverted: Off
                 ; 0000 0357 // Bit1 slew rate limitation: Off
                 ; 0000 0358 PORTR.PIN1CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
0005e9 93e0 07f1 	STS  2033,R30
                 ; 0000 0359 // Interrupt 0 level: Disabled
                 ; 0000 035A // Interrupt 1 level: Disabled
                 ; 0000 035B PORTR.INTCTRL=(PORTR.INTCTRL & (~(PORT_INT1LVL_gm | PORT_INT0LVL_gm))) |
                 ; 0000 035C 	PORT_INT1LVL_OFF_gc | PORT_INT0LVL_OFF_gc;
0005eb 91e0 07e9 	LDS  R30,2025
0005ed 7fe0      	ANDI R30,LOW(0xF0)
0005ee 93e0 07e9 	STS  2025,R30
                 ; 0000 035D // Bit0 pin change interrupt 0: Off
                 ; 0000 035E // Bit1 pin change interrupt 0: Off
                 ; 0000 035F PORTR.INT0MASK=0x00;
0005f0 e0e0      	LDI  R30,LOW(0)
0005f1 93e0 07ea 	STS  2026,R30
                 ; 0000 0360 // Bit0 pin change interrupt 1: Off
                 ; 0000 0361 // Bit1 pin change interrupt 1: Off
                 ; 0000 0362 PORTR.INT1MASK=0x00;
0005f3 93e0 07eb 	STS  2027,R30
                 ; 0000 0363 }
0005f5 9508      	RET
                 ;
                 ;// Virtual Ports initialization
                 ;void vports_init(void)
                 ; 0000 0367 {
                 _vports_init:
                 ; 0000 0368 // PORTA mapped to VPORT0
                 ; 0000 0369 // PORTB mapped to VPORT1
                 ; 0000 036A PORTCFG.VPCTRLA=PORTCFG_VP1MAP_PORTB_gc | PORTCFG_VP0MAP_PORTA_gc;
0005f6 e1e0      	LDI  R30,LOW(16)
0005f7 93e0 00b2 	STS  178,R30
                 ; 0000 036B // PORTC mapped to VPORT2
                 ; 0000 036C // PORTD mapped to VPORT3
                 ; 0000 036D PORTCFG.VPCTRLB=PORTCFG_VP3MAP_PORTD_gc | PORTCFG_VP2MAP_PORTC_gc;
0005f9 e3e2      	LDI  R30,LOW(50)
0005fa 93e0 00b3 	STS  179,R30
                 ; 0000 036E }
0005fc 9508      	RET
                 ;
                 ;#if DelayType != NormalDelay
                 ;// Disable a Timer/Counter type 0
                 ;void tc0_disable(TC0_t *ptc)
                 ; 0000 0373 {
                 _tc0_disable:
                 ; 0000 0374 // Timer/Counter off
                 ; 0000 0375 ptc->CTRLA=(ptc->CTRLA & (~TC0_CLKSEL_gm)) | TC_CLKSEL_OFF_gc;
                 ;	*ptc -> Y+0
                 ; 0000 0376 // Issue a reset command
                 ; 0000 0377 ptc->CTRLFSET=TC_CMD_RESET_gc;
                 ; 0000 0378 }
                 ;#endif
                 ;
                 ;// Disable a Timer/Counter type 1
                 ;void tc1_disable(TC1_t *ptc)
                 ; 0000 037D {
                 _tc1_disable:
                 ; 0000 037E // Timer/Counter off
                 ; 0000 037F ptc->CTRLA=(ptc->CTRLA & (~TC1_CLKSEL_gm)) | TC_CLKSEL_OFF_gc;
                 ;	*ptc -> Y+0
                 _0x208000E:
0005fd 81a8      	LD   R26,Y
0005fe 81b9      	LDD  R27,Y+1
0005ff 91ec      	LD   R30,X
000600 7fe0      	ANDI R30,LOW(0xF0)
000601 93ec      	ST   X,R30
                 ; 0000 0380 // Issue a reset command
                 ; 0000 0381 ptc->CTRLFSET=TC_CMD_RESET_gc;
000602 9619      	ADIW R26,9
000603 e0ec      	LDI  R30,LOW(12)
000604 93ec      	ST   X,R30
                 ; 0000 0382 }
000605 9622      	ADIW R28,2
000606 9508      	RET
                 ;
                 ;#if DelayType != NormalDelay
                 ;// Timer/Counter TCC0 initialization
                 ;void tcc0_init(void)
                 ; 0000 0387 {
                 _tcc0_init:
                 ; 0000 0388 unsigned char s;
                 ; 0000 0389 unsigned char n;
                 ; 0000 038A 
                 ; 0000 038B // Note: the correct PORTC direction for the Compare Channels outputs
                 ; 0000 038C // is configured in the ports_init function
                 ; 0000 038D 
                 ; 0000 038E // Save interrupts enabled/disabled state
                 ; 0000 038F s=SREG;
000607 931a      	ST   -Y,R17
000608 930a      	ST   -Y,R16
                 ;	s -> R17
                 ;	n -> R16
000609 b71f      	IN   R17,63
                 ; 0000 0390 // Disable interrupts
                 ; 0000 0391 #asm("cli")
00060a 94f8      	cli
                 ; 0000 0392 
                 ; 0000 0393 // Disable and reset the timer/counter just to be sure
                 ; 0000 0394 tc0_disable(&TCC0);
00060b e0e0      	LDI  R30,LOW(2048)
00060c e0f8      	LDI  R31,HIGH(2048)
00060d 93fa      	ST   -Y,R31
00060e 93ea      	ST   -Y,R30
00060f dfed      	RCALL _tc0_disable
                 ; 0000 0395 // Clock source: Peripheral Clock/1
                 ; 0000 0396 TCC0.CTRLA=(TCC0.CTRLA & (~TC0_CLKSEL_gm)) | TC_CLKSEL_DIV1_gc;
000610 91e0 0800 	LDS  R30,2048
000612 7fe0      	ANDI R30,LOW(0xF0)
000613 60e1      	ORI  R30,1
000614 93e0 0800 	STS  2048,R30
                 ; 0000 0397 // Mode: Normal Operation, Overflow Int./Event on TOP
                 ; 0000 0398 // Compare/Capture on channel A: Off
                 ; 0000 0399 // Compare/Capture on channel B: Off
                 ; 0000 039A // Compare/Capture on channel C: Off
                 ; 0000 039B // Compare/Capture on channel D: Off
                 ; 0000 039C TCC0.CTRLB=(TCC0.CTRLB & (~(TC0_CCAEN_bm | TC0_CCBEN_bm | TC0_CCCEN_bm | TC0_CCDEN_bm | TC0_WGMODE_gm))) |
                 ; 0000 039D 	TC_WGMODE_NORMAL_gc;
000616 91e0 0801 	LDS  R30,2049
000618 70e8      	ANDI R30,LOW(0x8)
000619 93e0 0801 	STS  2049,R30
                 ; 0000 039E 
                 ; 0000 039F // Capture event source: None
                 ; 0000 03A0 // Capture event action: None
                 ; 0000 03A1 TCC0.CTRLD=(TCC0.CTRLD & (~(TC0_EVACT_gm | TC0_EVSEL_gm))) |
                 ; 0000 03A2 	TC_EVACT_OFF_gc | TC_EVSEL_OFF_gc;
00061b 91e0 0803 	LDS  R30,2051
00061d 71e0      	ANDI R30,LOW(0x10)
00061e 93e0 0803 	STS  2051,R30
                 ; 0000 03A3 
                 ; 0000 03A4 // Overflow interrupt: High Level
                 ; 0000 03A5 // Error interrupt: Disabled
                 ; 0000 03A6 TCC0.INTCTRLA=(TCC0.INTCTRLA & (~(TC0_ERRINTLVL_gm | TC0_OVFINTLVL_gm))) |
                 ; 0000 03A7 	TC_ERRINTLVL_OFF_gc | TC_OVFINTLVL_HI_gc;
000620 91e0 0806 	LDS  R30,2054
000622 7fe0      	ANDI R30,LOW(0xF0)
000623 60e3      	ORI  R30,LOW(0x3)
000624 93e0 0806 	STS  2054,R30
                 ; 0000 03A8 
                 ; 0000 03A9 // Compare/Capture channel A interrupt: Disabled
                 ; 0000 03AA // Compare/Capture channel B interrupt: Disabled
                 ; 0000 03AB // Compare/Capture channel C interrupt: Disabled
                 ; 0000 03AC // Compare/Capture channel D interrupt: Disabled
                 ; 0000 03AD TCC0.INTCTRLB=(TCC0.INTCTRLB & (~(TC0_CCDINTLVL_gm | TC0_CCCINTLVL_gm | TC0_CCBINTLVL_gm | TC0_CCAINTLVL_gm))) |
                 ; 0000 03AE 	TC_CCDINTLVL_OFF_gc | TC_CCCINTLVL_OFF_gc | TC_CCBINTLVL_OFF_gc | TC_CCAINTLVL_OFF_gc;
000626 91e0 0807 	LDS  R30,2055
000628 70e0      	ANDI R30,LOW(0x0)
000629 93e0 0807 	STS  2055,R30
                 ; 0000 03AF 
                 ; 0000 03B0 // High resolution extension: Off
                 ; 0000 03B1 HIRESC.CTRL&= ~HIRES_HREN0_bm;
00062b 91e0 0890 	LDS  R30,2192
00062d 7fee      	ANDI R30,0xFE
00062e 93e0 0890 	STS  2192,R30
                 ; 0000 03B2 
                 ; 0000 03B3 // Advanced Waveform Extension initialization
                 ; 0000 03B4 // Optimize for speed
                 ; 0000 03B5 #pragma optsize-
                 ; 0000 03B6 // Disable locking the AWEX configuration registers just to be sure
                 ; 0000 03B7 n=MCU.AWEXLOCK & (~MCU_AWEXCLOCK_bm);
000630 91e0 0099 	LDS  R30,153
000632 7fee      	ANDI R30,0xFE
000633 2f0e      	MOV  R16,R30
                 ; 0000 03B8 CCP=CCP_IOREG_gc;
000634 ede8      	LDI  R30,LOW(216)
000635 bfe4      	OUT  0x34,R30
                 ; 0000 03B9 MCU.AWEXLOCK=n;
000636 9300 0099 	STS  153,R16
                 ; 0000 03BA // Restore optimization for size if needed
                 ; 0000 03BB #pragma optsize_default
                 ; 0000 03BC 
                 ; 0000 03BD // Pattern generation: Off
                 ; 0000 03BE // Dead time insertion: Off
                 ; 0000 03BF AWEXC.CTRL&= ~(AWEX_PGM_bm | AWEX_CWCM_bm | AWEX_DTICCDEN_bm | AWEX_DTICCCEN_bm | AWEX_DTICCBEN_bm | AWEX_DTICCAEN_bm);
000638 91e0 0880 	LDS  R30,2176
00063a 7ce0      	ANDI R30,LOW(0xC0)
00063b 93e0 0880 	STS  2176,R30
                 ; 0000 03C0 
                 ; 0000 03C1 // Fault protection initialization
                 ; 0000 03C2 // Fault detection on OCD Break detection: On
                 ; 0000 03C3 // Fault detection restart mode: Latched Mode
                 ; 0000 03C4 // Fault detection action: None (Fault protection disabled)
                 ; 0000 03C5 AWEXC.FDCTRL=(AWEXC.FDCTRL & (~(AWEX_FDDBD_bm | AWEX_FDMODE_bm | AWEX_FDACT_gm))) |
                 ; 0000 03C6 	AWEX_FDACT_NONE_gc;
00063d 91e0 0883 	LDS  R30,2179
00063f 7ee8      	ANDI R30,LOW(0xE8)
000640 93e0 0883 	STS  2179,R30
                 ; 0000 03C7 // Fault detect events:
                 ; 0000 03C8 // Event channel 0: Off
                 ; 0000 03C9 // Event channel 1: Off
                 ; 0000 03CA // Event channel 2: Off
                 ; 0000 03CB // Event channel 3: Off
                 ; 0000 03CC // Event channel 4: Off
                 ; 0000 03CD // Event channel 5: Off
                 ; 0000 03CE // Event channel 6: Off
                 ; 0000 03CF // Event channel 7: Off
                 ; 0000 03D0 AWEXC.FDEVMASK=0b00000000;
000642 e0e0      	LDI  R30,LOW(0)
000643 93e0 0882 	STS  2178,R30
                 ; 0000 03D1 // Make sure the fault detect flag is cleared
                 ; 0000 03D2 AWEXC.STATUS|=AWEXC.STATUS & AWEX_FDF_bm;
000645 e8a4      	LDI  R26,LOW(2180)
000646 e0b8      	LDI  R27,HIGH(2180)
000647 2e0a      	MOV  R0,R26
000648 91ac      	LD   R26,X
000649 91e0 0884 	LDS  R30,2180
00064b 70e4      	ANDI R30,LOW(0x4)
00064c 2bea      	OR   R30,R26
00064d 2da0      	MOV  R26,R0
00064e 93ec      	ST   X,R30
                 ; 0000 03D3 
                 ; 0000 03D4 // Clear the interrupt flags
                 ; 0000 03D5 TCC0.INTFLAGS=TCC0.INTFLAGS;
00064f 91e0 080c 	LDS  R30,2060
000651 93e0 080c 	STS  2060,R30
                 ; 0000 03D6 // Set counter register
                 ; 0000 03D7 TCC0.CNT=0x0000;
000653 e0e0      	LDI  R30,LOW(0)
000654 e0f0      	LDI  R31,HIGH(0)
000655 93e0 0820 	STS  2080,R30
000657 93f0 0821 	STS  2080+1,R31
                 ; 0000 03D8 // Set period register
                 ; 0000 03D9 TCC0.PER=0x00DF;
000659 edef      	LDI  R30,LOW(223)
00065a e0f0      	LDI  R31,HIGH(223)
00065b 93e0 0826 	STS  2086,R30
00065d 93f0 0827 	STS  2086+1,R31
                 ; 0000 03DA // Set channel A Compare/Capture register
                 ; 0000 03DB TCC0.CCA=0x0000;
00065f e0e0      	LDI  R30,LOW(0)
000660 e0f0      	LDI  R31,HIGH(0)
000661 93e0 0828 	STS  2088,R30
000663 93f0 0829 	STS  2088+1,R31
                 ; 0000 03DC // Set channel B Compare/Capture register
                 ; 0000 03DD TCC0.CCB=0x0000;
000665 93e0 082a 	STS  2090,R30
000667 93f0 082b 	STS  2090+1,R31
                 ; 0000 03DE // Set channel C Compare/Capture register
                 ; 0000 03DF TCC0.CCC=0x0000;
000669 93e0 082c 	STS  2092,R30
00066b 93f0 082d 	STS  2092+1,R31
                 ; 0000 03E0 // Set channel D Compare/Capture register
                 ; 0000 03E1 TCC0.CCD=0x0000;
00066d 93e0 082e 	STS  2094,R30
00066f 93f0 082f 	STS  2094+1,R31
                 ; 0000 03E2 
                 ; 0000 03E3 // Restore interrupts enabled/disabled state
                 ; 0000 03E4 SREG=s;
000671 bf1f      	OUT  0x3F,R17
                 ; 0000 03E5 }
                 _0x208000D:
000672 9109      	LD   R16,Y+
000673 9119      	LD   R17,Y+
000674 9508      	RET
                 ;
                 ;// Timer/counter TCC0 Overflow/Underflow interrupt service routine
                 ;interrupt [TCC0_OVF_vect] void tcc0_overflow_isr(void)
                 ; 0000 03E9 {
                 _tcc0_overflow_isr:
000675 920a      	ST   -Y,R0
000676 921a      	ST   -Y,R1
000677 92fa      	ST   -Y,R15
000678 936a      	ST   -Y,R22
000679 937a      	ST   -Y,R23
00067a 938a      	ST   -Y,R24
00067b 939a      	ST   -Y,R25
00067c 93aa      	ST   -Y,R26
00067d 93ba      	ST   -Y,R27
00067e 93ea      	ST   -Y,R30
00067f 93fa      	ST   -Y,R31
000680 b7ef      	IN   R30,SREG
000681 93ea      	ST   -Y,R30
                 ; 0000 03EA // write your code here
                 ; 0000 03EB     glcd_timer_isr();
000682 d3c0      	RCALL _glcd_timer_isr
                 ; 0000 03EC }
000683 91e9      	LD   R30,Y+
000684 bfef      	OUT  SREG,R30
000685 91f9      	LD   R31,Y+
000686 91e9      	LD   R30,Y+
000687 91b9      	LD   R27,Y+
000688 91a9      	LD   R26,Y+
000689 9199      	LD   R25,Y+
00068a 9189      	LD   R24,Y+
00068b 9179      	LD   R23,Y+
00068c 9169      	LD   R22,Y+
00068d 90f9      	LD   R15,Y+
00068e 9019      	LD   R1,Y+
00068f 9009      	LD   R0,Y+
000690 9518      	RETI
                 ;#endif
                 ;
                 ;// Timer/Counter TCC1 initialization
                 ;void tcc1_init(void)
                 ; 0000 03F1 {
                 _tcc1_init:
                 ; 0000 03F2 unsigned char s;
                 ; 0000 03F3 
                 ; 0000 03F4 // Note: the correct PORTC direction for the Compare Channels outputs
                 ; 0000 03F5 // is configured in the ports_init function
                 ; 0000 03F6 
                 ; 0000 03F7 // Save interrupts enabled/disabled state
                 ; 0000 03F8 s=SREG;
000691 931a      	ST   -Y,R17
                 ;	s -> R17
000692 b71f      	IN   R17,63
                 ; 0000 03F9 // Disable interrupts
                 ; 0000 03FA #asm("cli")
000693 94f8      	cli
                 ; 0000 03FB 
                 ; 0000 03FC // Disable and reset the timer/counter just to be sure
                 ; 0000 03FD tc1_disable(&TCC1);
000694 e4e0      	LDI  R30,LOW(2112)
000695 e0f8      	LDI  R31,HIGH(2112)
000696 93fa      	ST   -Y,R31
000697 93ea      	ST   -Y,R30
000698 df64      	RCALL _tc1_disable
                 ; 0000 03FE // Clock source: Peripheral Clock/1
                 ; 0000 03FF TCC1.CTRLA=(TCC1.CTRLA & (~TC1_CLKSEL_gm)) | TC_CLKSEL_DIV1_gc;
000699 91e0 0840 	LDS  R30,2112
00069b 7fe0      	ANDI R30,LOW(0xF0)
00069c 60e1      	ORI  R30,1
00069d 93e0 0840 	STS  2112,R30
                 ; 0000 0400 // Mode: Normal Operation, Overflow Int./Event on TOP
                 ; 0000 0401 // Compare/Capture on channel A: Off
                 ; 0000 0402 // Compare/Capture on channel B: Off
                 ; 0000 0403 TCC1.CTRLB=(TCC1.CTRLB & (~(TC1_CCAEN_bm | TC1_CCBEN_bm | TC1_WGMODE_gm))) |
                 ; 0000 0404 	TC_WGMODE_NORMAL_gc;
00069f 91e0 0841 	LDS  R30,2113
0006a1 7ce8      	ANDI R30,LOW(0xC8)
0006a2 93e0 0841 	STS  2113,R30
                 ; 0000 0405 
                 ; 0000 0406 // Capture event source: None
                 ; 0000 0407 // Capture event action: None
                 ; 0000 0408 TCC1.CTRLD=(TCC1.CTRLD & (~(TC1_EVACT_gm | TC1_EVSEL_gm))) |
                 ; 0000 0409 	TC_EVACT_OFF_gc | TC_EVSEL_OFF_gc;
0006a4 91e0 0843 	LDS  R30,2115
0006a6 71e0      	ANDI R30,LOW(0x10)
0006a7 93e0 0843 	STS  2115,R30
                 ; 0000 040A 
                 ; 0000 040B // Overflow interrupt: Medium Level
                 ; 0000 040C // Error interrupt: Disabled
                 ; 0000 040D TCC1.INTCTRLA=(TCC1.INTCTRLA & (~(TC1_ERRINTLVL_gm | TC1_OVFINTLVL_gm))) |
                 ; 0000 040E 	TC_ERRINTLVL_OFF_gc | TC_OVFINTLVL_MED_gc;
0006a9 91e0 0846 	LDS  R30,2118
0006ab 7fe0      	ANDI R30,LOW(0xF0)
0006ac 60e2      	ORI  R30,2
0006ad 93e0 0846 	STS  2118,R30
                 ; 0000 040F 
                 ; 0000 0410 // Compare/Capture channel A interrupt: Disabled
                 ; 0000 0411 // Compare/Capture channel B interrupt: Disabled
                 ; 0000 0412 TCC1.INTCTRLB=(TCC1.INTCTRLB & (~(TC1_CCBINTLVL_gm | TC1_CCAINTLVL_gm))) |
                 ; 0000 0413 	TC_CCBINTLVL_OFF_gc | TC_CCAINTLVL_OFF_gc;
0006af 91e0 0847 	LDS  R30,2119
0006b1 7fe0      	ANDI R30,LOW(0xF0)
0006b2 93e0 0847 	STS  2119,R30
                 ; 0000 0414 
                 ; 0000 0415 // High resolution extension: Off
                 ; 0000 0416 HIRESC.CTRL&= ~HIRES_HREN1_bm;
0006b4 91e0 0890 	LDS  R30,2192
0006b6 7fed      	ANDI R30,0xFD
0006b7 93e0 0890 	STS  2192,R30
                 ; 0000 0417 
                 ; 0000 0418 // Clear the interrupt flags
                 ; 0000 0419 TCC1.INTFLAGS=TCC1.INTFLAGS;
0006b9 91e0 084c 	LDS  R30,2124
0006bb 93e0 084c 	STS  2124,R30
                 ; 0000 041A // Set counter register
                 ; 0000 041B TCC1.CNT=0x0000;
0006bd e0e0      	LDI  R30,LOW(0)
0006be e0f0      	LDI  R31,HIGH(0)
0006bf 93e0 0860 	STS  2144,R30
0006c1 93f0 0861 	STS  2144+1,R31
                 ; 0000 041C // Set period register
                 ; 0000 041D TCC1.PER=0xFFFF;
0006c3 efef      	LDI  R30,LOW(65535)
0006c4 efff      	LDI  R31,HIGH(65535)
0006c5 93e0 0866 	STS  2150,R30
0006c7 93f0 0867 	STS  2150+1,R31
                 ; 0000 041E // Set channel A Compare/Capture register
                 ; 0000 041F TCC1.CCA=0x0000;
0006c9 e0e0      	LDI  R30,LOW(0)
0006ca e0f0      	LDI  R31,HIGH(0)
0006cb 93e0 0868 	STS  2152,R30
0006cd 93f0 0869 	STS  2152+1,R31
                 ; 0000 0420 // Set channel B Compare/Capture register
                 ; 0000 0421 TCC1.CCB=0x0000;
0006cf 93e0 086a 	STS  2154,R30
0006d1 93f0 086b 	STS  2154+1,R31
                 ; 0000 0422 
                 ; 0000 0423 // Restore interrupts enabled/disabled state
                 ; 0000 0424 SREG=s;
0006d3 bf1f      	OUT  0x3F,R17
                 ; 0000 0425 }
0006d4 9119      	LD   R17,Y+
0006d5 9508      	RET
                 ;
                 ;unsigned int  InterruptCounter = 0;
                 ;
                 ;// Timer/counter TCC1 Overflow/Underflow interrupt service routine
                 ;interrupt [TCC1_OVF_vect] void tcc1_overflow_isr(void)
                 ; 0000 042B {
                 _tcc1_overflow_isr:
0006d6 93ea      	ST   -Y,R30
0006d7 93fa      	ST   -Y,R31
0006d8 b7ef      	IN   R30,SREG
0006d9 93ea      	ST   -Y,R30
                 ; 0000 042C // write your code here
                 ; 0000 042D     InterruptCounter++;
0006da 01f1      	MOVW R30,R2
0006db 9631      	ADIW R30,1
0006dc 011f      	MOVW R2,R30
                 ; 0000 042E }
0006dd 91e9      	LD   R30,Y+
0006de bfef      	OUT  SREG,R30
0006df 91f9      	LD   R31,Y+
0006e0 91e9      	LD   R30,Y+
0006e1 9518      	RETI
                 ;
                 ;/*****************************************************************************************
                 ;********************************* GLCD FUNCTIONS *****************************************
                 ;*****************************************************************************************/
                 ;
                 ;#if DelayType == TimerDelay
                 ;
                 ;unsigned int CTRLA_value = 0x01;
                 ;
                 ;inline void timer_stop (void)
                 ;{
                 ;  TCC0.CNT = 0x0000;
                 ;  TCC0.CTRLA = 0x00;
                 ;}
                 ;
                 ;inline void timer_start (void)
                 ;{
                 ;  TCC0.CTRLA = CTRLA_value;
                 ;}
                 ;
                 ;inline void set_7us (void)
                 ;{
                 ;  CTRLA_value = 0x01;
                 ;  TCC0.PER=0x00DF;
                 ;}
                 ;
                 ;inline void set_10ms (void)
                 ;{
                 ;  CTRLA_value = 0x04;
                 ;  TCC0.PER=0x9C3F;
                 ;}
                 ;
                 ;#endif
                 ;
                 ;// ------------------------------------------------------
                 ;// GLCD Picture name: picture1.bmp
                 ;// GLCD Model: KS0108 128x64
                 ;// ------------------------------------------------------
                 ;
                 ;flash unsigned char  picture[1024] = {
                 ;   0,  0,  0,  0,  0,  0,  0,  0,  0,  0,192,248,255,255,255,255,
                 ; 255,255,248,192,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,
                 ;   0,  0,  0,  0,  0,  0,  0,128,192,224,240,248,252,254,127, 63,
                 ;  31,143,143,223,255,255,254,252,248,240,224,224,224,224,224,192,
                 ; 192,192,192,224,224,240,240,240,248,248,248,248,248,248,248,240,
                 ; 240,240,248,252,254,254,254,252,248,248,248,248,248,248,248,240,
                 ; 240,240,224,192,192,128,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,
                 ;   0,  0,  0,  0,192,248,252,254,254,252,248,192,  0,  0,  0,  0,
                 ; 240,240,248,248,248,252,252,252,254,190,191,191, 31, 31,  3,  3,
                 ;  31, 31,191,191,190,254,252,252,252,248,248,248,248,252,252,254,
                 ;  62, 62, 31, 31, 31, 31, 31, 31, 31, 31, 31, 31, 63,127,254,255,
                 ; 255,255,255,255,255,255,127, 63, 31, 15,  7,  3,  3,  3, 15, 31,
                 ;  31, 31, 31, 15, 15,  3,  1,  1,  0, 28, 62,127,255,255,255,255,
                 ; 255,239,207,143, 15,  7,  1,129,193,227,247,255,255,255,255,127,
                 ;  63, 31,  7, 15, 63,127,127,126,124,252,248,248,240,252,254,190,
                 ;  62,127,127,127,255,255,255,255,247,255,255,255,127,127,127, 62,
                 ;   1,  1,  3,  3,  3,  7,  7,  7, 15, 15,127,255,255,255,248,248,
                 ; 254,255,255,255,255,255,247,255,255,255,255,255,  3,  1,  1,  0,
                 ;   0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  1,
                 ;   1,  3,  3,  1,  1,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,
                 ;   0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  1,  3,
                 ;   7, 15, 15, 31, 63, 63, 63, 31, 15, 15,  7,  3,  1,  0,  0,  0,
                 ;   0,  0,  0,  0,  0,  0,  0,  0,  0,128,193,227,255,255,255,255,
                 ; 254,  0,  0,  0,  1, 15, 31, 63, 63, 63, 15,  1,  0,  0,  0,  0,
                 ;   0,  0,  0,  0,192,224,240,240,224,192,  0,  3, 31,127,255,255,
                 ; 255,255,231,195,129,129,  1,  1,  1,  1,  1,  1,  0,  0,  0,  0,
                 ;   0,128,225,255,159,129,193,127, 30,  0,112,248,156,148,148,220,
                 ;  88,  0,128,129,241,255,143,128,  0,  0,224,240,148,148,244,252,
                 ; 152,  0,  4, 28,252,196, 96, 60, 12,  4,  0,  0,  0,  0,  0,  0,
                 ;   0,128,225,255,159, 17, 49,249,207,134,  0,  0,240,224,224,224,
                 ; 192,128,128,  0,  0,  0,  0,128,199,207,207,143,135,247,255,255,
                 ; 255,255,252,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,
                 ;  62, 62, 62,127,255,255,255,255,255,255,127, 62, 62, 62,252,241,
                 ; 251,255,255,255,255, 31, 31, 31, 31, 31, 31, 12,  0,  0,  0,  0,
                 ;   0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,
                 ;   0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,
                 ;   0,  2,  2,  2,  3,  2,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,
                 ;   0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  3,  3,  7,  7,
                 ;  31,255,255,255,252,248,248,255,255,255,255,255,255,255,127, 63,
                 ; 127,255,255,252,248,240,240,240,224,224,224,192,  0,  0,  0,  0,
                 ;   0,  0,  0,  0,  1,  3,  7,  7, 55,121,252,252,252,254,255,255,
                 ; 255,255,255,255,255,255,254,252,124,252,248,248,248,248,252,252,
                 ; 252,252,184,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,
                 ;   0,192,224,224,224,192,128,  0,  0,  0,  0,  0,  0,  0,  0,  0,
                 ; 192,224,224,224,192,  0,  0,  0,  0,  0,  0,  0,  0,128,224,248,
                 ; 252,252,252,248,224,224,224,224,224,224,224,240,240,240,248,252,
                 ; 254,255,255,255,255,255,255,255,127, 15,127,255,255,255,255,254,
                 ; 255,255,255,223,143,135,  7,  7,  7,  3,  3,  1,  0,  0,  0,  0,
                 ;   0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  1, 31,127,
                 ; 127,127, 63, 31,  1,  0,  0,  0,  0,128,192,249,255,255,255,255,
                 ; 255,223,223,223,223,223,223,255,255,255,255,255, 31, 31, 31, 31,
                 ;  31, 15, 15, 15, 15, 31, 31, 63,126,254,252,252,252,248,248,254,
                 ; 255,255,255,255,255,254,248,248,252,252,254,254,127, 31, 31, 15,
                 ;   7,131,129,131,131,131,195,195,251,255,255,255,255,255,255,255,
                 ; 255,255,255,255,255,249,249,240,224,  0,224,240,249,255,255,255,
                 ; 127,127, 63, 63, 31, 31, 15,  6,  0,  0,  0,  0,  0,  0,  0,  0,
                 ;   0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,
                 ;   0,  0,  0,  0, 60,126,254,254,255,255,255,255,127,127, 63, 63,
                 ;  63, 31, 31,  7,  7,  7,  7,  7,  7,  3,  3,  1,  0,  0,  0,  0,
                 ;   0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,225,255,255,255,255,
                 ; 255,127, 62,127,255,255,255,255,255,225,  1,  0,  0,  0,  0,  6,
                 ;  15, 31, 31, 31, 31, 63, 63, 63,255,255,255,249,255,255,255,127,
                 ;  63, 63, 31, 31, 31, 31,255,255,255,255,255,255,255, 31,  0,  0,
                 ;   0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0
                 ;};
                 ;
                 ;void main(void)
                 ; 0000 049A {
                 _main:
                 ; 0000 049B // Declare your local variables here
                 ; 0000 049C unsigned char n;
                 ; 0000 049D unsigned char str[22];
                 ; 0000 049E 
                 ; 0000 049F // Interrupt system initialization
                 ; 0000 04A0 // Optimize for speed
                 ; 0000 04A1 #pragma optsize-
                 ; 0000 04A2 // Make sure the interrupts are disabled
                 ; 0000 04A3 #asm("cli")
0006e2 9766      	SBIW R28,22
                 ;	n -> R17
                 ;	str -> Y+0
0006e3 94f8      	cli
                 ; 0000 04A4 // Low level interrupt: Off
                 ; 0000 04A5 // Round-robin scheduling for low level interrupt: Off
                 ; 0000 04A6 // Medium level interrupt: On
                 ; 0000 04A7 // High level interrupt: On
                 ; 0000 04A8 // The interrupt vectors will be placed at the start of the Application FLASH section
                 ; 0000 04A9 n=(PMIC.CTRL & (~(PMIC_RREN_bm | PMIC_IVSEL_bm | PMIC_HILVLEN_bm | PMIC_MEDLVLEN_bm | PMIC_LOLVLEN_bm))) |
                 ; 0000 04AA 	PMIC_MEDLVLEN_bm | PMIC_HILVLEN_bm;
0006e4 91e0 00a2 	LDS  R30,162
0006e6 73e8      	ANDI R30,LOW(0x38)
0006e7 60e6      	ORI  R30,LOW(0x6)
0006e8 2f1e      	MOV  R17,R30
                 ; 0000 04AB CCP=CCP_IOREG_gc;
0006e9 ede8      	LDI  R30,LOW(216)
0006ea bfe4      	OUT  0x34,R30
                 ; 0000 04AC PMIC.CTRL=n;
0006eb 9310 00a2 	STS  162,R17
                 ; 0000 04AD // Set the default priority for round-robin scheduling
                 ; 0000 04AE PMIC.INTPRI=0x00;
0006ed e0e0      	LDI  R30,LOW(0)
0006ee 93e0 00a1 	STS  161,R30
                 ; 0000 04AF // Restore optimization for size if needed
                 ; 0000 04B0 #pragma optsize_default
                 ; 0000 04B1 
                 ; 0000 04B2 // System clocks initialization
                 ; 0000 04B3 system_clocks_init();
0006f0 dd86      	RCALL _system_clocks_init
                 ; 0000 04B4 
                 ; 0000 04B5 // Ports initialization
                 ; 0000 04B6 ports_init();
0006f1 ddcc      	RCALL _ports_init
                 ; 0000 04B7 
                 ; 0000 04B8 // Virtual Ports initialization
                 ; 0000 04B9 vports_init();
0006f2 df03      	RCALL _vports_init
                 ; 0000 04BA 
                 ; 0000 04BB #if ((DelayType == TimerDelay) || (DelayType == TimerDelay1V1))
                 ; 0000 04BC // Timer/Counter TCC0 initialization
                 ; 0000 04BD tcc0_init();
0006f3 df13      	RCALL _tcc0_init
                 ; 0000 04BE #endif
                 ; 0000 04BF #if DelayType == TimerDelay
                 ; 0000 04C0 timer_interrupt_enable = (void (*)())(timer_start);
                 ; 0000 04C1 timer_interrupt_disable = (void (*)())(timer_stop);
                 ; 0000 04C2 set_delay_7us = (void (*)())(set_7us);
                 ; 0000 04C3 set_delay_10ms = (void (*)())(set_10ms);
                 ; 0000 04C4 #endif
                 ; 0000 04C5 
                 ; 0000 04C6 // Timer/Counter TCC1 initialization
                 ; 0000 04C7 tcc1_init();
0006f4 df9c      	RCALL _tcc1_init
                 ; 0000 04C8 
                 ; 0000 04C9 // Globaly enable interrupts
                 ; 0000 04CA #asm("sei")
0006f5 9478      	sei
                 ; 0000 04CB delay_ms(500);
0006f6 efe4      	LDI  R30,LOW(500)
0006f7 e0f1      	LDI  R31,HIGH(500)
0006f8 93fa      	ST   -Y,R31
0006f9 93ea      	ST   -Y,R30
0006fa 940e 0dbc 	CALL _delay_ms
                 ; 0000 04CC glcd_define(&(PORTE.OUT), &(PORTD.OUT), 1, &(PORTD.OUT), 4, &(PORTD.OUT), 5, &(PORTF.OUT), 1, &(PORTF.OUT), 2, &(PORTF.OUT), 3);
0006fc e8e4      	LDI  R30,LOW(1668)
0006fd e0f6      	LDI  R31,HIGH(1668)
0006fe 93fa      	ST   -Y,R31
0006ff 93ea      	ST   -Y,R30
000700 e6e4      	LDI  R30,LOW(1636)
000701 e0f6      	LDI  R31,HIGH(1636)
000702 93fa      	ST   -Y,R31
000703 93ea      	ST   -Y,R30
000704 e0e1      	LDI  R30,LOW(1)
000705 93ea      	ST   -Y,R30
000706 e6e4      	LDI  R30,LOW(1636)
000707 e0f6      	LDI  R31,HIGH(1636)
000708 93fa      	ST   -Y,R31
000709 93ea      	ST   -Y,R30
00070a e0e4      	LDI  R30,LOW(4)
00070b 93ea      	ST   -Y,R30
00070c e6e4      	LDI  R30,LOW(1636)
00070d e0f6      	LDI  R31,HIGH(1636)
00070e 93fa      	ST   -Y,R31
00070f 93ea      	ST   -Y,R30
000710 e0e5      	LDI  R30,LOW(5)
000711 93ea      	ST   -Y,R30
000712 eae4      	LDI  R30,LOW(1700)
000713 e0f6      	LDI  R31,HIGH(1700)
000714 93fa      	ST   -Y,R31
000715 93ea      	ST   -Y,R30
000716 e0e1      	LDI  R30,LOW(1)
000717 93ea      	ST   -Y,R30
000718 eae4      	LDI  R30,LOW(1700)
000719 e0f6      	LDI  R31,HIGH(1700)
00071a 93fa      	ST   -Y,R31
00071b 93ea      	ST   -Y,R30
00071c e0e2      	LDI  R30,LOW(2)
00071d 93ea      	ST   -Y,R30
00071e eae4      	LDI  R30,LOW(1700)
00071f e0f6      	LDI  R31,HIGH(1700)
000720 93fa      	ST   -Y,R31
000721 93ea      	ST   -Y,R30
000722 e0e3      	LDI  R30,LOW(3)
000723 93ea      	ST   -Y,R30
000724 d25d      	RCALL _glcd_define
                 ; 0000 04CD glcd_init();
000725 d435      	RCALL _glcd_init
                 ; 0000 04CE #if DelayType != NormalDelay
                 ; 0000 04CF while (glcd_status());
                 _0x9:
000726 d316      	RCALL _glcd_status
000727 30e0      	CPI  R30,0
000728 f7e9      	BRNE _0x9
                 ; 0000 04D0 #endif
                 ; 0000 04D1 TCC1.CNT = 0;
000729 e0e0      	LDI  R30,LOW(0)
00072a e0f0      	LDI  R31,HIGH(0)
00072b 93e0 0860 	STS  2144,R30
00072d 93f0 0861 	STS  2144+1,R31
                 ; 0000 04D2 InterruptCounter = 0;
00072f 2422      	CLR  R2
000730 2433      	CLR  R3
                 ; 0000 04D3 glcd_putbmp(picture);
000731 efe4      	LDI  R30,LOW(_picture*2)
000732 e0f1      	LDI  R31,HIGH(_picture*2)
000733 93fa      	ST   -Y,R31
000734 93ea      	ST   -Y,R30
000735 d661      	RCALL _glcd_putbmp
                 ; 0000 04D4 delay_ms(1000);
000736 eee8      	LDI  R30,LOW(1000)
000737 e0f3      	LDI  R31,HIGH(1000)
000738 93fa      	ST   -Y,R31
000739 93ea      	ST   -Y,R30
00073a 940e 0dbc 	CALL _delay_ms
                 ; 0000 04D5 /*#if DelayType == TimerDelay
                 ; 0000 04D6 while (glcd_status());
                 ; 0000 04D7 #endif*/
                 ; 0000 04D8 TCC1.CTRLA = 0x00;
00073c e0e0      	LDI  R30,LOW(0)
00073d 93e0 0840 	STS  2112,R30
                 ; 0000 04D9 sprintf(str,"0x%04X%04X",InterruptCounter,TCC1.CNT);
00073f 01fe      	MOVW R30,R28
000740 93fa      	ST   -Y,R31
000741 93ea      	ST   -Y,R30
                +
000742 e2e8     +LDI R30 , LOW ( 2 * _0x0 + ( 0 ) )
000743 e0f8     +LDI R31 , HIGH ( 2 * _0x0 + ( 0 ) )
                 	__POINTW1FN _0x0,0
000744 93fa      	ST   -Y,R31
000745 93ea      	ST   -Y,R30
000746 01f1      	MOVW R30,R2
000747 2766      	CLR  R22
000748 2777      	CLR  R23
000749 940e 0e0b 	CALL __PUTPARD1
00074b 91e0 0860 	LDS  R30,2144
00074d 91f0 0861 	LDS  R31,2144+1
00074f 2766      	CLR  R22
000750 2777      	CLR  R23
000751 940e 0e0b 	CALL __PUTPARD1
000753 e088      	LDI  R24,8
000754 d1d3      	RCALL _sprintf
000755 962c      	ADIW R28,12
                 ; 0000 04DA glcd_clear();
000756 d5e0      	RCALL _glcd_clear
                 ; 0000 04DB #if DelayType != NormalDelay
                 ; 0000 04DC while(glcd_status());
                 _0xC:
000757 d2e5      	RCALL _glcd_status
000758 30e0      	CPI  R30,0
000759 f7e9      	BRNE _0xC
                 ; 0000 04DD #endif
                 ; 0000 04DE glcd_puts_center(0,str);
00075a e0e0      	LDI  R30,LOW(0)
00075b 93ea      	ST   -Y,R30
00075c 01fe      	MOVW R30,R28
00075d 9631      	ADIW R30,1
00075e 93fa      	ST   -Y,R31
00075f 93ea      	ST   -Y,R30
000760 d578      	RCALL _glcd_puts_center
                 ; 0000 04DF #if DelayType != NormalDelay
                 ; 0000 04E0 while(glcd_status());
                 _0xF:
000761 d2db      	RCALL _glcd_status
000762 30e0      	CPI  R30,0
000763 f7e9      	BRNE _0xF
                 ; 0000 04E1 #endif
                 ; 0000 04E2 while (1)
                 _0x12:
                 ; 0000 04E3       {
                 ; 0000 04E4       // Place your code here
                 ; 0000 04E5 
                 ; 0000 04E6       }
000764 cfff      	RJMP _0x12
                 ; 0000 04E7 }
                 _0x15:
000765 cfff      	RJMP _0x15
                 
                 	.CSEG
                 _put_buff_G100:
000766 931a      	ST   -Y,R17
000767 930a      	ST   -Y,R16
000768 81aa      	LDD  R26,Y+2
000769 81bb      	LDD  R27,Y+2+1
00076a 9612      	ADIW R26,2
00076b 940e 0e03 	CALL __GETW1P
00076d 9730      	SBIW R30,0
00076e f159      	BREQ _0x2000016
00076f 81aa      	LDD  R26,Y+2
000770 81bb      	LDD  R27,Y+2+1
000771 9614      	ADIW R26,4
000772 940e 0e03 	CALL __GETW1P
000774 018f      	MOVW R16,R30
000775 9730      	SBIW R30,0
000776 f061      	BREQ _0x2000018
                +
000777 3002     +CPI R16 , LOW ( 2 )
000778 e0e0     +LDI R30 , HIGH ( 2 )
000779 071e     +CPC R17 , R30
                 	__CPWRN 16,17,2
00077a f0f0      	BRLO _0x2000019
00077b 01f8      	MOVW R30,R16
00077c 9731      	SBIW R30,1
00077d 018f      	MOVW R16,R30
                +
00077e 81aa     +LDD R26 , Y + 2
00077f 81bb     +LDD R27 , Y + 2 + 1
000780 9614     +ADIW R26 , 4
000781 93ed     +ST X + , R30
000782 93fc     +ST X , R31
                 	__PUTW1SNS 2,4
                 _0x2000018:
000783 81aa      	LDD  R26,Y+2
000784 81bb      	LDD  R27,Y+2+1
000785 9612      	ADIW R26,2
000786 940e 0e03 	CALL __GETW1P
000788 9631      	ADIW R30,1
000789 93ed      	ST   X+,R30
00078a 93fc      	ST   X,R31
00078b 9731      	SBIW R30,1
00078c 81ac      	LDD  R26,Y+4
00078d 83a0      	STD  Z+0,R26
00078e 81aa      	LDD  R26,Y+2
00078f 81bb      	LDD  R27,Y+2+1
000790 940e 0e03 	CALL __GETW1P
000792 23ff      	TST  R31
000793 f02a      	BRMI _0x200001A
000794 940e 0e03 	CALL __GETW1P
000796 9631      	ADIW R30,1
000797 93ed      	ST   X+,R30
000798 93fc      	ST   X,R31
                 _0x200001A:
                 _0x2000019:
000799 c006      	RJMP _0x200001B
                 _0x2000016:
00079a 81aa      	LDD  R26,Y+2
00079b 81bb      	LDD  R27,Y+2+1
00079c efef      	LDI  R30,LOW(65535)
00079d efff      	LDI  R31,HIGH(65535)
00079e 93ed      	ST   X+,R30
00079f 93fc      	ST   X,R31
                 _0x200001B:
0007a0 8119      	LDD  R17,Y+1
0007a1 8108      	LDD  R16,Y+0
0007a2 9625      	ADIW R28,5
0007a3 9508      	RET
                 __print_G100:
0007a4 9726      	SBIW R28,6
0007a5 940e 0e10 	CALL __SAVELOCR6
0007a7 e010      	LDI  R17,0
0007a8 85ac      	LDD  R26,Y+12
0007a9 85bd      	LDD  R27,Y+12+1
0007aa e0e0      	LDI  R30,LOW(0)
0007ab e0f0      	LDI  R31,HIGH(0)
0007ac 93ed      	ST   X+,R30
0007ad 93fc      	ST   X,R31
                 _0x200001C:
0007ae 89ea      	LDD  R30,Y+18
0007af 89fb      	LDD  R31,Y+18+1
0007b0 9631      	ADIW R30,1
0007b1 8bea      	STD  Y+18,R30
0007b2 8bfb      	STD  Y+18+1,R31
0007b3 9731      	SBIW R30,1
0007b4 91e4      	LPM  R30,Z
0007b5 2f2e      	MOV  R18,R30
0007b6 30e0      	CPI  R30,0
0007b7 f411      	BRNE PC+3
0007b8 940c 0921 	JMP _0x200001E
0007ba 2fe1      	MOV  R30,R17
0007bb 30e0      	CPI  R30,0
0007bc f469      	BRNE _0x2000022
0007bd 3225      	CPI  R18,37
0007be f411      	BRNE _0x2000023
0007bf e011      	LDI  R17,LOW(1)
0007c0 c008      	RJMP _0x2000024
                 _0x2000023:
0007c1 932a      	ST   -Y,R18
0007c2 85ed      	LDD  R30,Y+13
0007c3 85fe      	LDD  R31,Y+13+1
0007c4 93fa      	ST   -Y,R31
0007c5 93ea      	ST   -Y,R30
0007c6 89e9      	LDD  R30,Y+17
0007c7 89fa      	LDD  R31,Y+17+1
0007c8 9509      	ICALL
                 _0x2000024:
0007c9 c156      	RJMP _0x2000021
                 _0x2000022:
0007ca 30e1      	CPI  R30,LOW(0x1)
0007cb f4d9      	BRNE _0x2000025
0007cc 3225      	CPI  R18,37
0007cd f449      	BRNE _0x2000026
0007ce 932a      	ST   -Y,R18
0007cf 85ed      	LDD  R30,Y+13
0007d0 85fe      	LDD  R31,Y+13+1
0007d1 93fa      	ST   -Y,R31
0007d2 93ea      	ST   -Y,R30
0007d3 89e9      	LDD  R30,Y+17
0007d4 89fa      	LDD  R31,Y+17+1
0007d5 9509      	ICALL
0007d6 c148      	RJMP _0x20000CF
                 _0x2000026:
0007d7 e012      	LDI  R17,LOW(2)
0007d8 e040      	LDI  R20,LOW(0)
0007d9 e000      	LDI  R16,LOW(0)
0007da 322d      	CPI  R18,45
0007db f411      	BRNE _0x2000027
0007dc e001      	LDI  R16,LOW(1)
0007dd c142      	RJMP _0x2000021
                 _0x2000027:
0007de 322b      	CPI  R18,43
0007df f411      	BRNE _0x2000028
0007e0 e24b      	LDI  R20,LOW(43)
0007e1 c13e      	RJMP _0x2000021
                 _0x2000028:
0007e2 3220      	CPI  R18,32
0007e3 f411      	BRNE _0x2000029
0007e4 e240      	LDI  R20,LOW(32)
0007e5 c13a      	RJMP _0x2000021
                 _0x2000029:
0007e6 c002      	RJMP _0x200002A
                 _0x2000025:
0007e7 30e2      	CPI  R30,LOW(0x2)
0007e8 f439      	BRNE _0x200002B
                 _0x200002A:
0007e9 e050      	LDI  R21,LOW(0)
0007ea e013      	LDI  R17,LOW(3)
0007eb 3320      	CPI  R18,48
0007ec f411      	BRNE _0x200002C
0007ed 6800      	ORI  R16,LOW(128)
0007ee c131      	RJMP _0x2000021
                 _0x200002C:
0007ef c004      	RJMP _0x200002D
                 _0x200002B:
0007f0 30e3      	CPI  R30,LOW(0x3)
0007f1 f011      	BREQ PC+3
0007f2 940c 0920 	JMP _0x2000021
                 _0x200002D:
0007f4 3320      	CPI  R18,48
0007f5 f010      	BRLO _0x2000030
0007f6 332a      	CPI  R18,58
0007f7 f008      	BRLO _0x2000031
                 _0x2000030:
0007f8 c007      	RJMP _0x200002F
                 _0x2000031:
0007f9 e0aa      	LDI  R26,LOW(10)
0007fa 9f5a      	MUL  R21,R26
0007fb 2d50      	MOV  R21,R0
0007fc 2fe2      	MOV  R30,R18
0007fd 53e0      	SUBI R30,LOW(48)
0007fe 0f5e      	ADD  R21,R30
0007ff c120      	RJMP _0x2000021
                 _0x200002F:
000800 2fe2      	MOV  R30,R18
000801 36e3      	CPI  R30,LOW(0x63)
000802 f479      	BRNE _0x2000035
000803 89e8      	LDD  R30,Y+16
000804 89f9      	LDD  R31,Y+16+1
000805 9734      	SBIW R30,4
000806 8be8      	STD  Y+16,R30
000807 8bf9      	STD  Y+16+1,R31
000808 81a4      	LDD  R26,Z+4
000809 93aa      	ST   -Y,R26
00080a 85ed      	LDD  R30,Y+13
00080b 85fe      	LDD  R31,Y+13+1
00080c 93fa      	ST   -Y,R31
00080d 93ea      	ST   -Y,R30
00080e 89e9      	LDD  R30,Y+17
00080f 89fa      	LDD  R31,Y+17+1
000810 9509      	ICALL
000811 c10d      	RJMP _0x2000036
                 _0x2000035:
000812 37e3      	CPI  R30,LOW(0x73)
000813 f491      	BRNE _0x2000038
000814 89e8      	LDD  R30,Y+16
000815 89f9      	LDD  R31,Y+16+1
000816 9734      	SBIW R30,4
000817 8be8      	STD  Y+16,R30
000818 8bf9      	STD  Y+16+1,R31
000819 89a8      	LDD  R26,Y+16
00081a 89b9      	LDD  R27,Y+16+1
00081b 9614      	ADIW R26,4
00081c 940e 0e03 	CALL __GETW1P
00081e 83ee      	STD  Y+6,R30
00081f 83ff      	STD  Y+6+1,R31
000820 93fa      	ST   -Y,R31
000821 93ea      	ST   -Y,R30
000822 940e 0da7 	CALL _strlen
000824 2f1e      	MOV  R17,R30
000825 c014      	RJMP _0x2000039
                 _0x2000038:
000826 37e0      	CPI  R30,LOW(0x70)
000827 f4b1      	BRNE _0x200003B
000828 89e8      	LDD  R30,Y+16
000829 89f9      	LDD  R31,Y+16+1
00082a 9734      	SBIW R30,4
00082b 8be8      	STD  Y+16,R30
00082c 8bf9      	STD  Y+16+1,R31
00082d 89a8      	LDD  R26,Y+16
00082e 89b9      	LDD  R27,Y+16+1
00082f 9614      	ADIW R26,4
000830 940e 0e03 	CALL __GETW1P
000832 83ee      	STD  Y+6,R30
000833 83ff      	STD  Y+6+1,R31
000834 93fa      	ST   -Y,R31
000835 93ea      	ST   -Y,R30
000836 940e 0db1 	CALL _strlenf
000838 2f1e      	MOV  R17,R30
000839 6008      	ORI  R16,LOW(8)
                 _0x2000039:
00083a 6002      	ORI  R16,LOW(2)
00083b 770f      	ANDI R16,LOW(127)
00083c e030      	LDI  R19,LOW(0)
00083d c043      	RJMP _0x200003C
                 _0x200003B:
00083e 36e4      	CPI  R30,LOW(0x64)
00083f f011      	BREQ _0x200003F
000840 36e9      	CPI  R30,LOW(0x69)
000841 f411      	BRNE _0x2000040
                 _0x200003F:
000842 6004      	ORI  R16,LOW(4)
000843 c002      	RJMP _0x2000041
                 _0x2000040:
000844 37e5      	CPI  R30,LOW(0x75)
000845 f431      	BRNE _0x2000042
                 _0x2000041:
000846 efe4      	LDI  R30,LOW(_tbl10_G100*2)
000847 e0f5      	LDI  R31,HIGH(_tbl10_G100*2)
000848 83ee      	STD  Y+6,R30
000849 83ff      	STD  Y+6+1,R31
00084a e015      	LDI  R17,LOW(5)
00084b c00d      	RJMP _0x2000043
                 _0x2000042:
00084c 35e8      	CPI  R30,LOW(0x58)
00084d f411      	BRNE _0x2000045
00084e 6008      	ORI  R16,LOW(8)
00084f c004      	RJMP _0x2000046
                 _0x2000045:
000850 37e8      	CPI  R30,LOW(0x78)
000851 f011      	BREQ PC+3
000852 940c 091f 	JMP _0x2000077
                 _0x2000046:
000854 efee      	LDI  R30,LOW(_tbl16_G100*2)
000855 e0f5      	LDI  R31,HIGH(_tbl16_G100*2)
000856 83ee      	STD  Y+6,R30
000857 83ff      	STD  Y+6+1,R31
000858 e014      	LDI  R17,LOW(4)
                 _0x2000043:
000859 ff02      	SBRS R16,2
00085a c01a      	RJMP _0x2000048
00085b 89e8      	LDD  R30,Y+16
00085c 89f9      	LDD  R31,Y+16+1
00085d 9734      	SBIW R30,4
00085e 8be8      	STD  Y+16,R30
00085f 8bf9      	STD  Y+16+1,R31
000860 89a8      	LDD  R26,Y+16
000861 89b9      	LDD  R27,Y+16+1
000862 9614      	ADIW R26,4
000863 940e 0e03 	CALL __GETW1P
000865 87ea      	STD  Y+10,R30
000866 87fb      	STD  Y+10+1,R31
000867 85ab      	LDD  R26,Y+11
000868 23aa      	TST  R26
000869 f42a      	BRPL _0x2000049
00086a 940e 0dcc 	CALL __ANEGW1
00086c 87ea      	STD  Y+10,R30
00086d 87fb      	STD  Y+10+1,R31
00086e e24d      	LDI  R20,LOW(45)
                 _0x2000049:
00086f 3040      	CPI  R20,0
000870 f011      	BREQ _0x200004A
000871 5f1f      	SUBI R17,-LOW(1)
000872 c001      	RJMP _0x200004B
                 _0x200004A:
000873 7f0b      	ANDI R16,LOW(251)
                 _0x200004B:
000874 c00c      	RJMP _0x200004C
                 _0x2000048:
000875 89e8      	LDD  R30,Y+16
000876 89f9      	LDD  R31,Y+16+1
000877 9734      	SBIW R30,4
000878 8be8      	STD  Y+16,R30
000879 8bf9      	STD  Y+16+1,R31
00087a 89a8      	LDD  R26,Y+16
00087b 89b9      	LDD  R27,Y+16+1
00087c 9614      	ADIW R26,4
00087d 940e 0e03 	CALL __GETW1P
00087f 87ea      	STD  Y+10,R30
000880 87fb      	STD  Y+10+1,R31
                 _0x200004C:
                 _0x200003C:
000881 fd00      	SBRC R16,0
000882 c017      	RJMP _0x200004D
                 _0x200004E:
000883 1715      	CP   R17,R21
000884 f4a8      	BRSH _0x2000050
000885 ff07      	SBRS R16,7
000886 c008      	RJMP _0x2000051
000887 ff02      	SBRS R16,2
000888 c004      	RJMP _0x2000052
000889 7f0b      	ANDI R16,LOW(251)
00088a 2f24      	MOV  R18,R20
00088b 5011      	SUBI R17,LOW(1)
00088c c001      	RJMP _0x2000053
                 _0x2000052:
00088d e320      	LDI  R18,LOW(48)
                 _0x2000053:
00088e c001      	RJMP _0x2000054
                 _0x2000051:
00088f e220      	LDI  R18,LOW(32)
                 _0x2000054:
000890 932a      	ST   -Y,R18
000891 85ed      	LDD  R30,Y+13
000892 85fe      	LDD  R31,Y+13+1
000893 93fa      	ST   -Y,R31
000894 93ea      	ST   -Y,R30
000895 89e9      	LDD  R30,Y+17
000896 89fa      	LDD  R31,Y+17+1
000897 9509      	ICALL
000898 5051      	SUBI R21,LOW(1)
000899 cfe9      	RJMP _0x200004E
                 _0x2000050:
                 _0x200004D:
00089a 2f31      	MOV  R19,R17
00089b ff01      	SBRS R16,1
00089c c01d      	RJMP _0x2000055
                 _0x2000056:
00089d 3030      	CPI  R19,0
00089e f0d1      	BREQ _0x2000058
00089f ff03      	SBRS R16,3
0008a0 c006      	RJMP _0x2000059
0008a1 81ee      	LDD  R30,Y+6
0008a2 81ff      	LDD  R31,Y+6+1
0008a3 9125      	LPM  R18,Z+
0008a4 83ee      	STD  Y+6,R30
0008a5 83ff      	STD  Y+6+1,R31
0008a6 c005      	RJMP _0x200005A
                 _0x2000059:
0008a7 81ae      	LDD  R26,Y+6
0008a8 81bf      	LDD  R27,Y+6+1
0008a9 912d      	LD   R18,X+
0008aa 83ae      	STD  Y+6,R26
0008ab 83bf      	STD  Y+6+1,R27
                 _0x200005A:
0008ac 932a      	ST   -Y,R18
0008ad 85ed      	LDD  R30,Y+13
0008ae 85fe      	LDD  R31,Y+13+1
0008af 93fa      	ST   -Y,R31
0008b0 93ea      	ST   -Y,R30
0008b1 89e9      	LDD  R30,Y+17
0008b2 89fa      	LDD  R31,Y+17+1
0008b3 9509      	ICALL
0008b4 3050      	CPI  R21,0
0008b5 f009      	BREQ _0x200005B
0008b6 5051      	SUBI R21,LOW(1)
                 _0x200005B:
0008b7 5031      	SUBI R19,LOW(1)
0008b8 cfe4      	RJMP _0x2000056
                 _0x2000058:
0008b9 c056      	RJMP _0x200005C
                 _0x2000055:
                 _0x200005E:
0008ba e320      	LDI  R18,LOW(48)
0008bb 81ee      	LDD  R30,Y+6
0008bc 81ff      	LDD  R31,Y+6+1
0008bd 940e 0e07 	CALL __GETW1PF
0008bf 87e8      	STD  Y+8,R30
0008c0 87f9      	STD  Y+8+1,R31
0008c1 81ee      	LDD  R30,Y+6
0008c2 81ff      	LDD  R31,Y+6+1
0008c3 9632      	ADIW R30,2
0008c4 83ee      	STD  Y+6,R30
0008c5 83ff      	STD  Y+6+1,R31
                 _0x2000060:
0008c6 85e8      	LDD  R30,Y+8
0008c7 85f9      	LDD  R31,Y+8+1
0008c8 85aa      	LDD  R26,Y+10
0008c9 85bb      	LDD  R27,Y+10+1
0008ca 17ae      	CP   R26,R30
0008cb 07bf      	CPC  R27,R31
0008cc f050      	BRLO _0x2000062
0008cd 5f2f      	SUBI R18,-LOW(1)
0008ce 85a8      	LDD  R26,Y+8
0008cf 85b9      	LDD  R27,Y+8+1
0008d0 85ea      	LDD  R30,Y+10
0008d1 85fb      	LDD  R31,Y+10+1
0008d2 1bea      	SUB  R30,R26
0008d3 0bfb      	SBC  R31,R27
0008d4 87ea      	STD  Y+10,R30
0008d5 87fb      	STD  Y+10+1,R31
0008d6 cfef      	RJMP _0x2000060
                 _0x2000062:
0008d7 332a      	CPI  R18,58
0008d8 f028      	BRLO _0x2000063
0008d9 ff03      	SBRS R16,3
0008da c002      	RJMP _0x2000064
0008db 5f29      	SUBI R18,-LOW(7)
0008dc c001      	RJMP _0x2000065
                 _0x2000064:
0008dd 5d29      	SUBI R18,-LOW(39)
                 _0x2000065:
                 _0x2000063:
0008de fd04      	SBRC R16,4
0008df c01f      	RJMP _0x2000067
0008e0 3321      	CPI  R18,49
0008e1 f420      	BRSH _0x2000069
0008e2 85a8      	LDD  R26,Y+8
0008e3 85b9      	LDD  R27,Y+8+1
0008e4 9711      	SBIW R26,1
0008e5 f409      	BRNE _0x2000068
                 _0x2000069:
0008e6 c009      	RJMP _0x20000D0
                 _0x2000068:
0008e7 1753      	CP   R21,R19
0008e8 f010      	BRLO _0x200006D
0008e9 ff00      	SBRS R16,0
0008ea c001      	RJMP _0x200006E
                 _0x200006D:
0008eb c01e      	RJMP _0x200006C
                 _0x200006E:
0008ec e220      	LDI  R18,LOW(32)
0008ed ff07      	SBRS R16,7
0008ee c010      	RJMP _0x200006F
0008ef e320      	LDI  R18,LOW(48)
                 _0x20000D0:
0008f0 6100      	ORI  R16,LOW(16)
0008f1 ff02      	SBRS R16,2
0008f2 c00c      	RJMP _0x2000070
0008f3 7f0b      	ANDI R16,LOW(251)
0008f4 934a      	ST   -Y,R20
0008f5 85ed      	LDD  R30,Y+13
0008f6 85fe      	LDD  R31,Y+13+1
0008f7 93fa      	ST   -Y,R31
0008f8 93ea      	ST   -Y,R30
0008f9 89e9      	LDD  R30,Y+17
0008fa 89fa      	LDD  R31,Y+17+1
0008fb 9509      	ICALL
0008fc 3050      	CPI  R21,0
0008fd f009      	BREQ _0x2000071
0008fe 5051      	SUBI R21,LOW(1)
                 _0x2000071:
                 _0x2000070:
                 _0x200006F:
                 _0x2000067:
0008ff 932a      	ST   -Y,R18
000900 85ed      	LDD  R30,Y+13
000901 85fe      	LDD  R31,Y+13+1
000902 93fa      	ST   -Y,R31
000903 93ea      	ST   -Y,R30
000904 89e9      	LDD  R30,Y+17
000905 89fa      	LDD  R31,Y+17+1
000906 9509      	ICALL
000907 3050      	CPI  R21,0
000908 f009      	BREQ _0x2000072
000909 5051      	SUBI R21,LOW(1)
                 _0x2000072:
                 _0x200006C:
00090a 5031      	SUBI R19,LOW(1)
00090b 85a8      	LDD  R26,Y+8
00090c 85b9      	LDD  R27,Y+8+1
00090d 9712      	SBIW R26,2
00090e f008      	BRLO _0x200005F
00090f cfaa      	RJMP _0x200005E
                 _0x200005F:
                 _0x200005C:
000910 ff00      	SBRS R16,0
000911 c00d      	RJMP _0x2000073
                 _0x2000074:
000912 3050      	CPI  R21,0
000913 f059      	BREQ _0x2000076
000914 5051      	SUBI R21,LOW(1)
000915 e2e0      	LDI  R30,LOW(32)
000916 93ea      	ST   -Y,R30
000917 85ed      	LDD  R30,Y+13
000918 85fe      	LDD  R31,Y+13+1
000919 93fa      	ST   -Y,R31
00091a 93ea      	ST   -Y,R30
00091b 89e9      	LDD  R30,Y+17
00091c 89fa      	LDD  R31,Y+17+1
00091d 9509      	ICALL
00091e cff3      	RJMP _0x2000074
                 _0x2000076:
                 _0x2000073:
                 _0x2000077:
                 _0x2000036:
                 _0x20000CF:
00091f e010      	LDI  R17,LOW(0)
                 _0x2000021:
000920 ce8d      	RJMP _0x200001C
                 _0x200001E:
000921 85ac      	LDD  R26,Y+12
000922 85bd      	LDD  R27,Y+12+1
000923 940e 0e03 	CALL __GETW1P
000925 940e 0e17 	CALL __LOADLOCR6
000927 c0e2      	RJMP _0x208000A
                 _sprintf:
000928 92ff      	PUSH R15
000929 2ef8      	MOV  R15,R24
00092a 9726      	SBIW R28,6
00092b 940e 0e12 	CALL __SAVELOCR4
00092d 01de      	MOVW R26,R28
00092e 961c      	ADIW R26,12
00092f 940e 0dc8 	CALL __ADDW2R15
000931 940e 0e03 	CALL __GETW1P
000933 9730      	SBIW R30,0
000934 f419      	BRNE _0x2000078
000935 efef      	LDI  R30,LOW(65535)
000936 efff      	LDI  R31,HIGH(65535)
000937 c029      	RJMP _0x208000C
                 _0x2000078:
000938 01de      	MOVW R26,R28
000939 9616      	ADIW R26,6
00093a 940e 0dc8 	CALL __ADDW2R15
00093c 018d      	MOVW R16,R26
00093d 01de      	MOVW R26,R28
00093e 961c      	ADIW R26,12
00093f 940e 0dc8 	CALL __ADDW2R15
000941 940e 0e03 	CALL __GETW1P
000943 83ee      	STD  Y+6,R30
000944 83ff      	STD  Y+6+1,R31
000945 e0e0      	LDI  R30,LOW(0)
000946 87e8      	STD  Y+8,R30
000947 87e9      	STD  Y+8+1,R30
000948 01de      	MOVW R26,R28
000949 961a      	ADIW R26,10
00094a 940e 0dc8 	CALL __ADDW2R15
00094c 940e 0e03 	CALL __GETW1P
00094e 93fa      	ST   -Y,R31
00094f 93ea      	ST   -Y,R30
000950 931a      	ST   -Y,R17
000951 930a      	ST   -Y,R16
000952 e6e6      	LDI  R30,LOW(_put_buff_G100)
000953 e0f7      	LDI  R31,HIGH(_put_buff_G100)
000954 93fa      	ST   -Y,R31
000955 93ea      	ST   -Y,R30
000956 01fe      	MOVW R30,R28
000957 963a      	ADIW R30,10
000958 93fa      	ST   -Y,R31
000959 93ea      	ST   -Y,R30
00095a de49      	RCALL __print_G100
00095b 019f      	MOVW R18,R30
00095c 81ae      	LDD  R26,Y+6
00095d 81bf      	LDD  R27,Y+6+1
00095e e0e0      	LDI  R30,LOW(0)
00095f 93ec      	ST   X,R30
000960 01f9      	MOVW R30,R18
                 _0x208000C:
000961 940e 0e19 	CALL __LOADLOCR4
000963 962a      	ADIW R28,10
000964 90ff      	POP  R15
000965 9508      	RET
                 
                 	.CSEG
                 _timer_interrupt_disable:
000966 e0e0      	LDI  R30,LOW(0)
000967 e0f0      	LDI  R31,HIGH(0)
000968 93e0 0820 	STS  2080,R30
00096a 93f0 0821 	STS  2080+1,R31
00096c 93e0 0800 	STS  2048,R30
00096e 9508      	RET
                 _timer_interrupt_enable:
00096f 9240 0800 	STS  2048,R4
000971 9508      	RET
                 _set_delay_7us:
000972 e0e1      	LDI  R30,LOW(1)
000973 e0f0      	LDI  R31,HIGH(1)
000974 012f      	MOVW R4,R30
000975 edef      	LDI  R30,LOW(223)
000976 e0f0      	LDI  R31,HIGH(223)
000977 c005      	RJMP _0x208000B
                 _set_delay_10ms:
000978 e0e4      	LDI  R30,LOW(4)
000979 e0f0      	LDI  R31,HIGH(4)
00097a 012f      	MOVW R4,R30
00097b e3ef      	LDI  R30,LOW(39999)
00097c e9fc      	LDI  R31,HIGH(39999)
                 _0x208000B:
00097d 93e0 0826 	STS  2086,R30
00097f 93f0 0827 	STS  2086+1,R31
000981 9508      	RET
                 _glcd_define:
000982 89ea      	LDD  R30,Y+18
000983 89fb      	LDD  R31,Y+18+1
000984 93e0 3000 	STS  _glcd_data_address_G101,R30
000986 93f0 3001 	STS  _glcd_data_address_G101+1,R31
000988 89e8      	LDD  R30,Y+16
000989 89f9      	LDD  R31,Y+16+1
00098a 93e0 3002 	STS  _glcd_rs_address_G101,R30
00098c 93f0 3003 	STS  _glcd_rs_address_G101+1,R31
00098e 85ed      	LDD  R30,Y+13
00098f 85fe      	LDD  R31,Y+13+1
000990 93e0 3005 	STS  _glcd_rw_address_G101,R30
000992 93f0 3006 	STS  _glcd_rw_address_G101+1,R31
000994 85ea      	LDD  R30,Y+10
000995 85fb      	LDD  R31,Y+10+1
000996 93e0 3008 	STS  _glcd_en_address_G101,R30
000998 93f0 3009 	STS  _glcd_en_address_G101+1,R31
00099a 81ef      	LDD  R30,Y+7
00099b 85f8      	LDD  R31,Y+7+1
00099c 93e0 300b 	STS  _glcd_cs1_address_G101,R30
00099e 93f0 300c 	STS  _glcd_cs1_address_G101+1,R31
0009a0 81ec      	LDD  R30,Y+4
0009a1 81fd      	LDD  R31,Y+4+1
0009a2 93e0 300e 	STS  _glcd_cs2_address_G101,R30
0009a4 93f0 300f 	STS  _glcd_cs2_address_G101+1,R31
0009a6 81e9      	LDD  R30,Y+1
0009a7 81fa      	LDD  R31,Y+1+1
0009a8 93e0 3011 	STS  _glcd_rst_address_G101,R30
0009aa 93f0 3012 	STS  _glcd_rst_address_G101+1,R31
0009ac 85ef      	LDD  R30,Y+15
0009ad e0a1      	LDI  R26,LOW(1)
0009ae 940e 0dd0 	CALL __LSLB12
0009b0 93e0 3004 	STS  _glcd_rs_bit_msk_G101,R30
0009b2 85ec      	LDD  R30,Y+12
0009b3 940e 0dd0 	CALL __LSLB12
0009b5 93e0 3007 	STS  _glcd_rw_bit_msk_G101,R30
0009b7 85e9      	LDD  R30,Y+9
0009b8 940e 0dd0 	CALL __LSLB12
0009ba 93e0 300a 	STS  _glcd_en_bit_msk_G101,R30
0009bc 81ee      	LDD  R30,Y+6
0009bd 940e 0dd0 	CALL __LSLB12
0009bf 93e0 300d 	STS  _glcd_cs1_bit_msk_G101,R30
0009c1 81eb      	LDD  R30,Y+3
0009c2 940e 0dd0 	CALL __LSLB12
0009c4 93e0 3010 	STS  _glcd_cs2_bit_msk_G101,R30
0009c6 81e8      	LD   R30,Y
0009c7 940e 0dd0 	CALL __LSLB12
0009c9 93e0 3013 	STS  _glcd_rst_bit_msk_G101,R30
0009cb 91e0 3000 	LDS  R30,_glcd_data_address_G101
0009cd 91f0 3001 	LDS  R31,_glcd_data_address_G101+1
0009cf 9733      	SBIW R30,3
0009d0 efaf      	LDI  R26,LOW(255)
0009d1 83a0      	STD  Z+0,R26
0009d2 91e0 3002 	LDS  R30,_glcd_rs_address_G101
0009d4 91f0 3003 	LDS  R31,_glcd_rs_address_G101+1
0009d6 9733      	SBIW R30,3
0009d7 91a0 3004 	LDS  R26,_glcd_rs_bit_msk_G101
0009d9 83a0      	STD  Z+0,R26
0009da 91e0 3007 	LDS  R30,_glcd_rw_bit_msk_G101
                +
0009dc 91a0 3005+LDS R26 , _glcd_rw_address_G101
0009de 91b0 3006+LDS R27 , _glcd_rw_address_G101 + 1
0009e0 9612     +ADIW R26 , 2
0009e1 93ec     +ST X , R30
                 	__PUTB1PMNS _glcd_rw_address_G101,2
0009e2 91e0 3005 	LDS  R30,_glcd_rw_address_G101
0009e4 91f0 3006 	LDS  R31,_glcd_rw_address_G101+1
0009e6 9733      	SBIW R30,3
0009e7 91a0 3007 	LDS  R26,_glcd_rw_bit_msk_G101
0009e9 83a0      	STD  Z+0,R26
0009ea 91e0 3008 	LDS  R30,_glcd_en_address_G101
0009ec 91f0 3009 	LDS  R31,_glcd_en_address_G101+1
0009ee 9733      	SBIW R30,3
0009ef 91a0 300a 	LDS  R26,_glcd_en_bit_msk_G101
0009f1 83a0      	STD  Z+0,R26
0009f2 91e0 300b 	LDS  R30,_glcd_cs1_address_G101
0009f4 91f0 300c 	LDS  R31,_glcd_cs1_address_G101+1
0009f6 9733      	SBIW R30,3
0009f7 91a0 300d 	LDS  R26,_glcd_cs1_bit_msk_G101
0009f9 83a0      	STD  Z+0,R26
0009fa 91e0 300e 	LDS  R30,_glcd_cs2_address_G101
0009fc 91f0 300f 	LDS  R31,_glcd_cs2_address_G101+1
0009fe 9733      	SBIW R30,3
0009ff 91a0 3010 	LDS  R26,_glcd_cs2_bit_msk_G101
000a01 83a0      	STD  Z+0,R26
000a02 91e0 3011 	LDS  R30,_glcd_rst_address_G101
000a04 91f0 3012 	LDS  R31,_glcd_rst_address_G101+1
000a06 9733      	SBIW R30,3
000a07 91a0 3013 	LDS  R26,_glcd_rst_bit_msk_G101
000a09 83a0      	STD  Z+0,R26
                 _0x208000A:
000a0a 9664      	ADIW R28,20
000a0b 9508      	RET
                 
                 	.DSEG
                 
                 	.CSEG
                 _push:
000a0c 91e0 3026 	LDS  R30,_stack_pointer_G101
000a0e 5fef      	SUBI R30,-LOW(1)
000a0f 93e0 3026 	STS  _stack_pointer_G101,R30
000a11 e0f0      	LDI  R31,0
000a12 5ee0      	SUBI R30,LOW(-_function_status)
000a13 4cff      	SBCI R31,HIGH(-_function_status)
000a14 81a8      	LD   R26,Y
000a15 83a0      	STD  Z+0,R26
000a16 91e0 3026 	LDS  R30,_stack_pointer_G101
000a18 e1a4      	LDI  R26,LOW(_function_stack)
000a19 e3b0      	LDI  R27,HIGH(_function_stack)
000a1a e0f0      	LDI  R31,0
000a1b 0fee      	LSL  R30
000a1c 1fff      	ROL  R31
000a1d 0fea      	ADD  R30,R26
000a1e 1ffb      	ADC  R31,R27
000a1f 81a9      	LDD  R26,Y+1
000a20 81ba      	LDD  R27,Y+1+1
000a21 83a0      	STD  Z+0,R26
000a22 83b1      	STD  Z+1,R27
000a23 c2c6      	RJMP _0x2080003
                 _run_function:
000a24 91e0 3026 	LDS  R30,_stack_pointer_G101
000a26 e1a4      	LDI  R26,LOW(_function_stack)
000a27 e3b0      	LDI  R27,HIGH(_function_stack)
000a28 e0f0      	LDI  R31,0
000a29 0fee      	LSL  R30
000a2a 1fff      	ROL  R31
000a2b 0fae      	ADD  R26,R30
000a2c 1fbf      	ADC  R27,R31
000a2d 940e 0e03 	CALL __GETW1P
000a2f 9508      	RET
                 _pull_void:
000a30 91e0 3026 	LDS  R30,_stack_pointer_G101
000a32 e0f0      	LDI  R31,0
000a33 5ee0      	SUBI R30,LOW(-_function_status)
000a34 4cff      	SBCI R31,HIGH(-_function_status)
000a35 e0a0      	LDI  R26,LOW(0)
000a36 83a0      	STD  Z+0,R26
000a37 91e0 3026 	LDS  R30,_stack_pointer_G101
000a39 50e1      	SUBI R30,LOW(1)
000a3a 93e0 3026 	STS  _stack_pointer_G101,R30
000a3c 9508      	RET
                 _glcd_status:
000a3d 91a0 3026 	LDS  R26,_stack_pointer_G101
000a3f e0e6      	LDI  R30,LOW(6)
000a40 940e 0dd8 	CALL __LTB12U
000a42 9508      	RET
                 _glcd_timer_isr:
000a43 91e0 3026 	LDS  R30,_stack_pointer_G101
000a45 e0f0      	LDI  R31,0
000a46 5ee0      	SUBI R30,LOW(-_function_status)
000a47 4cff      	SBCI R31,HIGH(-_function_status)
000a48 81e0      	LD   R30,Z
000a49 e0f0      	LDI  R31,0
000a4a 30e1      	CPI  R30,LOW(0x1)
000a4b e0a0      	LDI  R26,HIGH(0x1)
000a4c 07fa      	CPC  R31,R26
000a4d f451      	BRNE _0x2020007
000a4e 91e0 3026 	LDS  R30,_stack_pointer_G101
000a50 e0f0      	LDI  R31,0
000a51 5ee0      	SUBI R30,LOW(-_function_status)
000a52 4cff      	SBCI R31,HIGH(-_function_status)
000a53 e0a2      	LDI  R26,LOW(2)
000a54 83a0      	STD  Z+0,R26
000a55 df19      	RCALL _timer_interrupt_enable
000a56 9508      	RET
000a57 c006      	RJMP _0x2020006
                 _0x2020007:
000a58 30e2      	CPI  R30,LOW(0x2)
000a59 e0a0      	LDI  R26,HIGH(0x2)
000a5a 07fa      	CPC  R31,R26
000a5b f411      	BRNE _0x2020006
000a5c df09      	RCALL _timer_interrupt_disable
000a5d c276      	RJMP _0x2080004
                 _0x2020006:
000a5e 9508      	RET
                 _delay:
000a5f e4e3      	LDI  R30,LOW(_glcd_timer_isr)
000a60 e0fa      	LDI  R31,HIGH(_glcd_timer_isr)
000a61 93fa      	ST   -Y,R31
000a62 93ea      	ST   -Y,R30
000a63 e0e1      	LDI  R30,LOW(1)
000a64 93ea      	ST   -Y,R30
000a65 dfa6      	RCALL _push
000a66 dfdc      	RCALL _glcd_timer_isr
000a67 9508      	RET
                 _glcd_unlock_lock_void:
000a68 91e0 3026 	LDS  R30,_stack_pointer_G101
000a6a e0f0      	LDI  R31,0
000a6b 5ee0      	SUBI R30,LOW(-_function_status)
000a6c 4cff      	SBCI R31,HIGH(-_function_status)
000a6d 81e0      	LD   R30,Z
000a6e e0f0      	LDI  R31,0
000a6f 30e1      	CPI  R30,LOW(0x1)
000a70 e0a0      	LDI  R26,HIGH(0x1)
000a71 07fa      	CPC  R31,R26
000a72 f441      	BRNE _0x202000C
000a73 defe      	RCALL _set_delay_7us
000a74 91e0 3026 	LDS  R30,_stack_pointer_G101
000a76 e0f0      	LDI  R31,0
000a77 5ee0      	SUBI R30,LOW(-_function_status)
000a78 4cff      	SBCI R31,HIGH(-_function_status)
000a79 e0a2      	LDI  R26,LOW(2)
000a7a c054      	RJMP _0x2080008
                 _0x202000C:
000a7b 30e2      	CPI  R30,LOW(0x2)
000a7c e0a0      	LDI  R26,HIGH(0x2)
000a7d 07fa      	CPC  R31,R26
000a7e f449      	BRNE _0x202000D
000a7f 91e0 300a 	LDS  R30,_glcd_en_bit_msk_G101
                +
000a81 91a0 3008+LDS R26 , _glcd_en_address_G101
000a83 91b0 3009+LDS R27 , _glcd_en_address_G101 + 1
000a85 9611     +ADIW R26 , 1
000a86 93ec     +ST X , R30
                 	__PUTB1PMNS _glcd_en_address_G101,1
000a87 c041      	RJMP _0x2080009
                 _0x202000D:
000a88 30e3      	CPI  R30,LOW(0x3)
000a89 e0a0      	LDI  R26,HIGH(0x3)
000a8a 07fa      	CPC  R31,R26
000a8b f449      	BRNE _0x202000B
000a8c 91e0 300a 	LDS  R30,_glcd_en_bit_msk_G101
                +
000a8e 91a0 3008+LDS R26 , _glcd_en_address_G101
000a90 91b0 3009+LDS R27 , _glcd_en_address_G101 + 1
000a92 9612     +ADIW R26 , 2
000a93 93ec     +ST X , R30
                 	__PUTB1PMNS _glcd_en_address_G101,2
000a94 c23f      	RJMP _0x2080004
                 _0x202000B:
000a95 9508      	RET
                 _glcd_unlock_lock:
000a96 e6e8      	LDI  R30,LOW(_glcd_unlock_lock_void)
000a97 e0fa      	LDI  R31,HIGH(_glcd_unlock_lock_void)
000a98 93fa      	ST   -Y,R31
000a99 93ea      	ST   -Y,R30
000a9a e0e1      	LDI  R30,LOW(1)
000a9b 93ea      	ST   -Y,R30
000a9c df6f      	RCALL _push
000a9d dfca      	RCALL _glcd_unlock_lock_void
000a9e 9508      	RET
                 _glcd_init_void:
000a9f 91e0 3026 	LDS  R30,_stack_pointer_G101
000aa1 e0f0      	LDI  R31,0
000aa2 5ee0      	SUBI R30,LOW(-_function_status)
000aa3 4cff      	SBCI R31,HIGH(-_function_status)
000aa4 81e0      	LD   R30,Z
000aa5 e0f0      	LDI  R31,0
000aa6 30e1      	CPI  R30,LOW(0x1)
000aa7 e0a0      	LDI  R26,HIGH(0x1)
000aa8 07fa      	CPC  R31,R26
000aa9 f499      	BRNE _0x2020012
000aaa e0e0      	LDI  R30,LOW(0)
000aab 93e0 3027 	STS  _i_S101000D000,R30
000aad 91e0 3013 	LDS  R30,_glcd_rst_bit_msk_G101
                +
000aaf 91a0 3011+LDS R26 , _glcd_rst_address_G101
000ab1 91b0 3012+LDS R27 , _glcd_rst_address_G101 + 1
000ab3 9612     +ADIW R26 , 2
000ab4 93ec     +ST X , R30
                 	__PUTB1PMNS _glcd_rst_address_G101,2
000ab5 dec2      	RCALL _set_delay_10ms
000ab6 91e0 3026 	LDS  R30,_stack_pointer_G101
000ab8 e0f0      	LDI  R31,0
000ab9 5ee0      	SUBI R30,LOW(-_function_status)
000aba 4cff      	SBCI R31,HIGH(-_function_status)
000abb e0a2      	LDI  R26,LOW(2)
000abc c012      	RJMP _0x2080008
                 _0x2020012:
000abd 30e2      	CPI  R30,LOW(0x2)
000abe e0a0      	LDI  R26,HIGH(0x2)
000abf 07fa      	CPC  R31,R26
000ac0 f491      	BRNE _0x2020013
000ac1 91e0 3013 	LDS  R30,_glcd_rst_bit_msk_G101
                +
000ac3 91a0 3011+LDS R26 , _glcd_rst_address_G101
000ac5 91b0 3012+LDS R27 , _glcd_rst_address_G101 + 1
000ac7 9611     +ADIW R26 , 1
000ac8 93ec     +ST X , R30
                 	__PUTB1PMNS _glcd_rst_address_G101,1
                 _0x2080009:
000ac9 91e0 3026 	LDS  R30,_stack_pointer_G101
000acb e0f0      	LDI  R31,0
000acc 5ee0      	SUBI R30,LOW(-_function_status)
000acd 4cff      	SBCI R31,HIGH(-_function_status)
000ace e0a3      	LDI  R26,LOW(3)
                 _0x2080008:
000acf 83a0      	STD  Z+0,R26
000ad0 df8e      	RCALL _delay
000ad1 9508      	RET
000ad2 c087      	RJMP _0x2020011
                 _0x2020013:
000ad3 30e3      	CPI  R30,LOW(0x3)
000ad4 e0a0      	LDI  R26,HIGH(0x3)
000ad5 07fa      	CPC  R31,R26
000ad6 f4f9      	BRNE _0x2020014
000ad7 91e0 3004 	LDS  R30,_glcd_rs_bit_msk_G101
                +
000ad9 91a0 3002+LDS R26 , _glcd_rs_address_G101
000adb 91b0 3003+LDS R27 , _glcd_rs_address_G101 + 1
000add 9612     +ADIW R26 , 2
000ade 93ec     +ST X , R30
                 	__PUTB1PMNS _glcd_rs_address_G101,2
000adf 91e0 300d 	LDS  R30,_glcd_cs1_bit_msk_G101
                +
000ae1 91a0 300b+LDS R26 , _glcd_cs1_address_G101
000ae3 91b0 300c+LDS R27 , _glcd_cs1_address_G101 + 1
000ae5 9612     +ADIW R26 , 2
000ae6 93ec     +ST X , R30
                 	__PUTB1PMNS _glcd_cs1_address_G101,2
000ae7 91e0 3010 	LDS  R30,_glcd_cs2_bit_msk_G101
                +
000ae9 91a0 300e+LDS R26 , _glcd_cs2_address_G101
000aeb 91b0 300f+LDS R27 , _glcd_cs2_address_G101 + 1
000aed 9611     +ADIW R26 , 1
000aee 93ec     +ST X , R30
                 	__PUTB1PMNS _glcd_cs2_address_G101,1
000aef 91a0 3000 	LDS  R26,_glcd_data_address_G101
000af1 91b0 3001 	LDS  R27,_glcd_data_address_G101+1
000af3 e3ee      	LDI  R30,LOW(62)
000af4 93ec      	ST   X,R30
000af5 c0f8      	RJMP _0x2080006
                 _0x2020014:
000af6 30e4      	CPI  R30,LOW(0x4)
000af7 e0a0      	LDI  R26,HIGH(0x4)
000af8 07fa      	CPC  R31,R26
000af9 f469      	BRNE _0x2020015
000afa 91a0 3000 	LDS  R26,_glcd_data_address_G101
000afc 91b0 3001 	LDS  R27,_glcd_data_address_G101+1
000afe e4e0      	LDI  R30,LOW(64)
000aff 93ec      	ST   X,R30
000b00 91e0 3026 	LDS  R30,_stack_pointer_G101
000b02 e0f0      	LDI  R31,0
000b03 5ee0      	SUBI R30,LOW(-_function_status)
000b04 4cff      	SBCI R31,HIGH(-_function_status)
000b05 e0a5      	LDI  R26,LOW(5)
000b06 c0ed      	RJMP _0x2080005
                 _0x2020015:
000b07 30e5      	CPI  R30,LOW(0x5)
000b08 e0a0      	LDI  R26,HIGH(0x5)
000b09 07fa      	CPC  R31,R26
000b0a f469      	BRNE _0x2020016
000b0b 91a0 3000 	LDS  R26,_glcd_data_address_G101
000b0d 91b0 3001 	LDS  R27,_glcd_data_address_G101+1
000b0f ebe8      	LDI  R30,LOW(184)
000b10 93ec      	ST   X,R30
000b11 91e0 3026 	LDS  R30,_stack_pointer_G101
000b13 e0f0      	LDI  R31,0
000b14 5ee0      	SUBI R30,LOW(-_function_status)
000b15 4cff      	SBCI R31,HIGH(-_function_status)
000b16 e0a6      	LDI  R26,LOW(6)
000b17 c0dc      	RJMP _0x2080005
                 _0x2020016:
000b18 30e6      	CPI  R30,LOW(0x6)
000b19 e0a0      	LDI  R26,HIGH(0x6)
000b1a 07fa      	CPC  R31,R26
000b1b f4f1      	BRNE _0x2020017
000b1c 91a0 3000 	LDS  R26,_glcd_data_address_G101
000b1e 91b0 3001 	LDS  R27,_glcd_data_address_G101+1
000b20 e3ef      	LDI  R30,LOW(63)
000b21 93ec      	ST   X,R30
000b22 91e0 3027 	LDS  R30,_i_S101000D000
000b24 5fef      	SUBI R30,-LOW(1)
000b25 93e0 3027 	STS  _i_S101000D000,R30
000b27 91a0 3027 	LDS  R26,_i_S101000D000
000b29 30a2      	CPI  R26,LOW(0x2)
000b2a f438      	BRSH _0x2020018
000b2b 91e0 3026 	LDS  R30,_stack_pointer_G101
000b2d e0f0      	LDI  R31,0
000b2e 5ee0      	SUBI R30,LOW(-_function_status)
000b2f 4cff      	SBCI R31,HIGH(-_function_status)
000b30 e0a7      	LDI  R26,LOW(7)
000b31 c006      	RJMP _0x202005C
                 _0x2020018:
000b32 91e0 3026 	LDS  R30,_stack_pointer_G101
000b34 e0f0      	LDI  R31,0
000b35 5ee0      	SUBI R30,LOW(-_function_status)
000b36 4cff      	SBCI R31,HIGH(-_function_status)
000b37 e0a8      	LDI  R26,LOW(8)
                 _0x202005C:
000b38 83a0      	STD  Z+0,R26
000b39 c0bb      	RJMP _0x2080007
                 _0x2020017:
000b3a 30e7      	CPI  R30,LOW(0x7)
000b3b e0a0      	LDI  R26,HIGH(0x7)
000b3c 07fa      	CPC  R31,R26
000b3d f4b9      	BRNE _0x202001A
000b3e 91e0 300d 	LDS  R30,_glcd_cs1_bit_msk_G101
                +
000b40 91a0 300b+LDS R26 , _glcd_cs1_address_G101
000b42 91b0 300c+LDS R27 , _glcd_cs1_address_G101 + 1
000b44 9613     +ADIW R26 , 3
000b45 93ec     +ST X , R30
                 	__PUTB1PMNS _glcd_cs1_address_G101,3
000b46 91e0 3010 	LDS  R30,_glcd_cs2_bit_msk_G101
                +
000b48 91a0 300e+LDS R26 , _glcd_cs2_address_G101
000b4a 91b0 300f+LDS R27 , _glcd_cs2_address_G101 + 1
000b4c 9613     +ADIW R26 , 3
000b4d 93ec     +ST X , R30
                 	__PUTB1PMNS _glcd_cs2_address_G101,3
000b4e 91a0 3000 	LDS  R26,_glcd_data_address_G101
000b50 91b0 3001 	LDS  R27,_glcd_data_address_G101+1
000b52 e3ee      	LDI  R30,LOW(62)
000b53 93ec      	ST   X,R30
000b54 c099      	RJMP _0x2080006
                 _0x202001A:
000b55 30e8      	CPI  R30,LOW(0x8)
000b56 e0a0      	LDI  R26,HIGH(0x8)
000b57 07fa      	CPC  R31,R26
000b58 f409      	BRNE _0x2020011
000b59 c17a      	RJMP _0x2080004
                 _0x2020011:
000b5a 9508      	RET
                 _glcd_init:
000b5b e9ef      	LDI  R30,LOW(_glcd_init_void)
000b5c e0fa      	LDI  R31,HIGH(_glcd_init_void)
000b5d 93fa      	ST   -Y,R31
000b5e 93ea      	ST   -Y,R30
000b5f e0e1      	LDI  R30,LOW(1)
000b60 93ea      	ST   -Y,R30
000b61 deaa      	RCALL _push
000b62 df3c      	RCALL _glcd_init_void
000b63 9508      	RET
                 _glcd_writebyte_void:
000b64 91e0 3026 	LDS  R30,_stack_pointer_G101
000b66 e0f0      	LDI  R31,0
000b67 5ee0      	SUBI R30,LOW(-_function_status)
000b68 4cff      	SBCI R31,HIGH(-_function_status)
000b69 81e0      	LD   R30,Z
000b6a e0f0      	LDI  R31,0
000b6b 30e1      	CPI  R30,LOW(0x1)
000b6c e0a0      	LDI  R26,HIGH(0x1)
000b6d 07fa      	CPC  R31,R26
000b6e f011      	BREQ PC+3
000b6f 940c 0bb3 	JMP _0x202001F
000b71 e4e0      	LDI  R30,LOW(64)
000b72 167e      	CP   R7,R30
000b73 f088      	BRLO _0x2020020
000b74 91e0 300d 	LDS  R30,_glcd_cs1_bit_msk_G101
                +
000b76 91a0 300b+LDS R26 , _glcd_cs1_address_G101
000b78 91b0 300c+LDS R27 , _glcd_cs1_address_G101 + 1
000b7a 9612     +ADIW R26 , 2
000b7b 93ec     +ST X , R30
                 	__PUTB1PMNS _glcd_cs1_address_G101,2
000b7c 91e0 3010 	LDS  R30,_glcd_cs2_bit_msk_G101
                +
000b7e 91a0 300e+LDS R26 , _glcd_cs2_address_G101
000b80 91b0 300f+LDS R27 , _glcd_cs2_address_G101 + 1
000b82 9611     +ADIW R26 , 1
000b83 93ec     +ST X , R30
                 	__PUTB1PMNS _glcd_cs2_address_G101,1
000b84 c010      	RJMP _0x2020021
                 _0x2020020:
000b85 91e0 300d 	LDS  R30,_glcd_cs1_bit_msk_G101
                +
000b87 91a0 300b+LDS R26 , _glcd_cs1_address_G101
000b89 91b0 300c+LDS R27 , _glcd_cs1_address_G101 + 1
000b8b 9611     +ADIW R26 , 1
000b8c 93ec     +ST X , R30
                 	__PUTB1PMNS _glcd_cs1_address_G101,1
000b8d 91e0 3010 	LDS  R30,_glcd_cs2_bit_msk_G101
                +
000b8f 91a0 300e+LDS R26 , _glcd_cs2_address_G101
000b91 91b0 300f+LDS R27 , _glcd_cs2_address_G101 + 1
000b93 9612     +ADIW R26 , 2
000b94 93ec     +ST X , R30
                 	__PUTB1PMNS _glcd_cs2_address_G101,2
                 _0x2020021:
000b95 91e0 3004 	LDS  R30,_glcd_rs_bit_msk_G101
                +
000b97 91a0 3002+LDS R26 , _glcd_rs_address_G101
000b99 91b0 3003+LDS R27 , _glcd_rs_address_G101 + 1
000b9b 9612     +ADIW R26 , 2
000b9c 93ec     +ST X , R30
                 	__PUTB1PMNS _glcd_rs_address_G101,2
000b9d 91e0 3007 	LDS  R30,_glcd_rw_bit_msk_G101
                +
000b9f 91a0 3005+LDS R26 , _glcd_rw_address_G101
000ba1 91b0 3006+LDS R27 , _glcd_rw_address_G101 + 1
000ba3 9612     +ADIW R26 , 2
000ba4 93ec     +ST X , R30
                 	__PUTB1PMNS _glcd_rw_address_G101,2
000ba5 2de6      	MOV  R30,R6
000ba6 6be8      	ORI  R30,LOW(0xB8)
000ba7 91a0 3000 	LDS  R26,_glcd_data_address_G101
000ba9 91b0 3001 	LDS  R27,_glcd_data_address_G101+1
000bab 93ec      	ST   X,R30
000bac 91e0 3026 	LDS  R30,_stack_pointer_G101
000bae e0f0      	LDI  R31,0
000baf 5ee0      	SUBI R30,LOW(-_function_status)
000bb0 4cff      	SBCI R31,HIGH(-_function_status)
000bb1 e0a2      	LDI  R26,LOW(2)
000bb2 c041      	RJMP _0x2080005
                 _0x202001F:
000bb3 30e2      	CPI  R30,LOW(0x2)
000bb4 e0a0      	LDI  R26,HIGH(0x2)
000bb5 07fa      	CPC  R31,R26
000bb6 f4f1      	BRNE _0x2020022
000bb7 91e0 3004 	LDS  R30,_glcd_rs_bit_msk_G101
                +
000bb9 91a0 3002+LDS R26 , _glcd_rs_address_G101
000bbb 91b0 3003+LDS R27 , _glcd_rs_address_G101 + 1
000bbd 9612     +ADIW R26 , 2
000bbe 93ec     +ST X , R30
                 	__PUTB1PMNS _glcd_rs_address_G101,2
000bbf 91e0 3007 	LDS  R30,_glcd_rw_bit_msk_G101
                +
000bc1 91a0 3005+LDS R26 , _glcd_rw_address_G101
000bc3 91b0 3006+LDS R27 , _glcd_rw_address_G101 + 1
000bc5 9612     +ADIW R26 , 2
000bc6 93ec     +ST X , R30
                 	__PUTB1PMNS _glcd_rw_address_G101,2
000bc7 2de7      	MOV  R30,R7
000bc8 64e0      	ORI  R30,0x40
000bc9 91a0 3000 	LDS  R26,_glcd_data_address_G101
000bcb 91b0 3001 	LDS  R27,_glcd_data_address_G101+1
000bcd 93ec      	ST   X,R30
000bce 91e0 3026 	LDS  R30,_stack_pointer_G101
000bd0 e0f0      	LDI  R31,0
000bd1 5ee0      	SUBI R30,LOW(-_function_status)
000bd2 4cff      	SBCI R31,HIGH(-_function_status)
000bd3 e0a3      	LDI  R26,LOW(3)
000bd4 c01f      	RJMP _0x2080005
                 _0x2020022:
000bd5 30e3      	CPI  R30,LOW(0x3)
000bd6 e0a0      	LDI  R26,HIGH(0x3)
000bd7 07fa      	CPC  R31,R26
000bd8 f4f9      	BRNE _0x2020023
000bd9 91e0 3004 	LDS  R30,_glcd_rs_bit_msk_G101
                +
000bdb 91a0 3002+LDS R26 , _glcd_rs_address_G101
000bdd 91b0 3003+LDS R27 , _glcd_rs_address_G101 + 1
000bdf 9611     +ADIW R26 , 1
000be0 93ec     +ST X , R30
                 	__PUTB1PMNS _glcd_rs_address_G101,1
000be1 91e0 3007 	LDS  R30,_glcd_rw_bit_msk_G101
                +
000be3 91a0 3005+LDS R26 , _glcd_rw_address_G101
000be5 91b0 3006+LDS R27 , _glcd_rw_address_G101 + 1
000be7 9612     +ADIW R26 , 2
000be8 93ec     +ST X , R30
                 	__PUTB1PMNS _glcd_rw_address_G101,2
000be9 91a0 3000 	LDS  R26,_glcd_data_address_G101
000beb 91b0 3001 	LDS  R27,_glcd_data_address_G101+1
000bed 929c      	ST   X,R9
                 _0x2080006:
000bee 91e0 3026 	LDS  R30,_stack_pointer_G101
000bf0 e0f0      	LDI  R31,0
000bf1 5ee0      	SUBI R30,LOW(-_function_status)
000bf2 4cff      	SBCI R31,HIGH(-_function_status)
000bf3 e0a4      	LDI  R26,LOW(4)
                 _0x2080005:
000bf4 83a0      	STD  Z+0,R26
                 _0x2080007:
000bf5 dea0      	RCALL _glcd_unlock_lock
000bf6 9508      	RET
000bf7 c005      	RJMP _0x202001E
                 _0x2020023:
000bf8 30e4      	CPI  R30,LOW(0x4)
000bf9 e0a0      	LDI  R26,HIGH(0x4)
000bfa 07fa      	CPC  R31,R26
000bfb f409      	BRNE _0x202001E
000bfc c0d7      	RJMP _0x2080004
                 _0x202001E:
000bfd 9508      	RET
                 _glcd_writebyte:
000bfe 807a      	LDD  R7,Y+2
000bff 8069      	LDD  R6,Y+1
000c00 8098      	LDD  R9,Y+0
000c01 e6e4      	LDI  R30,LOW(_glcd_writebyte_void)
000c02 e0fb      	LDI  R31,HIGH(_glcd_writebyte_void)
000c03 93fa      	ST   -Y,R31
000c04 93ea      	ST   -Y,R30
000c05 e0e1      	LDI  R30,LOW(1)
000c06 93ea      	ST   -Y,R30
000c07 de04      	RCALL _push
000c08 df5b      	RCALL _glcd_writebyte_void
000c09 c0e0      	RJMP _0x2080003
                 _glcd_putchar_void:
000c0a 91e0 3026 	LDS  R30,_stack_pointer_G101
000c0c e0f0      	LDI  R31,0
000c0d 5ee0      	SUBI R30,LOW(-_function_status)
000c0e 4cff      	SBCI R31,HIGH(-_function_status)
000c0f 81e0      	LD   R30,Z
000c10 e0f0      	LDI  R31,0
000c11 30e1      	CPI  R30,LOW(0x1)
000c12 e0a0      	LDI  R26,HIGH(0x1)
000c13 07fa      	CPC  R31,R26
000c14 f4b9      	BRNE _0x202002F
000c15 e0e0      	LDI  R30,LOW(0)
000c16 93e0 3028 	STS  _i_S1010013001,R30
000c18 2ded      	MOV  R30,R13
000c19 e0f0      	LDI  R31,0
000c1a 97b0      	SBIW R30,32
000c1b 2ede      	MOV  R13,R30
000c1c 91e0 3026 	LDS  R30,_stack_pointer_G101
000c1e e0f0      	LDI  R31,0
000c1f 5ee0      	SUBI R30,LOW(-_function_status)
000c20 4cff      	SBCI R31,HIGH(-_function_status)
000c21 e0a2      	LDI  R26,LOW(2)
000c22 83a0      	STD  Z+0,R26
000c23 92ba      	ST   -Y,R11
000c24 92aa      	ST   -Y,R10
000c25 2ded      	MOV  R30,R13
000c26 e0a6      	LDI  R26,LOW(6)
000c27 9fea      	MUL  R30,R26
000c28 01f0      	MOVW R30,R0
000c29 5fea      	SUBI R30,LOW(-_glcd_font*2)
000c2a 4ff9      	SBCI R31,HIGH(-_glcd_font*2)
000c2b c132      	RJMP _0x2080002
                 _0x202002F:
000c2c 30e2      	CPI  R30,LOW(0x2)
000c2d e0a0      	LDI  R26,HIGH(0x2)
000c2e 07fa      	CPC  R31,R26
000c2f f501      	BRNE _0x202002E
000c30 91e0 3028 	LDS  R30,_i_S1010013001
000c32 5fef      	SUBI R30,-LOW(1)
000c33 93e0 3028 	STS  _i_S1010013001,R30
000c35 91a0 3028 	LDS  R26,_i_S1010013001
000c37 30a6      	CPI  R26,LOW(0x6)
000c38 f498      	BRSH _0x2020031
000c39 94b3      	INC  R11
000c3a 92ba      	ST   -Y,R11
000c3b 92aa      	ST   -Y,R10
000c3c 2ded      	MOV  R30,R13
000c3d e0a6      	LDI  R26,LOW(6)
000c3e 9fea      	MUL  R30,R26
000c3f 01f0      	MOVW R30,R0
000c40 5fea      	SUBI R30,LOW(-_glcd_font*2)
000c41 4ff9      	SBCI R31,HIGH(-_glcd_font*2)
000c42 01df      	MOVW R26,R30
000c43 91e0 3028 	LDS  R30,_i_S1010013001
000c45 e0f0      	LDI  R31,0
000c46 0fea      	ADD  R30,R26
000c47 1ffb      	ADC  R31,R27
000c48 91e4      	LPM  R30,Z
000c49 93ea      	ST   -Y,R30
000c4a dfb3      	RCALL _glcd_writebyte
000c4b c003      	RJMP _0x2020032
                 _0x2020031:
000c4c dde3      	RCALL _pull_void
000c4d ddd6      	RCALL _run_function
000c4e 9509      	ICALL
                 _0x2020032:
000c4f 9508      	RET
                 _0x202002E:
000c50 9508      	RET
                 _glcd_putchar:
000c51 80ba      	LDD  R11,Y+2
000c52 80a9      	LDD  R10,Y+1
000c53 80d8      	LDD  R13,Y+0
000c54 e0ea      	LDI  R30,LOW(_glcd_putchar_void)
000c55 e0fc      	LDI  R31,HIGH(_glcd_putchar_void)
000c56 93fa      	ST   -Y,R31
000c57 93ea      	ST   -Y,R30
000c58 e0e1      	LDI  R30,LOW(1)
000c59 93ea      	ST   -Y,R30
000c5a ddb1      	RCALL _push
000c5b dfae      	RCALL _glcd_putchar_void
000c5c c08d      	RJMP _0x2080003
                 _glcd_puts_void:
000c5d 91e0 3026 	LDS  R30,_stack_pointer_G101
000c5f e0f0      	LDI  R31,0
000c60 5ee0      	SUBI R30,LOW(-_function_status)
000c61 4cff      	SBCI R31,HIGH(-_function_status)
000c62 81e0      	LD   R30,Z
000c63 e0f0      	LDI  R31,0
000c64 30e1      	CPI  R30,LOW(0x1)
000c65 e0a0      	LDI  R26,HIGH(0x1)
000c66 07fa      	CPC  R31,R26
000c67 f4c9      	BRNE _0x2020035
000c68 91a0 302a 	LDS  R26,_glcd_puts_str
000c6a 91b0 302b 	LDS  R27,_glcd_puts_str+1
000c6c 91ec      	LD   R30,X
000c6d 30e0      	CPI  R30,0
000c6e f071      	BREQ _0x2020037
000c6f 92ca      	ST   -Y,R12
000c70 91e0 3029 	LDS  R30,_glcd_puts_page
000c72 93ea      	ST   -Y,R30
000c73 91ed      	LD   R30,X+
000c74 93a0 302a 	STS  _glcd_puts_str,R26
000c76 93b0 302b 	STS  _glcd_puts_str+1,R27
000c78 93ea      	ST   -Y,R30
000c79 dfd7      	RCALL _glcd_putchar
000c7a e0e6      	LDI  R30,LOW(6)
000c7b 0ece      	ADD  R12,R30
000c7c c003      	RJMP _0x2020038
                 _0x2020037:
000c7d ddb2      	RCALL _pull_void
000c7e dda5      	RCALL _run_function
000c7f 9509      	ICALL
                 _0x2020038:
000c80 9508      	RET
                 _0x2020035:
000c81 9508      	RET
                 _glcd_puts:
000c82 80cb      	LDD  R12,Y+3
000c83 81ea      	LDD  R30,Y+2
000c84 93e0 3029 	STS  _glcd_puts_page,R30
000c86 81e8      	LD   R30,Y
000c87 81f9      	LDD  R31,Y+1
000c88 93e0 302a 	STS  _glcd_puts_str,R30
000c8a 93f0 302b 	STS  _glcd_puts_str+1,R31
000c8c e5ed      	LDI  R30,LOW(_glcd_puts_void)
000c8d e0fc      	LDI  R31,HIGH(_glcd_puts_void)
000c8e 93fa      	ST   -Y,R31
000c8f 93ea      	ST   -Y,R30
000c90 e0e1      	LDI  R30,LOW(1)
000c91 93ea      	ST   -Y,R30
000c92 dd79      	RCALL _push
000c93 dfc9      	RCALL _glcd_puts_void
000c94 9624      	ADIW R28,4
000c95 9508      	RET
                 _glcd_puts_center_void:
000c96 91e0 3026 	LDS  R30,_stack_pointer_G101
000c98 e0f0      	LDI  R31,0
000c99 5ee0      	SUBI R30,LOW(-_function_status)
000c9a 4cff      	SBCI R31,HIGH(-_function_status)
000c9b 81e0      	LD   R30,Z
000c9c e0f0      	LDI  R31,0
000c9d 30e1      	CPI  R30,LOW(0x1)
000c9e e0a0      	LDI  R26,HIGH(0x1)
000c9f 07fa      	CPC  R31,R26
000ca0 f579      	BRNE _0x202003C
000ca1 91e0 302d 	LDS  R30,_glcd_puts_center_str
000ca3 91f0 302e 	LDS  R31,_glcd_puts_center_str+1
000ca5 93fa      	ST   -Y,R31
000ca6 93ea      	ST   -Y,R30
000ca7 940e 0da7 	CALL _strlen
000ca9 93e0 302f 	STS  _i_S1010017000,R30
000cab 91a0 302f 	LDS  R26,_i_S1010017000
000cad e0e6      	LDI  R30,LOW(6)
000cae 9fea      	MUL  R30,R26
000caf 01f0      	MOVW R30,R0
000cb0 e8a0      	LDI  R26,LOW(128)
000cb1 e0b0      	LDI  R27,HIGH(128)
000cb2 1bae      	SUB  R26,R30
000cb3 0bbf      	SBC  R27,R31
000cb4 e0e2      	LDI  R30,LOW(2)
000cb5 e0f0      	LDI  R31,HIGH(2)
000cb6 940e 0df0 	CALL __DIVW21
000cb8 93e0 302f 	STS  _i_S1010017000,R30
000cba 91e0 3026 	LDS  R30,_stack_pointer_G101
000cbc e0f0      	LDI  R31,0
000cbd 5ee0      	SUBI R30,LOW(-_function_status)
000cbe 4cff      	SBCI R31,HIGH(-_function_status)
000cbf e0a2      	LDI  R26,LOW(2)
000cc0 83a0      	STD  Z+0,R26
000cc1 91e0 302f 	LDS  R30,_i_S1010017000
000cc3 93ea      	ST   -Y,R30
000cc4 91e0 302c 	LDS  R30,_glcd_puts_center_page
000cc6 93ea      	ST   -Y,R30
000cc7 91e0 302d 	LDS  R30,_glcd_puts_center_str
000cc9 91f0 302e 	LDS  R31,_glcd_puts_center_str+1
000ccb 93fa      	ST   -Y,R31
000ccc 93ea      	ST   -Y,R30
000ccd dfb4      	RCALL _glcd_puts
000cce 9508      	RET
000ccf c008      	RJMP _0x202003B
                 _0x202003C:
000cd0 30e2      	CPI  R30,LOW(0x2)
000cd1 e0a0      	LDI  R26,HIGH(0x2)
000cd2 07fa      	CPC  R31,R26
000cd3 f421      	BRNE _0x202003B
                 _0x2080004:
000cd4 dd5b      	RCALL _pull_void
000cd5 dd4e      	RCALL _run_function
000cd6 9509      	ICALL
000cd7 9508      	RET
                 _0x202003B:
000cd8 9508      	RET
                 _glcd_puts_center:
000cd9 81ea      	LDD  R30,Y+2
000cda 93e0 302c 	STS  _glcd_puts_center_page,R30
000cdc 81e8      	LD   R30,Y
000cdd 81f9      	LDD  R31,Y+1
000cde 93e0 302d 	STS  _glcd_puts_center_str,R30
000ce0 93f0 302e 	STS  _glcd_puts_center_str+1,R31
000ce2 e9e6      	LDI  R30,LOW(_glcd_puts_center_void)
000ce3 e0fc      	LDI  R31,HIGH(_glcd_puts_center_void)
000ce4 93fa      	ST   -Y,R31
000ce5 93ea      	ST   -Y,R30
000ce6 e0e1      	LDI  R30,LOW(1)
000ce7 93ea      	ST   -Y,R30
000ce8 dd23      	RCALL _push
000ce9 dfac      	RCALL _glcd_puts_center_void
                 _0x2080003:
000cea 9623      	ADIW R28,3
000ceb 9508      	RET
                 _glcd_clear_void:
000cec 91e0 3026 	LDS  R30,_stack_pointer_G101
000cee e0f0      	LDI  R31,0
000cef 5ee0      	SUBI R30,LOW(-_function_status)
000cf0 4cff      	SBCI R31,HIGH(-_function_status)
000cf1 81e0      	LD   R30,Z
000cf2 e0f0      	LDI  R31,0
000cf3 30e1      	CPI  R30,LOW(0x1)
000cf4 e0a0      	LDI  R26,HIGH(0x1)
000cf5 07fa      	CPC  R31,R26
000cf6 f481      	BRNE _0x202004C
000cf7 e0e0      	LDI  R30,LOW(0)
000cf8 93e0 3037 	STS  _i_S101001D000,R30
000cfa 93e0 3038 	STS  _j_S101001D000,R30
000cfc 91e0 3026 	LDS  R30,_stack_pointer_G101
000cfe e0f0      	LDI  R31,0
000cff 5ee0      	SUBI R30,LOW(-_function_status)
000d00 4cff      	SBCI R31,HIGH(-_function_status)
000d01 e0a2      	LDI  R26,LOW(2)
000d02 83a0      	STD  Z+0,R26
000d03 e0e0      	LDI  R30,LOW(0)
000d04 93ea      	ST   -Y,R30
000d05 93ea      	ST   -Y,R30
000d06 c058      	RJMP _0x2080001
                 _0x202004C:
000d07 30e2      	CPI  R30,LOW(0x2)
000d08 e0a0      	LDI  R26,HIGH(0x2)
000d09 07fa      	CPC  R31,R26
000d0a f559      	BRNE _0x202004B
000d0b 91a0 3037 	LDS  R26,_i_S101001D000
000d0d 30a7      	CPI  R26,LOW(0x7)
000d0e f421      	BRNE _0x202004F
000d0f 91a0 3038 	LDS  R26,_j_S101001D000
000d11 37af      	CPI  R26,LOW(0x7F)
000d12 f020      	BRLO _0x2020051
                 _0x202004F:
000d13 91a0 3037 	LDS  R26,_i_S101001D000
000d15 30a7      	CPI  R26,LOW(0x7)
000d16 f4d8      	BRSH _0x202004E
                 _0x2020051:
000d17 91e0 3038 	LDS  R30,_j_S101001D000
000d19 5fef      	SUBI R30,-LOW(1)
000d1a 93e0 3038 	STS  _j_S101001D000,R30
000d1c 91a0 3038 	LDS  R26,_j_S101001D000
000d1e 38a0      	CPI  R26,LOW(0x80)
000d1f f441      	BRNE _0x2020053
000d20 e0e0      	LDI  R30,LOW(0)
000d21 93e0 3038 	STS  _j_S101001D000,R30
000d23 91e0 3037 	LDS  R30,_i_S101001D000
000d25 5fef      	SUBI R30,-LOW(1)
000d26 93e0 3037 	STS  _i_S101001D000,R30
                 _0x2020053:
000d28 91e0 3038 	LDS  R30,_j_S101001D000
000d2a 93ea      	ST   -Y,R30
000d2b 91e0 3037 	LDS  R30,_i_S101001D000
000d2d 93ea      	ST   -Y,R30
000d2e e0e0      	LDI  R30,LOW(0)
000d2f 93ea      	ST   -Y,R30
000d30 decd      	RCALL _glcd_writebyte
000d31 c003      	RJMP _0x2020054
                 _0x202004E:
000d32 dcfd      	RCALL _pull_void
000d33 dcf0      	RCALL _run_function
000d34 9509      	ICALL
                 _0x2020054:
000d35 9508      	RET
                 _0x202004B:
000d36 9508      	RET
                 _glcd_clear:
000d37 eeec      	LDI  R30,LOW(_glcd_clear_void)
000d38 e0fc      	LDI  R31,HIGH(_glcd_clear_void)
000d39 93fa      	ST   -Y,R31
000d3a 93ea      	ST   -Y,R30
000d3b e0e1      	LDI  R30,LOW(1)
000d3c 93ea      	ST   -Y,R30
000d3d dcce      	RCALL _push
000d3e dfad      	RCALL _glcd_clear_void
000d3f 9508      	RET
                 _glcd_putbmp_void:
000d40 91e0 3026 	LDS  R30,_stack_pointer_G101
000d42 e0f0      	LDI  R31,0
000d43 5ee0      	SUBI R30,LOW(-_function_status)
000d44 4cff      	SBCI R31,HIGH(-_function_status)
000d45 81e0      	LD   R30,Z
000d46 e0f0      	LDI  R31,0
000d47 30e1      	CPI  R30,LOW(0x1)
000d48 e0a0      	LDI  R26,HIGH(0x1)
000d49 07fa      	CPC  R31,R26
000d4a f4c1      	BRNE _0x2020058
000d4b e0e0      	LDI  R30,LOW(0)
000d4c 93e0 303b 	STS  _i_S101001F000,R30
000d4e 93e0 303c 	STS  _i_S101001F000+1,R30
000d50 91e0 3026 	LDS  R30,_stack_pointer_G101
000d52 e0f0      	LDI  R31,0
000d53 5ee0      	SUBI R30,LOW(-_function_status)
000d54 4cff      	SBCI R31,HIGH(-_function_status)
000d55 e0a2      	LDI  R26,LOW(2)
000d56 83a0      	STD  Z+0,R26
000d57 e0e0      	LDI  R30,LOW(0)
000d58 93ea      	ST   -Y,R30
000d59 93ea      	ST   -Y,R30
000d5a 91e0 3039 	LDS  R30,_glcd_putbmp_bmp
000d5c 91f0 303a 	LDS  R31,_glcd_putbmp_bmp+1
                 _0x2080002:
000d5e 91e4      	LPM  R30,Z
                 _0x2080001:
000d5f 93ea      	ST   -Y,R30
000d60 de9d      	RCALL _glcd_writebyte
000d61 9508      	RET
000d62 c033      	RJMP _0x2020057
                 _0x2020058:
000d63 30e2      	CPI  R30,LOW(0x2)
000d64 e0a0      	LDI  R26,HIGH(0x2)
000d65 07fa      	CPC  R31,R26
000d66 f579      	BRNE _0x2020057
000d67 91e0 303b 	LDS  R30,_i_S101001F000
000d69 91f0 303c 	LDS  R31,_i_S101001F000+1
000d6b 9631      	ADIW R30,1
000d6c 93e0 303b 	STS  _i_S101001F000,R30
000d6e 93f0 303c 	STS  _i_S101001F000+1,R31
000d70 91a0 303b 	LDS  R26,_i_S101001F000
000d72 91b0 303c 	LDS  R27,_i_S101001F000+1
000d74 30a0      	CPI  R26,LOW(0x400)
000d75 e0e4      	LDI  R30,HIGH(0x400)
000d76 07be      	CPC  R27,R30
000d77 f4d0      	BRSH _0x202005A
000d78 91e0 303b 	LDS  R30,_i_S101001F000
000d7a 91f0 303c 	LDS  R31,_i_S101001F000+1
000d7c 77ef      	ANDI R30,LOW(0x7F)
000d7d 70f0      	ANDI R31,HIGH(0x7F)
000d7e 93ea      	ST   -Y,R30
000d7f e8e0      	LDI  R30,LOW(128)
000d80 e0f0      	LDI  R31,HIGH(128)
000d81 940e 0ddd 	CALL __DIVW21U
000d83 93ea      	ST   -Y,R30
000d84 91e0 303b 	LDS  R30,_i_S101001F000
000d86 91f0 303c 	LDS  R31,_i_S101001F000+1
000d88 91a0 3039 	LDS  R26,_glcd_putbmp_bmp
000d8a 91b0 303a 	LDS  R27,_glcd_putbmp_bmp+1
000d8c 0fea      	ADD  R30,R26
000d8d 1ffb      	ADC  R31,R27
000d8e 91e4      	LPM  R30,Z
000d8f 93ea      	ST   -Y,R30
000d90 de6d      	RCALL _glcd_writebyte
000d91 c003      	RJMP _0x202005B
                 _0x202005A:
000d92 dc9d      	RCALL _pull_void
000d93 dc90      	RCALL _run_function
000d94 9509      	ICALL
                 _0x202005B:
000d95 9508      	RET
                 _0x2020057:
000d96 9508      	RET
                 _glcd_putbmp:
000d97 81e8      	LD   R30,Y
000d98 81f9      	LDD  R31,Y+1
000d99 93e0 3039 	STS  _glcd_putbmp_bmp,R30
000d9b 93f0 303a 	STS  _glcd_putbmp_bmp+1,R31
000d9d e4e0      	LDI  R30,LOW(_glcd_putbmp_void)
000d9e e0fd      	LDI  R31,HIGH(_glcd_putbmp_void)
000d9f 93fa      	ST   -Y,R31
000da0 93ea      	ST   -Y,R30
000da1 e0e1      	LDI  R30,LOW(1)
000da2 93ea      	ST   -Y,R30
000da3 dc68      	RCALL _push
000da4 df9b      	RCALL _glcd_putbmp_void
000da5 9622      	ADIW R28,2
000da6 9508      	RET
                 
                 	.CSEG
                 
                 	.CSEG
                 _strlen:
000da7 91a9          ld   r26,y+
000da8 91b9          ld   r27,y+
000da9 27ee          clr  r30
000daa 27ff          clr  r31
                 strlen0:
000dab 916d          ld   r22,x+
000dac 2366          tst  r22
000dad f011          breq strlen1
000dae 9631          adiw r30,1
000daf cffb          rjmp strlen0
                 strlen1:
000db0 9508          ret
                 _strlenf:
000db1 27aa          clr  r26
000db2 27bb          clr  r27
000db3 91e9          ld   r30,y+
000db4 91f9          ld   r31,y+
                 strlenf0:
000db5 9005      	lpm  r0,z+
000db6 2000          tst  r0
000db7 f011          breq strlenf1
000db8 9611          adiw r26,1
000db9 cffb          rjmp strlenf0
                 strlenf1:
000dba 01fd          movw r30,r26
000dbb 9508          ret
                 
                 	.DSEG
                 _glcd_data_address_G101:
003000           	.BYTE 0x2
                 _glcd_rs_address_G101:
003002           	.BYTE 0x2
                 _glcd_rs_bit_msk_G101:
003004           	.BYTE 0x1
                 _glcd_rw_address_G101:
003005           	.BYTE 0x2
                 _glcd_rw_bit_msk_G101:
003007           	.BYTE 0x1
                 _glcd_en_address_G101:
003008           	.BYTE 0x2
                 _glcd_en_bit_msk_G101:
00300a           	.BYTE 0x1
                 _glcd_cs1_address_G101:
00300b           	.BYTE 0x2
                 _glcd_cs1_bit_msk_G101:
00300d           	.BYTE 0x1
                 _glcd_cs2_address_G101:
00300e           	.BYTE 0x2
                 _glcd_cs2_bit_msk_G101:
003010           	.BYTE 0x1
                 _glcd_rst_address_G101:
003011           	.BYTE 0x2
                 _glcd_rst_bit_msk_G101:
003013           	.BYTE 0x1
                 _function_stack:
003014           	.BYTE 0xC
                 _function_status:
003020           	.BYTE 0x6
                 _stack_pointer_G101:
003026           	.BYTE 0x1
                 _i_S101000D000:
003027           	.BYTE 0x1
                 _i_S1010013001:
003028           	.BYTE 0x1
                 _glcd_puts_page:
003029           	.BYTE 0x1
                 _glcd_puts_str:
00302a           	.BYTE 0x2
                 _glcd_puts_center_page:
00302c           	.BYTE 0x1
                 _glcd_puts_center_str:
00302d           	.BYTE 0x2
                 _i_S1010017000:
00302f           	.BYTE 0x1
                 _glcd_putsf_column:
003030           	.BYTE 0x1
                 _glcd_putsf_page:
003031           	.BYTE 0x1
                 _glcd_putsf_str:
003032           	.BYTE 0x2
                 _glcd_putsf_center_page:
003034           	.BYTE 0x1
                 _glcd_putsf_center_str:
003035           	.BYTE 0x2
                 _i_S101001D000:
003037           	.BYTE 0x1
                 _j_S101001D000:
003038           	.BYTE 0x1
                 _glcd_putbmp_bmp:
003039           	.BYTE 0x2
                 _i_S101001F000:
00303b           	.BYTE 0x2
                 
                 	.CSEG
                 
                 	.CSEG
                 _delay_ms:
000dbc 91e9      	ld   r30,y+
000dbd 91f9      	ld   r31,y+
000dbe 9630      	adiw r30,0
000dbf f039      	breq __delay_ms1
                 __delay_ms0:
                +
000dc0 e480     +LDI R24 , LOW ( 0x1F40 )
000dc1 e19f     +LDI R25 , HIGH ( 0x1F40 )
                +__DELAY_USW_LOOP :
000dc2 9701     +SBIW R24 , 1
000dc3 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x1F40
000dc4 95a8      	wdr
000dc5 9731      	sbiw r30,1
000dc6 f7c9      	brne __delay_ms0
                 __delay_ms1:
000dc7 9508      	ret
                 
                 __ADDW2R15:
000dc8 2400      	CLR  R0
000dc9 0daf      	ADD  R26,R15
000dca 1db0      	ADC  R27,R0
000dcb 9508      	RET
                 
                 __ANEGW1:
000dcc 95f1      	NEG  R31
000dcd 95e1      	NEG  R30
000dce 40f0      	SBCI R31,0
000dcf 9508      	RET
                 
                 __LSLB12:
000dd0 23ee      	TST  R30
000dd1 2e0e      	MOV  R0,R30
000dd2 2fea      	MOV  R30,R26
000dd3 f019      	BREQ __LSLB12R
                 __LSLB12L:
000dd4 0fee      	LSL  R30
000dd5 940a      	DEC  R0
000dd6 f7e9      	BRNE __LSLB12L
                 __LSLB12R:
000dd7 9508      	RET
                 
                 __LTB12U:
000dd8 17ae      	CP   R26,R30
000dd9 e0e1      	LDI  R30,1
000dda f008      	BRLO __LTB12U1
000ddb 27ee      	CLR  R30
                 __LTB12U1:
000ddc 9508      	RET
                 
                 __DIVW21U:
000ddd 2400      	CLR  R0
000dde 2411      	CLR  R1
000ddf e190      	LDI  R25,16
                 __DIVW21U1:
000de0 0faa      	LSL  R26
000de1 1fbb      	ROL  R27
000de2 1c00      	ROL  R0
000de3 1c11      	ROL  R1
000de4 1a0e      	SUB  R0,R30
000de5 0a1f      	SBC  R1,R31
000de6 f418      	BRCC __DIVW21U2
000de7 0e0e      	ADD  R0,R30
000de8 1e1f      	ADC  R1,R31
000de9 c001      	RJMP __DIVW21U3
                 __DIVW21U2:
000dea 60a1      	SBR  R26,1
                 __DIVW21U3:
000deb 959a      	DEC  R25
000dec f799      	BRNE __DIVW21U1
000ded 01fd      	MOVW R30,R26
000dee 01d0      	MOVW R26,R0
000def 9508      	RET
                 
                 __DIVW21:
000df0 d004      	RCALL __CHKSIGNW
000df1 dfeb      	RCALL __DIVW21U
000df2 f40e      	BRTC __DIVW211
000df3 dfd8      	RCALL __ANEGW1
                 __DIVW211:
000df4 9508      	RET
                 
                 __CHKSIGNW:
000df5 94e8      	CLT
000df6 fff7      	SBRS R31,7
000df7 c002      	RJMP __CHKSW1
000df8 dfd3      	RCALL __ANEGW1
000df9 9468      	SET
                 __CHKSW1:
000dfa ffb7      	SBRS R27,7
000dfb c006      	RJMP __CHKSW2
000dfc 95a0      	COM  R26
000dfd 95b0      	COM  R27
000dfe 9611      	ADIW R26,1
000dff f800      	BLD  R0,0
000e00 9403      	INC  R0
000e01 fa00      	BST  R0,0
                 __CHKSW2:
000e02 9508      	RET
                 
                 __GETW1P:
000e03 91ed      	LD   R30,X+
000e04 91fc      	LD   R31,X
000e05 9711      	SBIW R26,1
000e06 9508      	RET
                 
                 __GETW1PF:
000e07 9005      	LPM  R0,Z+
000e08 91f4      	LPM  R31,Z
000e09 2de0      	MOV  R30,R0
000e0a 9508      	RET
                 
                 __PUTPARD1:
000e0b 937a      	ST   -Y,R23
000e0c 936a      	ST   -Y,R22
000e0d 93fa      	ST   -Y,R31
000e0e 93ea      	ST   -Y,R30
000e0f 9508      	RET
                 
                 __SAVELOCR6:
000e10 935a      	ST   -Y,R21
                 __SAVELOCR5:
000e11 934a      	ST   -Y,R20
                 __SAVELOCR4:
000e12 933a      	ST   -Y,R19
                 __SAVELOCR3:
000e13 932a      	ST   -Y,R18
                 __SAVELOCR2:
000e14 931a      	ST   -Y,R17
000e15 930a      	ST   -Y,R16
000e16 9508      	RET
                 
                 __LOADLOCR6:
000e17 815d      	LDD  R21,Y+5
                 __LOADLOCR5:
000e18 814c      	LDD  R20,Y+4
                 __LOADLOCR4:
000e19 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
000e1a 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
000e1b 8119      	LDD  R17,Y+1
000e1c 8108      	LD   R16,Y
000e1d 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATxmega128A1 register use summary:
r0 :  28 r1 :   7 r2 :   5 r3 :   2 r4 :   4 r5 :   1 r6 :   3 r7 :   4 
r8 :   1 r9 :   3 r10:   4 r11:   5 r12:   4 r13:   6 r14:   0 r15:   6 
r16:  41 r17:  39 r18:  33 r19:   8 r20:   9 r21:  17 r22:   9 r23:   5 
r24:  12 r25:   7 r26: 254 r27:  76 r28:  19 r29:   1 r30: 906 r31: 305 
x  :  52 y  : 361 z  :  45 
Registers used: 34 out of 35 (97.1%)

ATxmega128A1 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   6 add   :   8 
adiw  :  53 and   :   0 andi  :  43 asr   :   0 bclr  :   0 bld   :   1 
brbc  :   0 brbs  :   0 brcc  :   1 brcs  :   0 break :   0 breq  :  20 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :  10 
brlt  :   0 brmi  :   1 brne  :  54 brpl  :   1 brsh  :   6 brtc  :   1 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   1 call  :  40 
cbi   :   0 cbr   :   1 clc   :   0 clh   :   0 cli   :   5 cln   :   0 
clr   :  15 cls   :   0 clt   :   1 clv   :   0 clz   :   0 com   :   2 
cp    :   5 cpc   :  29 cpi   :  67 cpse  :   0 dec   :   2 des   :   0 
eicall:   0 eijmp :   0 elpm  :   0 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :  13 ijmp  :   0 in    :   5 inc   :   2 jmp   : 130 
ld    :  48 ldd   : 134 ldi   : 280 lds   : 205 lpm   :  20 lsl   :   4 
lsr   :   0 mov   :  39 movw  :  28 mul   :   4 muls  :   0 mulsu :   0 
neg   :   2 nop   :   0 or    :   1 ori   :  18 out   :  35 pop   :   1 
push  :   1 rcall :  62 ret   :  55 reti  :   2 rjmp  :  87 rol   :   5 
ror   :   0 sbc   :   3 sbci  :  29 sbi   :   0 sbic  :   0 sbis  :   0 
sbiw  :  30 sbr   :   2 sbrc  :   2 sbrs  :  12 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   1 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    : 201 std   :  60 sts   : 244 
sub   :   3 subi  :  47 swap  :   0 tst   :   5 wdr   :   1 
Instructions used: 63 out of 119 (52.9%)

ATxmega128A1 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x001c3c   5618   1610   7228  135168   5.3%
[.dseg] 0x002000 0x00303d      0     61     61   16383   0.4%
[.eseg] 0x000000 0x000000      0      0      0    2048   0.0%

Assembly complete, 0 errors, 12 warnings
