
*** Running vivado
    with args -log vivado.log -applog -m64 -messageDb vivado.pb -mode batch -source vpl.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source vpl.tcl -notrace
INFO: Dispatch client connection id - 43903
WARNING: failed to connect to dispatch server - client already initialized
[12:56:57] Run vpl: Step create_project: Started
INFO: [OCL_UTIL] current step: vpl.create_project
Creating Vivado project.
INFO: [OCL_UTIL] set ::origin_dir_loc .local/hw_platform/prj
INFO: [OCL_UTIL] set ::user_project_name prj
INFO: [OCL_UTIL] internal step: source .local/hw_platform/prj/rebuild.tcl to create prj project
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2235.227 ; gain = 0.000 ; free physical = 508 ; free virtual = 13038
WARNING: [Vivado 12-9135] Ignoring repo path (/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/bdf) because it contains no board files
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/.local/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2235.227 ; gain = 0.000 ; free physical = 414 ; free virtual = 12976
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'u96v2_sbc_base.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
u96v2_sbc_base_PWM_w_Int_1_0
u96v2_sbc_base_PWM_w_Int_0_0

WARNING: [IP_Flow 19-2162] IP 'u96v2_sbc_base_PWM_w_Int_0_0' is locked:
* IP definition 'PWM_w_Int (1.0)' for IP 'u96v2_sbc_base_PWM_w_Int_0_0' (customized with software release 2020.2.2) was not found in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'u96v2_sbc_base_PWM_w_Int_1_0' is locked:
* IP definition 'PWM_w_Int (1.0)' for IP 'u96v2_sbc_base_PWM_w_Int_1_0' (customized with software release 2020.2.2) was not found in the IP Catalog.
import_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 2235.227 ; gain = 0.000 ; free physical = 268 ; free virtual = 12906
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'u96v2_sbc_base.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
u96v2_sbc_base_PWM_w_Int_1_0
u96v2_sbc_base_PWM_w_Int_0_0

INFO: Project created:prj
[12:57:50] Run vpl: Step create_project: Completed
[12:57:50] Run vpl: Step create_bd: Started
INFO: [OCL_UTIL] current step: vpl.create_bd
INFO: [OCL_UTIL] setting ip_repo_paths: /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/int/xo/ip_repo/xilinx_com_hls_Filter_HW_1_0 .local/hw_platform/iprepo /mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/data/cache/xilinx .local/hw_platform/ipcache /mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/data/ip
INFO: [OCL_UTIL] internal step: update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/int/xo/ip_repo/xilinx_com_hls_Filter_HW_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/data/ip'.
INFO: [OCL_UTIL] internal step: config_ip_cache -use_cache_location /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/.ipcache
INFO: [OCL_UTIL] internal step: open_bd_design -auto_upgrade [get_files u96v2_sbc_base.bd]
Reading block design file </mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.srcs/sources_1/bd/u96v2_sbc_base/u96v2_sbc_base.bd>...
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_100M
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_0_bram
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_0
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding component instance block -- avnet.com:ip:PWM_w_Int:1.0 - PWM_w_Int_0
Adding component instance block -- avnet.com:ip:PWM_w_Int:1.0 - PWM_w_Int_1
Adding component instance block -- xilinx.com:ip:system_management_wiz:1.3 - system_management_wiz_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_4
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_5
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_6
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_7
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_8
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_9
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_3
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_4
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_5
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_6
Successfully read diagram <u96v2_sbc_base> from block design file </mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.srcs/sources_1/bd/u96v2_sbc_base/u96v2_sbc_base.bd>
INFO: [BD 41-1799] The block design contains upgradeable cell(s), automatically upgrading to newest version...
INFO: [IP_Flow 19-3420] Updated u96v2_sbc_base_axi_interconnect_0_0 to use current project options
Wrote  : </mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.srcs/sources_1/bd/u96v2_sbc_base/u96v2_sbc_base.bd> 
open_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 2299.406 ; gain = 21.145 ; free physical = 284 ; free virtual = 12744
INFO: [OCL_UTIL] internal step: report locked IPs
INFO: [OCL_UTIL] internal step: source .local/dr.bd.tcl
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [BD 41-1753] The name 'axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'axi_intc_0_intr_1_interrupt_concat' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
INFO: [OCL_UTIL] internal step: save_bd_design
Wrote  : </mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.srcs/sources_1/bd/u96v2_sbc_base/u96v2_sbc_base.bd> 
[12:58:16] Run vpl: Step create_bd: Completed
[12:58:16] Run vpl: Step update_bd: Started
INFO: [OCL_UTIL] current step: vpl.update_bd
INFO: [OCL_UTIL] internal step: inserting profiling and debug cores
--- DPA: insert_chipscope_debug: No chipscope_debugs dict name - nothing to insert
INFO: Platform is not decorated with AXI-Lite and trace masters
INFO: Platform does not require extraction of debug/profile metadata.
--- DPA: -----------------------------------------------------------
--- DPA: Automation Dictionary:
--- DPA: -----------------------------------------------------------
WARNING: No monitor points found for BD automation.
--- DPA: Step 1 - Add debug/profile monitors...
--- DPA: Step 2 - No trace added
--- DPA: Step 3 - Add AI engine support...
--- DPA: Step 4 - Add AXI-Lite control...
--- DPA: Step 5 - Group IP into System_DPA...
INFO: [OCL_UTIL] internal step: assign_bd_address
Slave segment '/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW' is being assigned into address space '/Filter_HW_1/Data_m_axi_gmem' at <0x0000_0000 [ 2G ]>.
Slave segment '/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM' is being assigned into address space '/Filter_HW_1/Data_m_axi_gmem' at <0xFF00_0000 [ 16M ]>.
INFO: [BD 41-1051] The usage register of slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM does not match the usage memory of address space /Filter_HW_1/Data_m_axi_gmem and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /Filter_HW_1/Data_m_axi_gmem.
Slave segment '/Filter_HW_1/s_axi_control/Reg' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xB000_0000 [ 64K ]>.
INFO: [OCL_UTIL] bd::util_cmd set_bd_source Vitis [current_bd_design]
INFO: [OCL_UTIL] internal step: save_bd_design
Wrote  : </mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.srcs/sources_1/bd/u96v2_sbc_base/u96v2_sbc_base.bd> 
INFO: [OCL_UTIL] internal step: writing address_map.xml
[12:58:16] Run vpl: Step update_bd: Completed
[12:58:17] Run vpl: Step generate_target: Started
INFO: [OCL_UTIL] current step: vpl.generate_target
INFO: [OCL_UTIL] internal step: generate_target all [get_files u96v2_sbc_base.bd]
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 31 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 30 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 29 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 28 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 27 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 26 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 25 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 24 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 23 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 22 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 21 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 20 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 19 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 18 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 17 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 16 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 15 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 14 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 13 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 12 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 11 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 10 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 9 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 8 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 7 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 6 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 5 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 4 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 3 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 2 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 0 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc_0: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_bram_ctrl_0/S_AXI(0) and /ps8_0_axi_periph/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_bram_ctrl_0/S_AXI(0) and /ps8_0_axi_periph/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m01_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m01_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m02_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M02_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m02_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M02_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m03_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M03_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m03_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M03_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m04_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M04_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m04_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M04_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m05_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M05_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m05_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M05_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m06_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M06_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m06_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M06_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m07_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M07_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m07_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M07_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m08_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M08_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m08_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M08_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m09_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M09_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m09_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M09_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_ds/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_ds/M_AXI(0)
WARNING: [BD 41-927] Following properties on pin /Filter_HW_1/ap_clk have been updated from connected ip, but BD cell '/Filter_HW_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </Filter_HW_1> to completely resolve these warnings.
Wrote  : </mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.srcs/sources_1/bd/u96v2_sbc_base/u96v2_sbc_base.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_ds/s_axi_arlock'(1) to pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_ds/s_axi_awlock'(1) to pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(14) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to pin: '/axi_bram_ctrl_0/bram_addr_b'(14) - Only lower order bits will be connected.
VHDL Output written to : /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_ds/s_axi_arlock'(1) to pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_ds/s_axi_awlock'(1) to pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(14) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to pin: '/axi_bram_ctrl_0/bram_addr_b'(14) - Only lower order bits will be connected.
VHDL Output written to : /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/sim/u96v2_sbc_base.vhd
VHDL Output written to : /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/hdl/u96v2_sbc_base_wrapper.vhd
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.3-0] u96v2_sbc_base_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_FPD'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM1_FPD'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0_FPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Filter_HW_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0_intr_1_interrupt_concat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block irq_const_tieoff .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_0/u96v2_sbc_base_auto_ds_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_0/u96v2_sbc_base_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_1/u96v2_sbc_base_auto_ds_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m02_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_1/u96v2_sbc_base_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_2/u96v2_sbc_base_auto_ds_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m03_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_2/u96v2_sbc_base_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_3/u96v2_sbc_base_auto_ds_3_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m04_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_3/u96v2_sbc_base_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m04_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_4/u96v2_sbc_base_auto_ds_4_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m05_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_4/u96v2_sbc_base_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m05_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_5/u96v2_sbc_base_auto_ds_5_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m06_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_5/u96v2_sbc_base_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m06_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_6/u96v2_sbc_base_auto_ds_6_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m07_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_6/u96v2_sbc_base_auto_pc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m07_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_7/u96v2_sbc_base_auto_ds_7_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m08_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_7/u96v2_sbc_base_auto_pc_7_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m08_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_8/u96v2_sbc_base_auto_ds_8_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m09_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_8/u96v2_sbc_base_auto_pc_8_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m09_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_9/u96v2_sbc_base_auto_ds_9_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_9/u96v2_sbc_base_auto_pc_9_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_10/u96v2_sbc_base_auto_ds_10_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_ds .
Exporting to file /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/hw_handoff/u96v2_sbc_base.hwh
Generated Block Design Tcl file /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/hw_handoff/u96v2_sbc_base_bd.tcl
Generated Hardware Definition File /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.hwdef
generate_target: Time (s): cpu = 00:00:28 ; elapsed = 00:01:21 . Memory (MB): peak = 2434.031 ; gain = 134.625 ; free physical = 328 ; free virtual = 12480
INFO: [OCL_UTIL] internal step: config_ip_cache -export [get_ips -all -of_object [get_files u96v2_sbc_base.bd]]
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: u96v2_sbc_base_axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: u96v2_sbc_base_axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: u96v2_sbc_base_axi_intc_0_intr_1_interrupt_concat_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: u96v2_sbc_base_axi_interconnect_0_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: u96v2_sbc_base_irq_const_tieoff_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: u96v2_sbc_base_xlconcat_0_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: u96v2_sbc_base_xlslice_0_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: u96v2_sbc_base_xlslice_1_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: u96v2_sbc_base_xlslice_2_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: u96v2_sbc_base_xlslice_3_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: u96v2_sbc_base_xlslice_4_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: u96v2_sbc_base_xlslice_5_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: u96v2_sbc_base_xlslice_6_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: u96v2_sbc_base_xlslice_7_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: u96v2_sbc_base_xlslice_8_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: u96v2_sbc_base_xlslice_9_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_Filter_HW_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_PWM_w_Int_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_PWM_w_Int_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_10
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_4
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_5
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_6
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_7
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_8
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_9
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_4
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_5
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_6
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_7
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_8
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_9
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_axi_bram_ctrl_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_axi_gpio_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_axi_gpio_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_axi_gpio_2_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_axi_intc_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_axi_uart16550_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_axi_uart16550_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_blk_mem_gen_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_clk_wiz_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_proc_sys_reset_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_proc_sys_reset_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_proc_sys_reset_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_proc_sys_reset_2_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_proc_sys_reset_3_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_proc_sys_reset_4_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_proc_sys_reset_5_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_proc_sys_reset_6_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_system_management_wiz_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_xbar_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_zynq_ultra_ps_e_0_0
config_ip_cache: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 2514.070 ; gain = 80.039 ; free physical = 288 ; free virtual = 12459
INFO: [OCL_UTIL] internal step: write_hwdef -force -file /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/int/system.hdf
WARNING: [Vivado_Tcl 4-1264] 'write_hwdef' with HDF extension is deprecated, please use 'write_hw_platform'
INFO: [OCL_UTIL] internal step: writing user synth clock constraints in output/u96v2_sbc_base_ooc_copy.xdc
INFO: [OCL_UTIL] internal step: add_files output/u96v2_sbc_base_ooc_copy.xdc -fileset [current_fileset -constrset]
INFO: [OCL_UTIL] set_property used_in synthesis implementation out_of_context /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/output/u96v2_sbc_base_ooc_copy.xdc
INFO: [OCL_UTIL] set_property processing_order early /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/output/u96v2_sbc_base_ooc_copy.xdc
[13:00:02] Run vpl: Step generate_target: Completed
[13:00:02] Run vpl: Step config_hw_runs: Started
INFO: [OCL_UTIL] current step: vpl.config_hw_runs
INFO: [OCL_UTIL] internal step: creating vpl tcl hooks for implementation run
INFO: [OCL_UTIL] internal step: source scripts/_vivado_report_commands.tcl
INFO: [Project 1-957] Report "impl_1_place_report_utilization_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_drc_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_methodology_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_power_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_timing_summary_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "synth_1_synth_report_utilization_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [OCL_UTIL] internal step: create_report_config -report_name impl_report_timing_summary_route_design_summary -report_type report_timing_summary -steps {route_design} -runs {impl_1} -options {-max_paths 10}
INFO: [OCL_UTIL] internal step: create_report_config -report_name impl_report_timing_summary_post_route_phys_opt_design_summary -report_type report_timing_summary -steps {post_route_phys_opt_design} -runs {impl_1} -options {-max_paths 10}
INFO: [OCL_UTIL] internal step: source scripts/_vivado_synth_props.tcl
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_Filter_HW_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_10
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_4
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_5
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_6
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_7
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_8
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_9
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_4
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_5
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_6
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_7
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_8
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_9
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_axi_intc_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_xbar_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_zynq_ultra_ps_e_0_0
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3098.355 ; gain = 120.059 ; free physical = 344 ; free virtual = 12394
INFO: [OCL_UTIL] internal step: source scripts/_vivado_impl_props.tcl
[13:00:12] Run vpl: Step config_hw_runs: Completed
[13:00:12] Run vpl: Step synth: Started
INFO: [OCL_UTIL] current step: vpl.synth
INFO: [OCL_UTIL] internal step: launch_runs synth_1 -jobs 4  
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_10
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_4
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_5
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_6
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_7
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_8
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_9
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_4
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_5
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_6
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_7
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_8
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_9
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_axi_intc_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_xbar_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_zynq_ultra_ps_e_0_0
[Sun Oct 29 13:00:17 2023] Launched u96v2_sbc_base_xbar_0_synth_1, u96v2_sbc_base_Filter_HW_1_0_synth_1, u96v2_sbc_base_auto_pc_3_synth_1, u96v2_sbc_base_auto_ds_4_synth_1, u96v2_sbc_base_auto_pc_4_synth_1, u96v2_sbc_base_auto_ds_5_synth_1, u96v2_sbc_base_auto_pc_5_synth_1, u96v2_sbc_base_auto_ds_6_synth_1, u96v2_sbc_base_auto_pc_6_synth_1, u96v2_sbc_base_auto_ds_7_synth_1, u96v2_sbc_base_auto_pc_7_synth_1, u96v2_sbc_base_auto_ds_8_synth_1, u96v2_sbc_base_auto_pc_8_synth_1, u96v2_sbc_base_auto_ds_9_synth_1, u96v2_sbc_base_auto_pc_9_synth_1, u96v2_sbc_base_auto_ds_10_synth_1, u96v2_sbc_base_auto_ds_3_synth_1, u96v2_sbc_base_auto_pc_2_synth_1, u96v2_sbc_base_auto_ds_2_synth_1, u96v2_sbc_base_auto_pc_1_synth_1, u96v2_sbc_base_auto_ds_1_synth_1, u96v2_sbc_base_auto_pc_0_synth_1, u96v2_sbc_base_auto_ds_0_synth_1, u96v2_sbc_base_zynq_ultra_ps_e_0_0_synth_1, u96v2_sbc_base_axi_intc_0_0_synth_1...
Run output will be captured here:
u96v2_sbc_base_xbar_0_synth_1: /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_xbar_0_synth_1/runme.log
u96v2_sbc_base_Filter_HW_1_0_synth_1: /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_Filter_HW_1_0_synth_1/runme.log
u96v2_sbc_base_auto_pc_3_synth_1: /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_pc_3_synth_1/runme.log
u96v2_sbc_base_auto_ds_4_synth_1: /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_ds_4_synth_1/runme.log
u96v2_sbc_base_auto_pc_4_synth_1: /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_pc_4_synth_1/runme.log
u96v2_sbc_base_auto_ds_5_synth_1: /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_ds_5_synth_1/runme.log
u96v2_sbc_base_auto_pc_5_synth_1: /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_pc_5_synth_1/runme.log
u96v2_sbc_base_auto_ds_6_synth_1: /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_ds_6_synth_1/runme.log
u96v2_sbc_base_auto_pc_6_synth_1: /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_pc_6_synth_1/runme.log
u96v2_sbc_base_auto_ds_7_synth_1: /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_ds_7_synth_1/runme.log
u96v2_sbc_base_auto_pc_7_synth_1: /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_pc_7_synth_1/runme.log
u96v2_sbc_base_auto_ds_8_synth_1: /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_ds_8_synth_1/runme.log
u96v2_sbc_base_auto_pc_8_synth_1: /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_pc_8_synth_1/runme.log
u96v2_sbc_base_auto_ds_9_synth_1: /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_ds_9_synth_1/runme.log
u96v2_sbc_base_auto_pc_9_synth_1: /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_pc_9_synth_1/runme.log
u96v2_sbc_base_auto_ds_10_synth_1: /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_ds_10_synth_1/runme.log
u96v2_sbc_base_auto_ds_3_synth_1: /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_ds_3_synth_1/runme.log
u96v2_sbc_base_auto_pc_2_synth_1: /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_pc_2_synth_1/runme.log
u96v2_sbc_base_auto_ds_2_synth_1: /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_ds_2_synth_1/runme.log
u96v2_sbc_base_auto_pc_1_synth_1: /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_pc_1_synth_1/runme.log
u96v2_sbc_base_auto_ds_1_synth_1: /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_ds_1_synth_1/runme.log
u96v2_sbc_base_auto_pc_0_synth_1: /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_pc_0_synth_1/runme.log
u96v2_sbc_base_auto_ds_0_synth_1: /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_ds_0_synth_1/runme.log
u96v2_sbc_base_zynq_ultra_ps_e_0_0_synth_1: /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_zynq_ultra_ps_e_0_0_synth_1/runme.log
u96v2_sbc_base_axi_intc_0_0_synth_1: /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_axi_intc_0_0_synth_1/runme.log
[Sun Oct 29 13:00:17 2023] Launched synth_1...
Run output will be captured here: /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3098.355 ; gain = 0.000 ; free physical = 346 ; free virtual = 12396
[Sun Oct 29 13:00:17 2023] Waiting for synth_1 to finish...

*** Running vivado
    with args -log u96v2_sbc_base_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source u96v2_sbc_base_wrapper.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source u96v2_sbc_base_wrapper.tcl -notrace
INFO: Dispatch client connection id - 43903
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/int/xo/ip_repo/xilinx_com_hls_Filter_HW_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2385.617 ; gain = 0.000 ; free physical = 8166 ; free virtual = 12700
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2385.617 ; gain = 0.000 ; free physical = 8122 ; free virtual = 12665
Command: synth_design -top u96v2_sbc_base_wrapper -part xczu3eg-sbva484-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6737
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2803.922 ; gain = 29.906 ; free physical = 6337 ; free virtual = 10881
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_wrapper' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.srcs/sources_1/imports/hdl/u96v2_sbc_base_wrapper.vhd:42]
INFO: [Synth 8-3491] module 'u96v2_sbc_base' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:8798' bound to instance 'u96v2_sbc_base_i' of component 'u96v2_sbc_base' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.srcs/sources_1/imports/hdl/u96v2_sbc_base_wrapper.vhd:71]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:8830]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_Filter_HW_1_0' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_Filter_HW_1_0_stub.vhdl:5' bound to instance 'Filter_HW_1' of component 'u96v2_sbc_base_Filter_HW_1_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:10116]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_Filter_HW_1_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_Filter_HW_1_0_stub.vhdl:66]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_PWM_w_Int_0_0' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_PWM_w_Int_0_0_stub.vhdl:5' bound to instance 'PWM_w_Int_0' of component 'u96v2_sbc_base_PWM_w_Int_0_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:10174]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_PWM_w_Int_0_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_PWM_w_Int_0_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_PWM_w_Int_1_0' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_PWM_w_Int_1_0_stub.vhdl:5' bound to instance 'PWM_w_Int_1' of component 'u96v2_sbc_base_PWM_w_Int_1_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:10202]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_PWM_w_Int_1_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_PWM_w_Int_1_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_axi_bram_ctrl_0_0' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_axi_bram_ctrl_0_0_stub.vhdl:5' bound to instance 'axi_bram_ctrl_0' of component 'u96v2_sbc_base_axi_bram_ctrl_0_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:10230]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_axi_bram_ctrl_0_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_axi_bram_ctrl_0_0_stub.vhdl:62]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_blk_mem_gen_0_0' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'axi_bram_ctrl_0_bram' of component 'u96v2_sbc_base_blk_mem_gen_0_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:10284]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_blk_mem_gen_0_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_blk_mem_gen_0_0_stub.vhdl:27]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_axi_gpio_0_0' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'u96v2_sbc_base_axi_gpio_0_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:10305]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_axi_gpio_0_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_axi_gpio_0_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_axi_gpio_1_0' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_axi_gpio_1_0_stub.vhdl:5' bound to instance 'axi_gpio_1' of component 'u96v2_sbc_base_axi_gpio_1_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:10329]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_axi_gpio_1_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_axi_gpio_1_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_axi_gpio_2_0' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_axi_gpio_2_0_stub.vhdl:5' bound to instance 'axi_gpio_2' of component 'u96v2_sbc_base_axi_gpio_2_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:10352]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_axi_gpio_2_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_axi_gpio_2_0_stub.vhdl:32]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:5890]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1X0CV42' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:5014]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_ds_9' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_9_stub.vhdl:5' bound to instance 'auto_ds' of component 'u96v2_sbc_base_auto_ds_9' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:5305]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_ds_9' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_9_stub.vhdl:87]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_pc_9' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_9_stub.vhdl:5' bound to instance 'auto_pc' of component 'u96v2_sbc_base_auto_pc_9' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:5384]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_pc_9' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_9_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1X0CV42' (1#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:5014]
INFO: [Synth 8-256] done synthesizing module 'u96v2_sbc_base_axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_0' (2#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:5890]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:6153]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_4L2W2Y' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:5525]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_ds_10' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_10_stub.vhdl:5' bound to instance 'auto_ds' of component 'u96v2_sbc_base_auto_ds_10' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:5745]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_ds_10' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_10_stub.vhdl:83]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_4L2W2Y' (3#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:5525]
INFO: [Synth 8-256] done synthesizing module 'u96v2_sbc_base_axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD_0' (4#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:6153]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_axi_intc_0_0' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_axi_intc_0_0_stub.vhdl:5' bound to instance 'axi_intc_0' of component 'u96v2_sbc_base_axi_intc_0_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:10516]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_axi_intc_0_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_axi_intc_0_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_axi_intc_0_intr_1_interrupt_concat_0' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_intc_0_intr_1_interrupt_concat_0/synth/u96v2_sbc_base_axi_intc_0_intr_1_interrupt_concat_0.v:60' bound to instance 'axi_intc_0_intr_1_interrupt_concat' of component 'u96v2_sbc_base_axi_intc_0_intr_1_interrupt_concat_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:10540]
INFO: [Synth 8-6157] synthesizing module 'u96v2_sbc_base_axi_intc_0_intr_1_interrupt_concat_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_intc_0_intr_1_interrupt_concat_0/synth/u96v2_sbc_base_axi_intc_0_intr_1_interrupt_concat_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter IN32_WIDTH bound to: 1 - type: integer 
	Parameter IN33_WIDTH bound to: 1 - type: integer 
	Parameter IN34_WIDTH bound to: 1 - type: integer 
	Parameter IN35_WIDTH bound to: 1 - type: integer 
	Parameter IN36_WIDTH bound to: 1 - type: integer 
	Parameter IN37_WIDTH bound to: 1 - type: integer 
	Parameter IN38_WIDTH bound to: 1 - type: integer 
	Parameter IN39_WIDTH bound to: 1 - type: integer 
	Parameter IN40_WIDTH bound to: 1 - type: integer 
	Parameter IN41_WIDTH bound to: 1 - type: integer 
	Parameter IN42_WIDTH bound to: 1 - type: integer 
	Parameter IN43_WIDTH bound to: 1 - type: integer 
	Parameter IN44_WIDTH bound to: 1 - type: integer 
	Parameter IN45_WIDTH bound to: 1 - type: integer 
	Parameter IN46_WIDTH bound to: 1 - type: integer 
	Parameter IN47_WIDTH bound to: 1 - type: integer 
	Parameter IN48_WIDTH bound to: 1 - type: integer 
	Parameter IN49_WIDTH bound to: 1 - type: integer 
	Parameter IN50_WIDTH bound to: 1 - type: integer 
	Parameter IN51_WIDTH bound to: 1 - type: integer 
	Parameter IN52_WIDTH bound to: 1 - type: integer 
	Parameter IN53_WIDTH bound to: 1 - type: integer 
	Parameter IN54_WIDTH bound to: 1 - type: integer 
	Parameter IN55_WIDTH bound to: 1 - type: integer 
	Parameter IN56_WIDTH bound to: 1 - type: integer 
	Parameter IN57_WIDTH bound to: 1 - type: integer 
	Parameter IN58_WIDTH bound to: 1 - type: integer 
	Parameter IN59_WIDTH bound to: 1 - type: integer 
	Parameter IN60_WIDTH bound to: 1 - type: integer 
	Parameter IN61_WIDTH bound to: 1 - type: integer 
	Parameter IN62_WIDTH bound to: 1 - type: integer 
	Parameter IN63_WIDTH bound to: 1 - type: integer 
	Parameter IN64_WIDTH bound to: 1 - type: integer 
	Parameter IN65_WIDTH bound to: 1 - type: integer 
	Parameter IN66_WIDTH bound to: 1 - type: integer 
	Parameter IN67_WIDTH bound to: 1 - type: integer 
	Parameter IN68_WIDTH bound to: 1 - type: integer 
	Parameter IN69_WIDTH bound to: 1 - type: integer 
	Parameter IN70_WIDTH bound to: 1 - type: integer 
	Parameter IN71_WIDTH bound to: 1 - type: integer 
	Parameter IN72_WIDTH bound to: 1 - type: integer 
	Parameter IN73_WIDTH bound to: 1 - type: integer 
	Parameter IN74_WIDTH bound to: 1 - type: integer 
	Parameter IN75_WIDTH bound to: 1 - type: integer 
	Parameter IN76_WIDTH bound to: 1 - type: integer 
	Parameter IN77_WIDTH bound to: 1 - type: integer 
	Parameter IN78_WIDTH bound to: 1 - type: integer 
	Parameter IN79_WIDTH bound to: 1 - type: integer 
	Parameter IN80_WIDTH bound to: 1 - type: integer 
	Parameter IN81_WIDTH bound to: 1 - type: integer 
	Parameter IN82_WIDTH bound to: 1 - type: integer 
	Parameter IN83_WIDTH bound to: 1 - type: integer 
	Parameter IN84_WIDTH bound to: 1 - type: integer 
	Parameter IN85_WIDTH bound to: 1 - type: integer 
	Parameter IN86_WIDTH bound to: 1 - type: integer 
	Parameter IN87_WIDTH bound to: 1 - type: integer 
	Parameter IN88_WIDTH bound to: 1 - type: integer 
	Parameter IN89_WIDTH bound to: 1 - type: integer 
	Parameter IN90_WIDTH bound to: 1 - type: integer 
	Parameter IN91_WIDTH bound to: 1 - type: integer 
	Parameter IN92_WIDTH bound to: 1 - type: integer 
	Parameter IN93_WIDTH bound to: 1 - type: integer 
	Parameter IN94_WIDTH bound to: 1 - type: integer 
	Parameter IN95_WIDTH bound to: 1 - type: integer 
	Parameter IN96_WIDTH bound to: 1 - type: integer 
	Parameter IN97_WIDTH bound to: 1 - type: integer 
	Parameter IN98_WIDTH bound to: 1 - type: integer 
	Parameter IN99_WIDTH bound to: 1 - type: integer 
	Parameter IN100_WIDTH bound to: 1 - type: integer 
	Parameter IN101_WIDTH bound to: 1 - type: integer 
	Parameter IN102_WIDTH bound to: 1 - type: integer 
	Parameter IN103_WIDTH bound to: 1 - type: integer 
	Parameter IN104_WIDTH bound to: 1 - type: integer 
	Parameter IN105_WIDTH bound to: 1 - type: integer 
	Parameter IN106_WIDTH bound to: 1 - type: integer 
	Parameter IN107_WIDTH bound to: 1 - type: integer 
	Parameter IN108_WIDTH bound to: 1 - type: integer 
	Parameter IN109_WIDTH bound to: 1 - type: integer 
	Parameter IN110_WIDTH bound to: 1 - type: integer 
	Parameter IN111_WIDTH bound to: 1 - type: integer 
	Parameter IN112_WIDTH bound to: 1 - type: integer 
	Parameter IN113_WIDTH bound to: 1 - type: integer 
	Parameter IN114_WIDTH bound to: 1 - type: integer 
	Parameter IN115_WIDTH bound to: 1 - type: integer 
	Parameter IN116_WIDTH bound to: 1 - type: integer 
	Parameter IN117_WIDTH bound to: 1 - type: integer 
	Parameter IN118_WIDTH bound to: 1 - type: integer 
	Parameter IN119_WIDTH bound to: 1 - type: integer 
	Parameter IN120_WIDTH bound to: 1 - type: integer 
	Parameter IN121_WIDTH bound to: 1 - type: integer 
	Parameter IN122_WIDTH bound to: 1 - type: integer 
	Parameter IN123_WIDTH bound to: 1 - type: integer 
	Parameter IN124_WIDTH bound to: 1 - type: integer 
	Parameter IN125_WIDTH bound to: 1 - type: integer 
	Parameter IN126_WIDTH bound to: 1 - type: integer 
	Parameter IN127_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter NUM_PORTS bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (5#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'u96v2_sbc_base_axi_intc_0_intr_1_interrupt_concat_0' (6#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_intc_0_intr_1_interrupt_concat_0/synth/u96v2_sbc_base_axi_intc_0_intr_1_interrupt_concat_0.v:60]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_axi_uart16550_0_0' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_axi_uart16550_0_0_stub.vhdl:5' bound to instance 'axi_uart16550_0' of component 'u96v2_sbc_base_axi_uart16550_0_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:10576]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_axi_uart16550_0_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_axi_uart16550_0_0_stub.vhdl:46]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_axi_uart16550_1_0' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_axi_uart16550_1_0_stub.vhdl:5' bound to instance 'axi_uart16550_1' of component 'u96v2_sbc_base_axi_uart16550_1_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:10614]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_axi_uart16550_1_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_axi_uart16550_1_0_stub.vhdl:46]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_clk_wiz_0_0' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'u96v2_sbc_base_clk_wiz_0_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:10652]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_clk_wiz_0_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_clk_wiz_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_irq_const_tieoff_0' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_irq_const_tieoff_0/synth/u96v2_sbc_base_irq_const_tieoff_0.v:57' bound to instance 'irq_const_tieoff' of component 'u96v2_sbc_base_irq_const_tieoff_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:10665]
INFO: [Synth 8-6157] synthesizing module 'u96v2_sbc_base_irq_const_tieoff_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_irq_const_tieoff_0/synth/u96v2_sbc_base_irq_const_tieoff_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1'b0 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (7#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'u96v2_sbc_base_irq_const_tieoff_0' (8#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_irq_const_tieoff_0/synth/u96v2_sbc_base_irq_const_tieoff_0.v:57]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_proc_sys_reset_0_1' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_proc_sys_reset_0_1_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'u96v2_sbc_base_proc_sys_reset_0_1' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:10669]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_proc_sys_reset_0_1' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_proc_sys_reset_0_1_stub.vhdl:21]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_proc_sys_reset_1_0' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_proc_sys_reset_1_0_stub.vhdl:5' bound to instance 'proc_sys_reset_1' of component 'u96v2_sbc_base_proc_sys_reset_1_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:10682]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_proc_sys_reset_1_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_proc_sys_reset_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_proc_sys_reset_2_0' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_proc_sys_reset_2_0_stub.vhdl:5' bound to instance 'proc_sys_reset_2' of component 'u96v2_sbc_base_proc_sys_reset_2_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:10695]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_proc_sys_reset_2_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_proc_sys_reset_2_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_proc_sys_reset_3_0' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_proc_sys_reset_3_0_stub.vhdl:5' bound to instance 'proc_sys_reset_3' of component 'u96v2_sbc_base_proc_sys_reset_3_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:10708]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_proc_sys_reset_3_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_proc_sys_reset_3_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_proc_sys_reset_4_0' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_proc_sys_reset_4_0_stub.vhdl:5' bound to instance 'proc_sys_reset_4' of component 'u96v2_sbc_base_proc_sys_reset_4_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:10721]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_proc_sys_reset_4_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_proc_sys_reset_4_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_proc_sys_reset_5_0' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_proc_sys_reset_5_0_stub.vhdl:5' bound to instance 'proc_sys_reset_5' of component 'u96v2_sbc_base_proc_sys_reset_5_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:10734]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_proc_sys_reset_5_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_proc_sys_reset_5_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_proc_sys_reset_6_0' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_proc_sys_reset_6_0_stub.vhdl:5' bound to instance 'proc_sys_reset_6' of component 'u96v2_sbc_base_proc_sys_reset_6_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:10747]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_proc_sys_reset_6_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_proc_sys_reset_6_0_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_axi_interconnect_0_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:6639]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_86WGDV' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_86WGDV' (9#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:93]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_17GM6DW' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:270]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_ds_0' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_0_stub.vhdl:5' bound to instance 'auto_ds' of component 'u96v2_sbc_base_auto_ds_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:565]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_ds_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_0_stub.vhdl:87]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_pc_0' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'u96v2_sbc_base_auto_pc_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:644]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_pc_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_0_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_17GM6DW' (10#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:270]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1IL70U4' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:773]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_ds_1' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_1_stub.vhdl:5' bound to instance 'auto_ds' of component 'u96v2_sbc_base_auto_ds_1' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:1068]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_ds_1' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_1_stub.vhdl:87]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_pc_1' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_1_stub.vhdl:5' bound to instance 'auto_pc' of component 'u96v2_sbc_base_auto_pc_1' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:1147]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_pc_1' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_1_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1IL70U4' (11#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:773]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_JB6FA3' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:1276]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_ds_2' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_2_stub.vhdl:5' bound to instance 'auto_ds' of component 'u96v2_sbc_base_auto_ds_2' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:1571]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_ds_2' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_2_stub.vhdl:87]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_pc_2' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_2_stub.vhdl:5' bound to instance 'auto_pc' of component 'u96v2_sbc_base_auto_pc_2' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:1650]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_pc_2' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_2_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_JB6FA3' (12#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:1276]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_WBPKFG' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:1779]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_ds_3' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_3_stub.vhdl:5' bound to instance 'auto_ds' of component 'u96v2_sbc_base_auto_ds_3' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:2074]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_ds_3' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_3_stub.vhdl:87]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_pc_3' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_3_stub.vhdl:5' bound to instance 'auto_pc' of component 'u96v2_sbc_base_auto_pc_3' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:2153]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_pc_3' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_3_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_WBPKFG' (13#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:1779]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1W5PO5N' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:2282]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_ds_4' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_4_stub.vhdl:5' bound to instance 'auto_ds' of component 'u96v2_sbc_base_auto_ds_4' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:2577]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_ds_4' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_4_stub.vhdl:87]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_pc_4' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_4_stub.vhdl:5' bound to instance 'auto_pc' of component 'u96v2_sbc_base_auto_pc_4' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:2656]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_pc_4' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_4_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1W5PO5N' (14#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:2282]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_1C7CVQB' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:2787]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_ds_5' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_5_stub.vhdl:5' bound to instance 'auto_ds' of component 'u96v2_sbc_base_auto_ds_5' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:3084]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_ds_5' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_5_stub.vhdl:87]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_pc_5' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_5_stub.vhdl:5' bound to instance 'auto_pc' of component 'u96v2_sbc_base_auto_pc_5' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:3163]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_pc_5' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_5_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_1C7CVQB' (15#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:2787]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_CDODJ8' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:3294]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_ds_6' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_6_stub.vhdl:5' bound to instance 'auto_ds' of component 'u96v2_sbc_base_auto_ds_6' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:3591]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_ds_6' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_6_stub.vhdl:87]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_pc_6' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_6_stub.vhdl:5' bound to instance 'auto_pc' of component 'u96v2_sbc_base_auto_pc_6' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:3670]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_pc_6' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_6_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_CDODJ8' (16#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:3294]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_1LL3J2L' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:3799]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_ds_7' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_7_stub.vhdl:5' bound to instance 'auto_ds' of component 'u96v2_sbc_base_auto_ds_7' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:4094]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_ds_7' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_7_stub.vhdl:87]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_pc_7' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_7_stub.vhdl:5' bound to instance 'auto_pc' of component 'u96v2_sbc_base_auto_pc_7' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:4173]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_pc_7' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_7_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_1LL3J2L' (17#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:3799]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_LTX8BU' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:4302]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_ds_8' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_8_stub.vhdl:5' bound to instance 'auto_ds' of component 'u96v2_sbc_base_auto_ds_8' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:4597]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_ds_8' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_8_stub.vhdl:87]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_pc_8' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_8_stub.vhdl:5' bound to instance 'auto_pc' of component 'u96v2_sbc_base_auto_pc_8' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:4676]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_pc_8' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_8_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_LTX8BU' (18#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:4302]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1PCWDC6' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:4827]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1PCWDC6' (19#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:4827]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_xbar_0' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'u96v2_sbc_base_xbar_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:8357]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_xbar_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_xbar_0_stub.vhdl:93]
INFO: [Synth 8-256] done synthesizing module 'u96v2_sbc_base_axi_interconnect_0_0' (20#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:6639]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_proc_sys_reset_0_0' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'rst_ps8_0_100M' of component 'u96v2_sbc_base_proc_sys_reset_0_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:11018]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_proc_sys_reset_0_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_system_management_wiz_0_0' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_system_management_wiz_0_0_stub.vhdl:5' bound to instance 'system_management_wiz_0' of component 'u96v2_sbc_base_system_management_wiz_0_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:11031]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_system_management_wiz_0_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_system_management_wiz_0_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_xlconcat_0_0' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlconcat_0_0/synth/u96v2_sbc_base_xlconcat_0_0.v:60' bound to instance 'xlconcat_0' of component 'u96v2_sbc_base_xlconcat_0_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:11059]
INFO: [Synth 8-6157] synthesizing module 'u96v2_sbc_base_xlconcat_0_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlconcat_0_0/synth/u96v2_sbc_base_xlconcat_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 2 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter IN32_WIDTH bound to: 1 - type: integer 
	Parameter IN33_WIDTH bound to: 1 - type: integer 
	Parameter IN34_WIDTH bound to: 1 - type: integer 
	Parameter IN35_WIDTH bound to: 1 - type: integer 
	Parameter IN36_WIDTH bound to: 1 - type: integer 
	Parameter IN37_WIDTH bound to: 1 - type: integer 
	Parameter IN38_WIDTH bound to: 1 - type: integer 
	Parameter IN39_WIDTH bound to: 1 - type: integer 
	Parameter IN40_WIDTH bound to: 1 - type: integer 
	Parameter IN41_WIDTH bound to: 1 - type: integer 
	Parameter IN42_WIDTH bound to: 1 - type: integer 
	Parameter IN43_WIDTH bound to: 1 - type: integer 
	Parameter IN44_WIDTH bound to: 1 - type: integer 
	Parameter IN45_WIDTH bound to: 1 - type: integer 
	Parameter IN46_WIDTH bound to: 1 - type: integer 
	Parameter IN47_WIDTH bound to: 1 - type: integer 
	Parameter IN48_WIDTH bound to: 1 - type: integer 
	Parameter IN49_WIDTH bound to: 1 - type: integer 
	Parameter IN50_WIDTH bound to: 1 - type: integer 
	Parameter IN51_WIDTH bound to: 1 - type: integer 
	Parameter IN52_WIDTH bound to: 1 - type: integer 
	Parameter IN53_WIDTH bound to: 1 - type: integer 
	Parameter IN54_WIDTH bound to: 1 - type: integer 
	Parameter IN55_WIDTH bound to: 1 - type: integer 
	Parameter IN56_WIDTH bound to: 1 - type: integer 
	Parameter IN57_WIDTH bound to: 1 - type: integer 
	Parameter IN58_WIDTH bound to: 1 - type: integer 
	Parameter IN59_WIDTH bound to: 1 - type: integer 
	Parameter IN60_WIDTH bound to: 1 - type: integer 
	Parameter IN61_WIDTH bound to: 1 - type: integer 
	Parameter IN62_WIDTH bound to: 1 - type: integer 
	Parameter IN63_WIDTH bound to: 1 - type: integer 
	Parameter IN64_WIDTH bound to: 1 - type: integer 
	Parameter IN65_WIDTH bound to: 1 - type: integer 
	Parameter IN66_WIDTH bound to: 1 - type: integer 
	Parameter IN67_WIDTH bound to: 1 - type: integer 
	Parameter IN68_WIDTH bound to: 1 - type: integer 
	Parameter IN69_WIDTH bound to: 1 - type: integer 
	Parameter IN70_WIDTH bound to: 1 - type: integer 
	Parameter IN71_WIDTH bound to: 1 - type: integer 
	Parameter IN72_WIDTH bound to: 1 - type: integer 
	Parameter IN73_WIDTH bound to: 1 - type: integer 
	Parameter IN74_WIDTH bound to: 1 - type: integer 
	Parameter IN75_WIDTH bound to: 1 - type: integer 
	Parameter IN76_WIDTH bound to: 1 - type: integer 
	Parameter IN77_WIDTH bound to: 1 - type: integer 
	Parameter IN78_WIDTH bound to: 1 - type: integer 
	Parameter IN79_WIDTH bound to: 1 - type: integer 
	Parameter IN80_WIDTH bound to: 1 - type: integer 
	Parameter IN81_WIDTH bound to: 1 - type: integer 
	Parameter IN82_WIDTH bound to: 1 - type: integer 
	Parameter IN83_WIDTH bound to: 1 - type: integer 
	Parameter IN84_WIDTH bound to: 1 - type: integer 
	Parameter IN85_WIDTH bound to: 1 - type: integer 
	Parameter IN86_WIDTH bound to: 1 - type: integer 
	Parameter IN87_WIDTH bound to: 1 - type: integer 
	Parameter IN88_WIDTH bound to: 1 - type: integer 
	Parameter IN89_WIDTH bound to: 1 - type: integer 
	Parameter IN90_WIDTH bound to: 1 - type: integer 
	Parameter IN91_WIDTH bound to: 1 - type: integer 
	Parameter IN92_WIDTH bound to: 1 - type: integer 
	Parameter IN93_WIDTH bound to: 1 - type: integer 
	Parameter IN94_WIDTH bound to: 1 - type: integer 
	Parameter IN95_WIDTH bound to: 1 - type: integer 
	Parameter IN96_WIDTH bound to: 1 - type: integer 
	Parameter IN97_WIDTH bound to: 1 - type: integer 
	Parameter IN98_WIDTH bound to: 1 - type: integer 
	Parameter IN99_WIDTH bound to: 1 - type: integer 
	Parameter IN100_WIDTH bound to: 1 - type: integer 
	Parameter IN101_WIDTH bound to: 1 - type: integer 
	Parameter IN102_WIDTH bound to: 1 - type: integer 
	Parameter IN103_WIDTH bound to: 1 - type: integer 
	Parameter IN104_WIDTH bound to: 1 - type: integer 
	Parameter IN105_WIDTH bound to: 1 - type: integer 
	Parameter IN106_WIDTH bound to: 1 - type: integer 
	Parameter IN107_WIDTH bound to: 1 - type: integer 
	Parameter IN108_WIDTH bound to: 1 - type: integer 
	Parameter IN109_WIDTH bound to: 1 - type: integer 
	Parameter IN110_WIDTH bound to: 1 - type: integer 
	Parameter IN111_WIDTH bound to: 1 - type: integer 
	Parameter IN112_WIDTH bound to: 1 - type: integer 
	Parameter IN113_WIDTH bound to: 1 - type: integer 
	Parameter IN114_WIDTH bound to: 1 - type: integer 
	Parameter IN115_WIDTH bound to: 1 - type: integer 
	Parameter IN116_WIDTH bound to: 1 - type: integer 
	Parameter IN117_WIDTH bound to: 1 - type: integer 
	Parameter IN118_WIDTH bound to: 1 - type: integer 
	Parameter IN119_WIDTH bound to: 1 - type: integer 
	Parameter IN120_WIDTH bound to: 1 - type: integer 
	Parameter IN121_WIDTH bound to: 1 - type: integer 
	Parameter IN122_WIDTH bound to: 1 - type: integer 
	Parameter IN123_WIDTH bound to: 1 - type: integer 
	Parameter IN124_WIDTH bound to: 1 - type: integer 
	Parameter IN125_WIDTH bound to: 1 - type: integer 
	Parameter IN126_WIDTH bound to: 1 - type: integer 
	Parameter IN127_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 7 - type: integer 
	Parameter NUM_PORTS bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized0' (20#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'u96v2_sbc_base_xlconcat_0_0' (21#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlconcat_0_0/synth/u96v2_sbc_base_xlconcat_0_0.v:60]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_xlslice_0_0' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_0_0/synth/u96v2_sbc_base_xlslice_0_0.v:57' bound to instance 'xlslice_0' of component 'u96v2_sbc_base_xlslice_0_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:11069]
INFO: [Synth 8-6157] synthesizing module 'u96v2_sbc_base_xlslice_0_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_0_0/synth/u96v2_sbc_base_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 29 - type: integer 
	Parameter DIN_TO bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (22#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'u96v2_sbc_base_xlslice_0_0' (23#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_0_0/synth/u96v2_sbc_base_xlslice_0_0.v:57]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_xlslice_1_0' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_1_0/synth/u96v2_sbc_base_xlslice_1_0.v:57' bound to instance 'xlslice_1' of component 'u96v2_sbc_base_xlslice_1_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:11074]
INFO: [Synth 8-6157] synthesizing module 'u96v2_sbc_base_xlslice_1_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_1_0/synth/u96v2_sbc_base_xlslice_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 27 - type: integer 
	Parameter DIN_TO bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' (23#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'u96v2_sbc_base_xlslice_1_0' (24#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_1_0/synth/u96v2_sbc_base_xlslice_1_0.v:57]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_xlslice_2_0' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_2_0/synth/u96v2_sbc_base_xlslice_2_0.v:57' bound to instance 'xlslice_2' of component 'u96v2_sbc_base_xlslice_2_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:11079]
INFO: [Synth 8-6157] synthesizing module 'u96v2_sbc_base_xlslice_2_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_2_0/synth/u96v2_sbc_base_xlslice_2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 19 - type: integer 
	Parameter DIN_TO bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' (24#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'u96v2_sbc_base_xlslice_2_0' (25#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_2_0/synth/u96v2_sbc_base_xlslice_2_0.v:57]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_xlslice_3_0' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_3_0/synth/u96v2_sbc_base_xlslice_3_0.v:57' bound to instance 'xlslice_3' of component 'u96v2_sbc_base_xlslice_3_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:11084]
INFO: [Synth 8-6157] synthesizing module 'u96v2_sbc_base_xlslice_3_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_3_0/synth/u96v2_sbc_base_xlslice_3_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized2' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 17 - type: integer 
	Parameter DIN_TO bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized2' (25#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'u96v2_sbc_base_xlslice_3_0' (26#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_3_0/synth/u96v2_sbc_base_xlslice_3_0.v:57]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_xlslice_4_0' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_4_0/synth/u96v2_sbc_base_xlslice_4_0.v:57' bound to instance 'xlslice_4' of component 'u96v2_sbc_base_xlslice_4_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:11089]
INFO: [Synth 8-6157] synthesizing module 'u96v2_sbc_base_xlslice_4_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_4_0/synth/u96v2_sbc_base_xlslice_4_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized3' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 13 - type: integer 
	Parameter DIN_TO bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized3' (26#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'u96v2_sbc_base_xlslice_4_0' (27#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_4_0/synth/u96v2_sbc_base_xlslice_4_0.v:57]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_xlslice_5_0' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_5_0/synth/u96v2_sbc_base_xlslice_5_0.v:57' bound to instance 'xlslice_5' of component 'u96v2_sbc_base_xlslice_5_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:11094]
INFO: [Synth 8-6157] synthesizing module 'u96v2_sbc_base_xlslice_5_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_5_0/synth/u96v2_sbc_base_xlslice_5_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized4' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 12 - type: integer 
	Parameter DIN_TO bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized4' (27#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'u96v2_sbc_base_xlslice_5_0' (28#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_5_0/synth/u96v2_sbc_base_xlslice_5_0.v:57]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_xlslice_6_0' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_6_0/synth/u96v2_sbc_base_xlslice_6_0.v:57' bound to instance 'xlslice_6' of component 'u96v2_sbc_base_xlslice_6_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:11099]
INFO: [Synth 8-6157] synthesizing module 'u96v2_sbc_base_xlslice_6_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_6_0/synth/u96v2_sbc_base_xlslice_6_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized5' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 11 - type: integer 
	Parameter DIN_TO bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized5' (28#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'u96v2_sbc_base_xlslice_6_0' (29#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_6_0/synth/u96v2_sbc_base_xlslice_6_0.v:57]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_xlslice_7_0' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_7_0/synth/u96v2_sbc_base_xlslice_7_0.v:57' bound to instance 'xlslice_7' of component 'u96v2_sbc_base_xlslice_7_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:11104]
INFO: [Synth 8-6157] synthesizing module 'u96v2_sbc_base_xlslice_7_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_7_0/synth/u96v2_sbc_base_xlslice_7_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized6' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 9 - type: integer 
	Parameter DIN_TO bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized6' (29#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'u96v2_sbc_base_xlslice_7_0' (30#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_7_0/synth/u96v2_sbc_base_xlslice_7_0.v:57]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_xlslice_8_0' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_8_0/synth/u96v2_sbc_base_xlslice_8_0.v:57' bound to instance 'xlslice_8' of component 'u96v2_sbc_base_xlslice_8_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:11109]
INFO: [Synth 8-6157] synthesizing module 'u96v2_sbc_base_xlslice_8_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_8_0/synth/u96v2_sbc_base_xlslice_8_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized7' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 1 - type: integer 
	Parameter DIN_TO bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized7' (30#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'u96v2_sbc_base_xlslice_8_0' (31#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_8_0/synth/u96v2_sbc_base_xlslice_8_0.v:57]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_xlslice_9_0' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_9_0/synth/u96v2_sbc_base_xlslice_9_0.v:57' bound to instance 'xlslice_9' of component 'u96v2_sbc_base_xlslice_9_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:11114]
INFO: [Synth 8-6157] synthesizing module 'u96v2_sbc_base_xlslice_9_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_9_0/synth/u96v2_sbc_base_xlslice_9_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized8' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 0 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized8' (31#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'u96v2_sbc_base_xlslice_9_0' (32#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_9_0/synth/u96v2_sbc_base_xlslice_9_0.v:57]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_zynq_ultra_ps_e_0_0' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_zynq_ultra_ps_e_0_0_stub.vhdl:5' bound to instance 'zynq_ultra_ps_e_0' of component 'u96v2_sbc_base_zynq_ultra_ps_e_0_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:11119]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_zynq_ultra_ps_e_0_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-6472-big11.seas.upenn.edu/realtime/u96v2_sbc_base_zynq_ultra_ps_e_0_0_stub.vhdl:143]
INFO: [Synth 8-256] done synthesizing module 'u96v2_sbc_base' (33#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:8830]
INFO: [Synth 8-256] done synthesizing module 'u96v2_sbc_base_wrapper' (34#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.srcs/sources_1/imports/hdl/u96v2_sbc_base_wrapper.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2880.828 ; gain = 106.812 ; free physical = 7089 ; free virtual = 11634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2895.672 ; gain = 121.656 ; free physical = 7100 ; free virtual = 11645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2895.672 ; gain = 121.656 ; free physical = 7100 ; free virtual = 11645
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2895.672 ; gain = 0.000 ; free physical = 7091 ; free virtual = 11636
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_zynq_ultra_ps_e_0_0/u96v2_sbc_base_zynq_ultra_ps_e_0_0/u96v2_sbc_base_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_zynq_ultra_ps_e_0_0/u96v2_sbc_base_zynq_ultra_ps_e_0_0/u96v2_sbc_base_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/zynq_ultra_ps_e_0'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_0_0/u96v2_sbc_base_proc_sys_reset_0_0/u96v2_sbc_base_proc_sys_reset_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/rst_ps8_0_100M'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_0_0/u96v2_sbc_base_proc_sys_reset_0_0/u96v2_sbc_base_proc_sys_reset_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/rst_ps8_0_100M'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_bram_ctrl_0_0/u96v2_sbc_base_axi_bram_ctrl_0_0/u96v2_sbc_base_axi_bram_ctrl_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_bram_ctrl_0'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_bram_ctrl_0_0/u96v2_sbc_base_axi_bram_ctrl_0_0/u96v2_sbc_base_axi_bram_ctrl_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_bram_ctrl_0'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_blk_mem_gen_0_0/u96v2_sbc_base_blk_mem_gen_0_0/u96v2_sbc_base_blk_mem_gen_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_bram_ctrl_0_bram'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_blk_mem_gen_0_0/u96v2_sbc_base_blk_mem_gen_0_0/u96v2_sbc_base_blk_mem_gen_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_bram_ctrl_0_bram'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_uart16550_0_0/u96v2_sbc_base_axi_uart16550_0_0/u96v2_sbc_base_axi_uart16550_1_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_uart16550_0'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_uart16550_0_0/u96v2_sbc_base_axi_uart16550_0_0/u96v2_sbc_base_axi_uart16550_1_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_uart16550_0'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_uart16550_1_0/u96v2_sbc_base_axi_uart16550_1_0/u96v2_sbc_base_axi_uart16550_1_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_uart16550_1'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_uart16550_1_0/u96v2_sbc_base_axi_uart16550_1_0/u96v2_sbc_base_axi_uart16550_1_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_uart16550_1'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_0_0/u96v2_sbc_base_axi_gpio_0_0/u96v2_sbc_base_axi_gpio_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_gpio_0'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_0_0/u96v2_sbc_base_axi_gpio_0_0/u96v2_sbc_base_axi_gpio_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_gpio_0'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_1_0/u96v2_sbc_base_axi_gpio_1_0/u96v2_sbc_base_axi_gpio_1_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_gpio_1'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_1_0/u96v2_sbc_base_axi_gpio_1_0/u96v2_sbc_base_axi_gpio_1_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_gpio_1'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_2_0/u96v2_sbc_base_axi_gpio_2_0/u96v2_sbc_base_axi_gpio_2_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_gpio_2'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_2_0/u96v2_sbc_base_axi_gpio_2_0/u96v2_sbc_base_axi_gpio_2_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_gpio_2'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_PWM_w_Int_0_0/u96v2_sbc_base_PWM_w_Int_0_0/u96v2_sbc_base_PWM_w_Int_1_0_in_context.xdc] for cell 'u96v2_sbc_base_i/PWM_w_Int_0'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_PWM_w_Int_0_0/u96v2_sbc_base_PWM_w_Int_0_0/u96v2_sbc_base_PWM_w_Int_1_0_in_context.xdc] for cell 'u96v2_sbc_base_i/PWM_w_Int_0'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_PWM_w_Int_1_0/u96v2_sbc_base_PWM_w_Int_1_0/u96v2_sbc_base_PWM_w_Int_1_0_in_context.xdc] for cell 'u96v2_sbc_base_i/PWM_w_Int_1'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_PWM_w_Int_1_0/u96v2_sbc_base_PWM_w_Int_1_0/u96v2_sbc_base_PWM_w_Int_1_0_in_context.xdc] for cell 'u96v2_sbc_base_i/PWM_w_Int_1'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_system_management_wiz_0_0/u96v2_sbc_base_system_management_wiz_0_0/u96v2_sbc_base_system_management_wiz_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/system_management_wiz_0'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_system_management_wiz_0_0/u96v2_sbc_base_system_management_wiz_0_0/u96v2_sbc_base_system_management_wiz_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/system_management_wiz_0'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_intc_0_0/u96v2_sbc_base_axi_intc_0_0/u96v2_sbc_base_axi_intc_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_intc_0'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_intc_0_0/u96v2_sbc_base_axi_intc_0_0/u96v2_sbc_base_axi_intc_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_intc_0'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_clk_wiz_0_0/u96v2_sbc_base_clk_wiz_0_0/u96v2_sbc_base_clk_wiz_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/clk_wiz_0'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_clk_wiz_0_0/u96v2_sbc_base_clk_wiz_0_0/u96v2_sbc_base_clk_wiz_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/clk_wiz_0'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_0_1/u96v2_sbc_base_proc_sys_reset_0_1/u96v2_sbc_base_proc_sys_reset_0_1_in_context.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_0'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_0_1/u96v2_sbc_base_proc_sys_reset_0_1/u96v2_sbc_base_proc_sys_reset_0_1_in_context.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_0'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_1_0/u96v2_sbc_base_proc_sys_reset_1_0/u96v2_sbc_base_proc_sys_reset_1_0_in_context.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_1'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_1_0/u96v2_sbc_base_proc_sys_reset_1_0/u96v2_sbc_base_proc_sys_reset_1_0_in_context.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_1'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_2_0/u96v2_sbc_base_proc_sys_reset_2_0/u96v2_sbc_base_proc_sys_reset_2_0_in_context.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_2'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_2_0/u96v2_sbc_base_proc_sys_reset_2_0/u96v2_sbc_base_proc_sys_reset_2_0_in_context.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_2'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_3_0/u96v2_sbc_base_proc_sys_reset_3_0/u96v2_sbc_base_proc_sys_reset_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_3'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_3_0/u96v2_sbc_base_proc_sys_reset_3_0/u96v2_sbc_base_proc_sys_reset_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_3'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_4_0/u96v2_sbc_base_proc_sys_reset_4_0/u96v2_sbc_base_proc_sys_reset_4_0_in_context.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_4'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_4_0/u96v2_sbc_base_proc_sys_reset_4_0/u96v2_sbc_base_proc_sys_reset_4_0_in_context.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_4'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_5_0/u96v2_sbc_base_proc_sys_reset_5_0/u96v2_sbc_base_proc_sys_reset_5_0_in_context.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_5'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_5_0/u96v2_sbc_base_proc_sys_reset_5_0/u96v2_sbc_base_proc_sys_reset_5_0_in_context.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_5'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_6_0/u96v2_sbc_base_proc_sys_reset_6_0/u96v2_sbc_base_proc_sys_reset_6_0_in_context.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_6'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_6_0/u96v2_sbc_base_proc_sys_reset_6_0/u96v2_sbc_base_proc_sys_reset_6_0_in_context.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_6'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xbar_0/u96v2_sbc_base_xbar_0/u96v2_sbc_base_xbar_0_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xbar_0/u96v2_sbc_base_xbar_0/u96v2_sbc_base_xbar_0_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/xbar'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_0/u96v2_sbc_base_auto_ds_0/u96v2_sbc_base_auto_ds_7_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_0/u96v2_sbc_base_auto_ds_0/u96v2_sbc_base_auto_ds_7_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_0/u96v2_sbc_base_auto_pc_0/u96v2_sbc_base_auto_pc_7_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_pc'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_0/u96v2_sbc_base_auto_pc_0/u96v2_sbc_base_auto_pc_7_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_pc'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_1/u96v2_sbc_base_auto_ds_1/u96v2_sbc_base_auto_ds_7_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m02_couplers/auto_ds'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_1/u96v2_sbc_base_auto_ds_1/u96v2_sbc_base_auto_ds_7_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m02_couplers/auto_ds'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_1/u96v2_sbc_base_auto_pc_1/u96v2_sbc_base_auto_pc_7_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m02_couplers/auto_pc'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_1/u96v2_sbc_base_auto_pc_1/u96v2_sbc_base_auto_pc_7_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m02_couplers/auto_pc'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_2/u96v2_sbc_base_auto_ds_2/u96v2_sbc_base_auto_ds_4_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m03_couplers/auto_ds'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_2/u96v2_sbc_base_auto_ds_2/u96v2_sbc_base_auto_ds_4_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m03_couplers/auto_ds'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_2/u96v2_sbc_base_auto_pc_2/u96v2_sbc_base_auto_pc_3_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m03_couplers/auto_pc'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_2/u96v2_sbc_base_auto_pc_2/u96v2_sbc_base_auto_pc_3_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m03_couplers/auto_pc'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_3/u96v2_sbc_base_auto_ds_3/u96v2_sbc_base_auto_ds_4_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m04_couplers/auto_ds'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_3/u96v2_sbc_base_auto_ds_3/u96v2_sbc_base_auto_ds_4_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m04_couplers/auto_ds'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_3/u96v2_sbc_base_auto_pc_3/u96v2_sbc_base_auto_pc_3_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m04_couplers/auto_pc'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_3/u96v2_sbc_base_auto_pc_3/u96v2_sbc_base_auto_pc_3_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m04_couplers/auto_pc'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_4/u96v2_sbc_base_auto_ds_4/u96v2_sbc_base_auto_ds_4_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m05_couplers/auto_ds'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_4/u96v2_sbc_base_auto_ds_4/u96v2_sbc_base_auto_ds_4_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m05_couplers/auto_ds'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_4/u96v2_sbc_base_auto_pc_4/u96v2_sbc_base_auto_pc_3_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m05_couplers/auto_pc'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_4/u96v2_sbc_base_auto_pc_4/u96v2_sbc_base_auto_pc_3_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m05_couplers/auto_pc'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_5/u96v2_sbc_base_auto_ds_5/u96v2_sbc_base_auto_ds_4_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m06_couplers/auto_ds'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_5/u96v2_sbc_base_auto_ds_5/u96v2_sbc_base_auto_ds_4_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m06_couplers/auto_ds'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_5/u96v2_sbc_base_auto_pc_5/u96v2_sbc_base_auto_pc_3_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m06_couplers/auto_pc'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_5/u96v2_sbc_base_auto_pc_5/u96v2_sbc_base_auto_pc_3_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m06_couplers/auto_pc'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_6/u96v2_sbc_base_auto_ds_6/u96v2_sbc_base_auto_ds_4_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m07_couplers/auto_ds'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_6/u96v2_sbc_base_auto_ds_6/u96v2_sbc_base_auto_ds_4_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m07_couplers/auto_ds'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_6/u96v2_sbc_base_auto_pc_6/u96v2_sbc_base_auto_pc_3_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m07_couplers/auto_pc'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_6/u96v2_sbc_base_auto_pc_6/u96v2_sbc_base_auto_pc_3_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m07_couplers/auto_pc'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_7/u96v2_sbc_base_auto_ds_7/u96v2_sbc_base_auto_ds_7_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_7/u96v2_sbc_base_auto_ds_7/u96v2_sbc_base_auto_ds_7_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_7/u96v2_sbc_base_auto_pc_7/u96v2_sbc_base_auto_pc_7_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_pc'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_7/u96v2_sbc_base_auto_pc_7/u96v2_sbc_base_auto_pc_7_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_pc'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_8/u96v2_sbc_base_auto_ds_8/u96v2_sbc_base_auto_ds_4_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_8/u96v2_sbc_base_auto_ds_8/u96v2_sbc_base_auto_ds_4_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_8/u96v2_sbc_base_auto_pc_8/u96v2_sbc_base_auto_pc_3_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_pc'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_8/u96v2_sbc_base_auto_pc_8/u96v2_sbc_base_auto_pc_3_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_pc'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_Filter_HW_1_0/u96v2_sbc_base_Filter_HW_1_0/u96v2_sbc_base_Filter_HW_1_0_in_context.xdc] for cell 'u96v2_sbc_base_i/Filter_HW_1'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_Filter_HW_1_0/u96v2_sbc_base_Filter_HW_1_0/u96v2_sbc_base_Filter_HW_1_0_in_context.xdc] for cell 'u96v2_sbc_base_i/Filter_HW_1'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_9/u96v2_sbc_base_auto_ds_9/u96v2_sbc_base_auto_ds_9_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_9/u96v2_sbc_base_auto_ds_9/u96v2_sbc_base_auto_ds_9_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_9/u96v2_sbc_base_auto_pc_9/u96v2_sbc_base_auto_pc_9_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_pc'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_9/u96v2_sbc_base_auto_pc_9/u96v2_sbc_base_auto_pc_9_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_pc'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_10/u96v2_sbc_base_auto_ds_10/u96v2_sbc_base_auto_ds_10_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_ds'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_10/u96v2_sbc_base_auto_ds_10/u96v2_sbc_base_auto_ds_10_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_ds'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc]
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/u96v2_sbc_base_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/u96v2_sbc_base_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2920.453 ; gain = 0.000 ; free physical = 6987 ; free virtual = 11535
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2920.453 ; gain = 0.000 ; free physical = 6987 ; free virtual = 11536
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u96v2_sbc_base_i/axi_bram_ctrl_0_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 2923.422 ; gain = 149.406 ; free physical = 7069 ; free virtual = 11618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 2923.422 ; gain = 149.406 ; free physical = 7069 ; free virtual = 11618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/rst_ps8_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_bram_ctrl_0_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_uart16550_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_uart16550_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_gpio_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_gpio_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/PWM_w_Int_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/PWM_w_Int_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/system_management_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/xlslice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/xlslice_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/xlslice_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/xlslice_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/xlslice_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/xlslice_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/xlslice_6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/xlslice_7. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/xlslice_8. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/xlslice_9. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_intc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/proc_sys_reset_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/proc_sys_reset_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/proc_sys_reset_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/proc_sys_reset_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/proc_sys_reset_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/proc_sys_reset_6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m02_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m02_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m03_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m03_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m04_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m04_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m05_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m05_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m06_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m06_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m07_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m07_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/Filter_HW_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_intc_0_intr_1_interrupt_concat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/irq_const_tieoff. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 2923.422 ; gain = 149.406 ; free physical = 7068 ; free virtual = 11617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 2923.422 ; gain = 149.406 ; free physical = 7060 ; free virtual = 11609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2923.422 ; gain = 149.406 ; free physical = 7048 ; free virtual = 11603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:47 . Memory (MB): peak = 3370.945 ; gain = 596.930 ; free physical = 6501 ; free virtual = 11056
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:47 . Memory (MB): peak = 3372.945 ; gain = 598.930 ; free physical = 6499 ; free virtual = 11055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 3393.992 ; gain = 619.977 ; free physical = 6493 ; free virtual = 11048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 3399.930 ; gain = 625.914 ; free physical = 6491 ; free virtual = 11047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 3399.930 ; gain = 625.914 ; free physical = 6491 ; free virtual = 11047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 3399.930 ; gain = 625.914 ; free physical = 6491 ; free virtual = 11047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 3399.930 ; gain = 625.914 ; free physical = 6491 ; free virtual = 11047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 3399.930 ; gain = 625.914 ; free physical = 6491 ; free virtual = 11047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 3399.930 ; gain = 625.914 ; free physical = 6491 ; free virtual = 11047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------------+----------+
|      |BlackBox name                            |Instances |
+------+-----------------------------------------+----------+
|1     |u96v2_sbc_base_auto_ds_9                 |         1|
|2     |u96v2_sbc_base_auto_pc_9                 |         1|
|3     |u96v2_sbc_base_auto_ds_10                |         1|
|4     |u96v2_sbc_base_xbar_0                    |         1|
|5     |u96v2_sbc_base_auto_ds_0                 |         1|
|6     |u96v2_sbc_base_auto_pc_0                 |         1|
|7     |u96v2_sbc_base_auto_ds_1                 |         1|
|8     |u96v2_sbc_base_auto_pc_1                 |         1|
|9     |u96v2_sbc_base_auto_ds_2                 |         1|
|10    |u96v2_sbc_base_auto_pc_2                 |         1|
|11    |u96v2_sbc_base_auto_ds_3                 |         1|
|12    |u96v2_sbc_base_auto_pc_3                 |         1|
|13    |u96v2_sbc_base_auto_ds_4                 |         1|
|14    |u96v2_sbc_base_auto_pc_4                 |         1|
|15    |u96v2_sbc_base_auto_ds_5                 |         1|
|16    |u96v2_sbc_base_auto_pc_5                 |         1|
|17    |u96v2_sbc_base_auto_ds_6                 |         1|
|18    |u96v2_sbc_base_auto_pc_6                 |         1|
|19    |u96v2_sbc_base_auto_ds_7                 |         1|
|20    |u96v2_sbc_base_auto_pc_7                 |         1|
|21    |u96v2_sbc_base_auto_ds_8                 |         1|
|22    |u96v2_sbc_base_auto_pc_8                 |         1|
|23    |u96v2_sbc_base_Filter_HW_1_0             |         1|
|24    |u96v2_sbc_base_PWM_w_Int_0_0             |         1|
|25    |u96v2_sbc_base_PWM_w_Int_1_0             |         1|
|26    |u96v2_sbc_base_axi_bram_ctrl_0_0         |         1|
|27    |u96v2_sbc_base_blk_mem_gen_0_0           |         1|
|28    |u96v2_sbc_base_axi_gpio_0_0              |         1|
|29    |u96v2_sbc_base_axi_gpio_1_0              |         1|
|30    |u96v2_sbc_base_axi_gpio_2_0              |         1|
|31    |u96v2_sbc_base_axi_intc_0_0              |         1|
|32    |u96v2_sbc_base_axi_uart16550_0_0         |         1|
|33    |u96v2_sbc_base_axi_uart16550_1_0         |         1|
|34    |u96v2_sbc_base_clk_wiz_0_0               |         1|
|35    |u96v2_sbc_base_proc_sys_reset_0_1        |         1|
|36    |u96v2_sbc_base_proc_sys_reset_1_0        |         1|
|37    |u96v2_sbc_base_proc_sys_reset_2_0        |         1|
|38    |u96v2_sbc_base_proc_sys_reset_3_0        |         1|
|39    |u96v2_sbc_base_proc_sys_reset_4_0        |         1|
|40    |u96v2_sbc_base_proc_sys_reset_5_0        |         1|
|41    |u96v2_sbc_base_proc_sys_reset_6_0        |         1|
|42    |u96v2_sbc_base_proc_sys_reset_0_0        |         1|
|43    |u96v2_sbc_base_system_management_wiz_0_0 |         1|
|44    |u96v2_sbc_base_zynq_ultra_ps_e_0_0       |         1|
+------+-----------------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------------+------+
|      |Cell                                          |Count |
+------+----------------------------------------------+------+
|1     |u96v2_sbc_base_Filter_HW_1_0_bbox             |     1|
|2     |u96v2_sbc_base_PWM_w_Int_0_0_bbox             |     1|
|3     |u96v2_sbc_base_PWM_w_Int_1_0_bbox             |     1|
|4     |u96v2_sbc_base_auto_ds_0_bbox                 |     1|
|5     |u96v2_sbc_base_auto_ds_10_bbox                |     1|
|6     |u96v2_sbc_base_auto_ds_1_bbox                 |     1|
|7     |u96v2_sbc_base_auto_ds_2_bbox                 |     1|
|8     |u96v2_sbc_base_auto_ds_3_bbox                 |     1|
|9     |u96v2_sbc_base_auto_ds_4_bbox                 |     1|
|10    |u96v2_sbc_base_auto_ds_5_bbox                 |     1|
|11    |u96v2_sbc_base_auto_ds_6_bbox                 |     1|
|12    |u96v2_sbc_base_auto_ds_7_bbox                 |     1|
|13    |u96v2_sbc_base_auto_ds_8_bbox                 |     1|
|14    |u96v2_sbc_base_auto_ds_9_bbox                 |     1|
|15    |u96v2_sbc_base_auto_pc_0_bbox                 |     1|
|16    |u96v2_sbc_base_auto_pc_1_bbox                 |     1|
|17    |u96v2_sbc_base_auto_pc_2_bbox                 |     1|
|18    |u96v2_sbc_base_auto_pc_3_bbox                 |     1|
|19    |u96v2_sbc_base_auto_pc_4_bbox                 |     1|
|20    |u96v2_sbc_base_auto_pc_5_bbox                 |     1|
|21    |u96v2_sbc_base_auto_pc_6_bbox                 |     1|
|22    |u96v2_sbc_base_auto_pc_7_bbox                 |     1|
|23    |u96v2_sbc_base_auto_pc_8_bbox                 |     1|
|24    |u96v2_sbc_base_auto_pc_9_bbox                 |     1|
|25    |u96v2_sbc_base_axi_bram_ctrl_0_0_bbox         |     1|
|26    |u96v2_sbc_base_axi_gpio_0_0_bbox              |     1|
|27    |u96v2_sbc_base_axi_gpio_1_0_bbox              |     1|
|28    |u96v2_sbc_base_axi_gpio_2_0_bbox              |     1|
|29    |u96v2_sbc_base_axi_intc_0_0_bbox              |     1|
|30    |u96v2_sbc_base_axi_uart16550_0_0_bbox         |     1|
|31    |u96v2_sbc_base_axi_uart16550_1_0_bbox         |     1|
|32    |u96v2_sbc_base_blk_mem_gen_0_0_bbox           |     1|
|33    |u96v2_sbc_base_clk_wiz_0_0_bbox               |     1|
|34    |u96v2_sbc_base_proc_sys_reset_0_0_bbox        |     1|
|35    |u96v2_sbc_base_proc_sys_reset_0_1_bbox        |     1|
|36    |u96v2_sbc_base_proc_sys_reset_1_0_bbox        |     1|
|37    |u96v2_sbc_base_proc_sys_reset_2_0_bbox        |     1|
|38    |u96v2_sbc_base_proc_sys_reset_3_0_bbox        |     1|
|39    |u96v2_sbc_base_proc_sys_reset_4_0_bbox        |     1|
|40    |u96v2_sbc_base_proc_sys_reset_5_0_bbox        |     1|
|41    |u96v2_sbc_base_proc_sys_reset_6_0_bbox        |     1|
|42    |u96v2_sbc_base_system_management_wiz_0_0_bbox |     1|
|43    |u96v2_sbc_base_xbar_0_bbox                    |     1|
|44    |u96v2_sbc_base_zynq_ultra_ps_e_0_0_bbox       |     1|
|45    |IBUF                                          |     5|
|46    |OBUF                                          |    40|
+------+----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 3399.930 ; gain = 625.914 ; free physical = 6491 ; free virtual = 11047
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:41 . Memory (MB): peak = 3399.930 ; gain = 598.164 ; free physical = 6534 ; free virtual = 11090
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 3399.938 ; gain = 625.914 ; free physical = 6534 ; free virtual = 11090
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3413.867 ; gain = 0.000 ; free physical = 6624 ; free virtual = 11179
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3434.680 ; gain = 0.000 ; free physical = 6550 ; free virtual = 11106
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
213 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:01:08 . Memory (MB): peak = 3434.680 ; gain = 1049.062 ; free physical = 6663 ; free virtual = 11218
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/synth_1/u96v2_sbc_base_wrapper.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sun Oct 29 13:11:32 2023...
[Sun Oct 29 13:11:43 2023] synth_1 finished
wait_on_run: Time (s): cpu = 00:22:41 ; elapsed = 00:11:26 . Memory (MB): peak = 3098.355 ; gain = 0.000 ; free physical = 8846 ; free virtual = 13395
INFO: [OCL_UTIL] internal step: generating resource usage report 'output/resource.json'
INFO: [OCL_UTIL] internal step: log_generated_reports for synthesis 'output/generated_reports.log'
INFO: [OCL_UTIL] internal step: launched run synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_xbar_0_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_Filter_HW_1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_auto_pc_3_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_auto_ds_4_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_auto_pc_4_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_auto_ds_5_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_auto_pc_5_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_auto_ds_6_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_auto_pc_6_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_auto_ds_7_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_auto_pc_7_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_auto_ds_8_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_auto_pc_8_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_auto_ds_9_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_auto_pc_9_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_auto_ds_10_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_auto_ds_3_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_auto_pc_2_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_auto_ds_2_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_auto_pc_1_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_auto_ds_1_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_auto_pc_0_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_auto_ds_0_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_zynq_ultra_ps_e_0_0_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_axi_intc_0_0_synth_1
[13:11:43] Run vpl: Step synth: Completed
[13:11:43] Run vpl: Step impl: Started
INFO: [OCL_UTIL] current step: vpl.impl
INFO: [OCL_UTIL] internal step: launch_runs impl_1 -to_step write_bitstream   
[Sun Oct 29 13:11:47 2023] Launched impl_1...
Run output will be captured here: /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/impl_1/runme.log
[Sun Oct 29 13:11:47 2023] Waiting for impl_1 to finish...

*** Running vivado
    with args -log u96v2_sbc_base_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source u96v2_sbc_base_wrapper.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source u96v2_sbc_base_wrapper.tcl -notrace
INFO: Dispatch client connection id - 43903
source /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/scripts/_full_init_pre.tcl
WARNING: failed to connect to dispatch server - client already initialized
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/int/xo/ip_repo/xilinx_com_hls_Filter_HW_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2394.242 ; gain = 0.000 ; free physical = 8175 ; free virtual = 12728
Command: link_design -top u96v2_sbc_base_wrapper -part xczu3eg-sbva484-1-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_Filter_HW_1_0/u96v2_sbc_base_Filter_HW_1_0.dcp' for cell 'u96v2_sbc_base_i/Filter_HW_1'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_PWM_w_Int_0_0/u96v2_sbc_base_PWM_w_Int_0_0.dcp' for cell 'u96v2_sbc_base_i/PWM_w_Int_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_PWM_w_Int_1_0/u96v2_sbc_base_PWM_w_Int_1_0.dcp' for cell 'u96v2_sbc_base_i/PWM_w_Int_1'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_bram_ctrl_0_0/u96v2_sbc_base_axi_bram_ctrl_0_0.dcp' for cell 'u96v2_sbc_base_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_blk_mem_gen_0_0/u96v2_sbc_base_blk_mem_gen_0_0.dcp' for cell 'u96v2_sbc_base_i/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_0_0/u96v2_sbc_base_axi_gpio_0_0.dcp' for cell 'u96v2_sbc_base_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_1_0/u96v2_sbc_base_axi_gpio_1_0.dcp' for cell 'u96v2_sbc_base_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_2_0/u96v2_sbc_base_axi_gpio_2_0.dcp' for cell 'u96v2_sbc_base_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_intc_0_0/u96v2_sbc_base_axi_intc_0_0.dcp' for cell 'u96v2_sbc_base_i/axi_intc_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_uart16550_0_0/u96v2_sbc_base_axi_uart16550_0_0.dcp' for cell 'u96v2_sbc_base_i/axi_uart16550_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_uart16550_1_0/u96v2_sbc_base_axi_uart16550_1_0.dcp' for cell 'u96v2_sbc_base_i/axi_uart16550_1'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_clk_wiz_0_0/u96v2_sbc_base_clk_wiz_0_0.dcp' for cell 'u96v2_sbc_base_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_0_1/u96v2_sbc_base_proc_sys_reset_0_1.dcp' for cell 'u96v2_sbc_base_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_1_0/u96v2_sbc_base_proc_sys_reset_1_0.dcp' for cell 'u96v2_sbc_base_i/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_2_0/u96v2_sbc_base_proc_sys_reset_2_0.dcp' for cell 'u96v2_sbc_base_i/proc_sys_reset_2'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_3_0/u96v2_sbc_base_proc_sys_reset_3_0.dcp' for cell 'u96v2_sbc_base_i/proc_sys_reset_3'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_4_0/u96v2_sbc_base_proc_sys_reset_4_0.dcp' for cell 'u96v2_sbc_base_i/proc_sys_reset_4'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_5_0/u96v2_sbc_base_proc_sys_reset_5_0.dcp' for cell 'u96v2_sbc_base_i/proc_sys_reset_5'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_6_0/u96v2_sbc_base_proc_sys_reset_6_0.dcp' for cell 'u96v2_sbc_base_i/proc_sys_reset_6'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_0_0/u96v2_sbc_base_proc_sys_reset_0_0.dcp' for cell 'u96v2_sbc_base_i/rst_ps8_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_system_management_wiz_0_0/u96v2_sbc_base_system_management_wiz_0_0.dcp' for cell 'u96v2_sbc_base_i/system_management_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_zynq_ultra_ps_e_0_0/u96v2_sbc_base_zynq_ultra_ps_e_0_0.dcp' for cell 'u96v2_sbc_base_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_9/u96v2_sbc_base_auto_ds_9.dcp' for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_9/u96v2_sbc_base_auto_pc_9.dcp' for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_10/u96v2_sbc_base_auto_ds_10.dcp' for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xbar_0/u96v2_sbc_base_xbar_0.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_0/u96v2_sbc_base_auto_ds_0.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_0/u96v2_sbc_base_auto_pc_0.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_1/u96v2_sbc_base_auto_ds_1.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m02_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_1/u96v2_sbc_base_auto_pc_1.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_2/u96v2_sbc_base_auto_ds_2.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m03_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_2/u96v2_sbc_base_auto_pc_2.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_3/u96v2_sbc_base_auto_ds_3.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m04_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_3/u96v2_sbc_base_auto_pc_3.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m04_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_4/u96v2_sbc_base_auto_ds_4.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m05_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_4/u96v2_sbc_base_auto_pc_4.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m05_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_5/u96v2_sbc_base_auto_ds_5.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m06_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_5/u96v2_sbc_base_auto_pc_5.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m06_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_6/u96v2_sbc_base_auto_ds_6.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m07_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_6/u96v2_sbc_base_auto_pc_6.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m07_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_7/u96v2_sbc_base_auto_ds_7.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_7/u96v2_sbc_base_auto_pc_7.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_8/u96v2_sbc_base_auto_ds_8.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_8/u96v2_sbc_base_auto_pc_8.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2787.945 ; gain = 0.000 ; free physical = 7266 ; free virtual = 11821
INFO: [Netlist 29-17] Analyzing 708 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u96v2_sbc_base_i/clk_wiz_0/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u96v2_sbc_base_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_clk_wiz_0_0/u96v2_sbc_base_clk_wiz_0_0_board.xdc] for cell 'u96v2_sbc_base_i/clk_wiz_0/inst'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_clk_wiz_0_0/u96v2_sbc_base_clk_wiz_0_0_board.xdc] for cell 'u96v2_sbc_base_i/clk_wiz_0/inst'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_6_0/u96v2_sbc_base_proc_sys_reset_6_0.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_6/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_6_0/u96v2_sbc_base_proc_sys_reset_6_0.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_6/U0'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_6_0/u96v2_sbc_base_proc_sys_reset_6_0_board.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_6/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_6_0/u96v2_sbc_base_proc_sys_reset_6_0_board.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_6/U0'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_5_0/u96v2_sbc_base_proc_sys_reset_5_0.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_5/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_5_0/u96v2_sbc_base_proc_sys_reset_5_0.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_5/U0'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_5_0/u96v2_sbc_base_proc_sys_reset_5_0_board.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_5/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_5_0/u96v2_sbc_base_proc_sys_reset_5_0_board.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_5/U0'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_4_0/u96v2_sbc_base_proc_sys_reset_4_0.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_4/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_4_0/u96v2_sbc_base_proc_sys_reset_4_0.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_4/U0'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_4_0/u96v2_sbc_base_proc_sys_reset_4_0_board.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_4/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_4_0/u96v2_sbc_base_proc_sys_reset_4_0_board.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_4/U0'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_3_0/u96v2_sbc_base_proc_sys_reset_3_0.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_3/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_3_0/u96v2_sbc_base_proc_sys_reset_3_0.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_3/U0'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_3_0/u96v2_sbc_base_proc_sys_reset_3_0_board.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_3/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_3_0/u96v2_sbc_base_proc_sys_reset_3_0_board.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_3/U0'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_2_0/u96v2_sbc_base_proc_sys_reset_2_0.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_2_0/u96v2_sbc_base_proc_sys_reset_2_0.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_2/U0'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_2_0/u96v2_sbc_base_proc_sys_reset_2_0_board.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_2_0/u96v2_sbc_base_proc_sys_reset_2_0_board.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_2/U0'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_1_0/u96v2_sbc_base_proc_sys_reset_1_0.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_1_0/u96v2_sbc_base_proc_sys_reset_1_0.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_1/U0'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_1_0/u96v2_sbc_base_proc_sys_reset_1_0_board.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_1_0/u96v2_sbc_base_proc_sys_reset_1_0_board.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_1/U0'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_0_1/u96v2_sbc_base_proc_sys_reset_0_1.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_0_1/u96v2_sbc_base_proc_sys_reset_0_1.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_0/U0'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_0_1/u96v2_sbc_base_proc_sys_reset_0_1_board.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_0_1/u96v2_sbc_base_proc_sys_reset_0_1_board.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_0/U0'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_clk_wiz_0_0/u96v2_sbc_base_clk_wiz_0_0.xdc] for cell 'u96v2_sbc_base_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_clk_wiz_0_0/u96v2_sbc_base_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_clk_wiz_0_0/u96v2_sbc_base_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3751.898 ; gain = 396.094 ; free physical = 6370 ; free virtual = 10925
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_clk_wiz_0_0/u96v2_sbc_base_clk_wiz_0_0.xdc] for cell 'u96v2_sbc_base_i/clk_wiz_0/inst'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_zynq_ultra_ps_e_0_0/u96v2_sbc_base_zynq_ultra_ps_e_0_0.xdc] for cell 'u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_zynq_ultra_ps_e_0_0/u96v2_sbc_base_zynq_ultra_ps_e_0_0.xdc] for cell 'u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_intc_0_0/u96v2_sbc_base_axi_intc_0_0.xdc] for cell 'u96v2_sbc_base_i/axi_intc_0/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_intc_0_0/u96v2_sbc_base_axi_intc_0_0.xdc] for cell 'u96v2_sbc_base_i/axi_intc_0/U0'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_system_management_wiz_0_0/u96v2_sbc_base_system_management_wiz_0_0.xdc] for cell 'u96v2_sbc_base_i/system_management_wiz_0/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_system_management_wiz_0_0/u96v2_sbc_base_system_management_wiz_0_0.xdc] for cell 'u96v2_sbc_base_i/system_management_wiz_0/U0'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_system_management_wiz_0_0/u96v2_sbc_base_system_management_wiz_0_0_board.xdc] for cell 'u96v2_sbc_base_i/system_management_wiz_0/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_system_management_wiz_0_0/u96v2_sbc_base_system_management_wiz_0_0_board.xdc] for cell 'u96v2_sbc_base_i/system_management_wiz_0/U0'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_2_0/u96v2_sbc_base_axi_gpio_2_0.xdc] for cell 'u96v2_sbc_base_i/axi_gpio_2/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_2_0/u96v2_sbc_base_axi_gpio_2_0.xdc] for cell 'u96v2_sbc_base_i/axi_gpio_2/U0'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_2_0/u96v2_sbc_base_axi_gpio_2_0_board.xdc] for cell 'u96v2_sbc_base_i/axi_gpio_2/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_2_0/u96v2_sbc_base_axi_gpio_2_0_board.xdc] for cell 'u96v2_sbc_base_i/axi_gpio_2/U0'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_1_0/u96v2_sbc_base_axi_gpio_1_0.xdc] for cell 'u96v2_sbc_base_i/axi_gpio_1/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_1_0/u96v2_sbc_base_axi_gpio_1_0.xdc] for cell 'u96v2_sbc_base_i/axi_gpio_1/U0'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_1_0/u96v2_sbc_base_axi_gpio_1_0_board.xdc] for cell 'u96v2_sbc_base_i/axi_gpio_1/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_1_0/u96v2_sbc_base_axi_gpio_1_0_board.xdc] for cell 'u96v2_sbc_base_i/axi_gpio_1/U0'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_0_0/u96v2_sbc_base_axi_gpio_0_0.xdc] for cell 'u96v2_sbc_base_i/axi_gpio_0/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_0_0/u96v2_sbc_base_axi_gpio_0_0.xdc] for cell 'u96v2_sbc_base_i/axi_gpio_0/U0'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_0_0/u96v2_sbc_base_axi_gpio_0_0_board.xdc] for cell 'u96v2_sbc_base_i/axi_gpio_0/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_0_0/u96v2_sbc_base_axi_gpio_0_0_board.xdc] for cell 'u96v2_sbc_base_i/axi_gpio_0/U0'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_uart16550_1_0/u96v2_sbc_base_axi_uart16550_1_0.xdc] for cell 'u96v2_sbc_base_i/axi_uart16550_1/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_uart16550_1_0/u96v2_sbc_base_axi_uart16550_1_0.xdc] for cell 'u96v2_sbc_base_i/axi_uart16550_1/U0'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_uart16550_1_0/u96v2_sbc_base_axi_uart16550_1_0_board.xdc] for cell 'u96v2_sbc_base_i/axi_uart16550_1/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_uart16550_1_0/u96v2_sbc_base_axi_uart16550_1_0_board.xdc] for cell 'u96v2_sbc_base_i/axi_uart16550_1/U0'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_uart16550_0_0/u96v2_sbc_base_axi_uart16550_0_0.xdc] for cell 'u96v2_sbc_base_i/axi_uart16550_0/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_uart16550_0_0/u96v2_sbc_base_axi_uart16550_0_0.xdc] for cell 'u96v2_sbc_base_i/axi_uart16550_0/U0'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_uart16550_0_0/u96v2_sbc_base_axi_uart16550_0_0_board.xdc] for cell 'u96v2_sbc_base_i/axi_uart16550_0/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_uart16550_0_0/u96v2_sbc_base_axi_uart16550_0_0_board.xdc] for cell 'u96v2_sbc_base_i/axi_uart16550_0/U0'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_0_0/u96v2_sbc_base_proc_sys_reset_0_0.xdc] for cell 'u96v2_sbc_base_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_0_0/u96v2_sbc_base_proc_sys_reset_0_0.xdc] for cell 'u96v2_sbc_base_i/rst_ps8_0_100M/U0'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_0_0/u96v2_sbc_base_proc_sys_reset_0_0_board.xdc] for cell 'u96v2_sbc_base_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_0_0/u96v2_sbc_base_proc_sys_reset_0_0_board.xdc] for cell 'u96v2_sbc_base_i/rst_ps8_0_100M/U0'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc]
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc]
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_intc_0_0/u96v2_sbc_base_axi_intc_0_0_clocks.xdc] for cell 'u96v2_sbc_base_i/axi_intc_0/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_intc_0_0/u96v2_sbc_base_axi_intc_0_0_clocks.xdc] for cell 'u96v2_sbc_base_i/axi_intc_0/U0'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_0/u96v2_sbc_base_auto_ds_0_clocks.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_0/u96v2_sbc_base_auto_ds_0_clocks.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_1/u96v2_sbc_base_auto_ds_1_clocks.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_1/u96v2_sbc_base_auto_ds_1_clocks.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_2/u96v2_sbc_base_auto_ds_2_clocks.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_2/u96v2_sbc_base_auto_ds_2_clocks.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_3/u96v2_sbc_base_auto_ds_3_clocks.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_3/u96v2_sbc_base_auto_ds_3_clocks.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_4/u96v2_sbc_base_auto_ds_4_clocks.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_4/u96v2_sbc_base_auto_ds_4_clocks.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_5/u96v2_sbc_base_auto_ds_5_clocks.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_5/u96v2_sbc_base_auto_ds_5_clocks.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_6/u96v2_sbc_base_auto_ds_6_clocks.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_6/u96v2_sbc_base_auto_ds_6_clocks.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_7/u96v2_sbc_base_auto_ds_7_clocks.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_7/u96v2_sbc_base_auto_ds_7_clocks.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_8/u96v2_sbc_base_auto_ds_8_clocks.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_8/u96v2_sbc_base_auto_ds_8_clocks.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_9/u96v2_sbc_base_auto_ds_9_clocks.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_9/u96v2_sbc_base_auto_ds_9_clocks.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_10/u96v2_sbc_base_auto_ds_10_clocks.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_10/u96v2_sbc_base_auto_ds_10_clocks.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_ds/inst'
INFO: [Project 1-1715] 1 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u96v2_sbc_base_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u96v2_sbc_base_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u96v2_sbc_base_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u96v2_sbc_base_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4304.168 ; gain = 0.000 ; free physical = 6475 ; free virtual = 11030
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 364 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 48 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 8 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 96 instances
  RAM16X1S => RAM32X1S (RAMS32): 16 instances
  RAM256X1D => RAM256X1D (MUXF7(x4), MUXF8(x2), RAMD64E(x8)): 48 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 8 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 77 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 48 instances
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances

65 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:46 ; elapsed = 00:01:08 . Memory (MB): peak = 4304.168 ; gain = 1909.926 ; free physical = 6475 ; free virtual = 11030
source /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/scripts/_full_init_post.tcl
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/output/_user_impl_clk.xdc]
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/output/_user_impl_clk.xdc]
source /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/scripts/_full_opt_pre.tcl
Post-synthesis utilization DRC check...
available resources:
   luts      : 57906
   registers : 126854
   brams     : 212
   dsps      : 360
required resources:
   luts      : 5318
   registers : 8598
   brams     : 15.5
   dsps      : 2
INFO: System Diagram: Run step: synthed

Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4304.168 ; gain = 0.000 ; free physical = 6430 ; free virtual = 10989

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 112081eb0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4304.168 ; gain = 0.000 ; free physical = 6386 ; free virtual = 10945

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 59 inverter(s) to 5493 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1371323f0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4304.168 ; gain = 0.000 ; free physical = 6267 ; free virtual = 10826
INFO: [Opt 31-389] Phase Retarget created 74 cells and removed 539 cells
INFO: [Opt 31-1021] In phase Retarget, 418 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 3 load pin(s).
Phase 2 Constant propagation | Checksum: 16a2e9dc4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4304.168 ; gain = 0.000 ; free physical = 6266 ; free virtual = 10825
INFO: [Opt 31-389] Phase Constant propagation created 452 cells and removed 2594 cells
INFO: [Opt 31-1021] In phase Constant propagation, 415 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12d1318a6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 4304.168 ; gain = 0.000 ; free physical = 6259 ; free virtual = 10819
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 6837 cells
INFO: [Opt 31-1021] In phase Sweep, 1211 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 12d1318a6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4304.168 ; gain = 0.000 ; free physical = 6259 ; free virtual = 10818
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 12d1318a6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4304.168 ; gain = 0.000 ; free physical = 6259 ; free virtual = 10818
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: ed51ce7f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4304.168 ; gain = 0.000 ; free physical = 6259 ; free virtual = 10818
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 514 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              74  |             539  |                                            418  |
|  Constant propagation         |             452  |            2594  |                                            415  |
|  Sweep                        |               0  |            6837  |                                           1211  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               2  |                                            514  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4304.168 ; gain = 0.000 ; free physical = 6259 ; free virtual = 10818
Ending Logic Optimization Task | Checksum: 161d5cc0d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4304.168 ; gain = 0.000 ; free physical = 6259 ; free virtual = 10818

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 4 BRAM(s) out of a total of 20 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 16 Total Ports: 40
Ending PowerOpt Patch Enables Task | Checksum: 12382134a

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.25 . Memory (MB): peak = 4379.648 ; gain = 0.000 ; free physical = 6197 ; free virtual = 10761
Ending Power Optimization Task | Checksum: 12382134a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 4379.648 ; gain = 75.480 ; free physical = 6239 ; free virtual = 10805

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 168fb6c03

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4379.648 ; gain = 0.000 ; free physical = 6245 ; free virtual = 10812
Ending Final Cleanup Task | Checksum: 168fb6c03

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4379.648 ; gain = 0.000 ; free physical = 6242 ; free virtual = 10809

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4379.648 ; gain = 0.000 ; free physical = 6242 ; free virtual = 10809
Ending Netlist Obfuscation Task | Checksum: 168fb6c03

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4379.648 ; gain = 0.000 ; free physical = 6242 ; free virtual = 10809
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:25 . Memory (MB): peak = 4379.648 ; gain = 75.480 ; free physical = 6242 ; free virtual = 10809
source /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/scripts/_full_opt_post.tcl
source /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/scripts/_full_place_pre.tcl
CRITICAL WARNING: [Vivado 12-4430] You are lowering the severity from an ERROR. This can potentially lead to board damage or other functionality issues on hardware. If this is not desired, please run 'reset_property SEVERITY [get_drc_checks HDPR-5]' to undo this change.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4699.793 ; gain = 0.000 ; free physical = 5650 ; free virtual = 10349
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c1d2b8d2

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4699.793 ; gain = 0.000 ; free physical = 5650 ; free virtual = 10349
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4699.793 ; gain = 0.000 ; free physical = 5649 ; free virtual = 10348

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ef8630d9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4699.793 ; gain = 0.000 ; free physical = 5664 ; free virtual = 10371

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13a02d704

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 4699.793 ; gain = 0.000 ; free physical = 5579 ; free virtual = 10288

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13a02d704

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 4699.793 ; gain = 0.000 ; free physical = 5579 ; free virtual = 10288
Phase 1 Placer Initialization | Checksum: 13a02d704

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 4699.793 ; gain = 0.000 ; free physical = 5579 ; free virtual = 10288

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 198df718d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:19 . Memory (MB): peak = 4699.793 ; gain = 0.000 ; free physical = 5526 ; free virtual = 10236

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 12d1625e2

Time (s): cpu = 00:00:42 ; elapsed = 00:00:19 . Memory (MB): peak = 4699.793 ; gain = 0.000 ; free physical = 5516 ; free virtual = 10227

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 12d1625e2

Time (s): cpu = 00:00:43 ; elapsed = 00:00:20 . Memory (MB): peak = 4699.793 ; gain = 0.000 ; free physical = 5512 ; free virtual = 10223

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 175085588

Time (s): cpu = 00:00:46 ; elapsed = 00:00:21 . Memory (MB): peak = 4699.793 ; gain = 0.000 ; free physical = 5512 ; free virtual = 10223

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 175085588

Time (s): cpu = 00:00:46 ; elapsed = 00:00:21 . Memory (MB): peak = 4699.793 ; gain = 0.000 ; free physical = 5512 ; free virtual = 10223
Phase 2.1.1 Partition Driven Placement | Checksum: 175085588

Time (s): cpu = 00:00:46 ; elapsed = 00:00:21 . Memory (MB): peak = 4699.793 ; gain = 0.000 ; free physical = 5527 ; free virtual = 10238
Phase 2.1 Floorplanning | Checksum: 1a2013340

Time (s): cpu = 00:00:46 ; elapsed = 00:00:21 . Memory (MB): peak = 4699.793 ; gain = 0.000 ; free physical = 5527 ; free virtual = 10238

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1a2013340

Time (s): cpu = 00:00:46 ; elapsed = 00:00:21 . Memory (MB): peak = 4699.793 ; gain = 0.000 ; free physical = 5527 ; free virtual = 10238

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1199 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 515 nets or cells. Created 0 new cell, deleted 515 existing cells and moved 0 existing cell
INFO: [Physopt 32-1030] Pass 1. Identified 25 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 12 nets.  Re-placed 93 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 12 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 93 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.26 . Memory (MB): peak = 4704.812 ; gain = 0.000 ; free physical = 5472 ; free virtual = 10188
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4704.812 ; gain = 0.000 ; free physical = 5475 ; free virtual = 10190

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            515  |                   515  |           0  |           1  |  00:00:01  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                    12  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            515  |                   527  |           0  |           4  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 17d015eb0

Time (s): cpu = 00:01:45 ; elapsed = 00:00:48 . Memory (MB): peak = 4704.812 ; gain = 5.020 ; free physical = 5476 ; free virtual = 10192
Phase 2.3 Global Placement Core | Checksum: 2058f5950

Time (s): cpu = 00:01:48 ; elapsed = 00:00:49 . Memory (MB): peak = 4704.812 ; gain = 5.020 ; free physical = 5459 ; free virtual = 10175
Phase 2 Global Placement | Checksum: 2058f5950

Time (s): cpu = 00:01:48 ; elapsed = 00:00:49 . Memory (MB): peak = 4704.812 ; gain = 5.020 ; free physical = 5478 ; free virtual = 10193

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1aac04426

Time (s): cpu = 00:01:51 ; elapsed = 00:00:50 . Memory (MB): peak = 4704.812 ; gain = 5.020 ; free physical = 5476 ; free virtual = 10192

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 168a503ca

Time (s): cpu = 00:01:57 ; elapsed = 00:00:52 . Memory (MB): peak = 4704.812 ; gain = 5.020 ; free physical = 5477 ; free virtual = 10192

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 2093ecade

Time (s): cpu = 00:02:01 ; elapsed = 00:00:55 . Memory (MB): peak = 4704.812 ; gain = 5.020 ; free physical = 5462 ; free virtual = 10178

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1474c0e5b

Time (s): cpu = 00:02:01 ; elapsed = 00:00:56 . Memory (MB): peak = 4704.812 ; gain = 5.020 ; free physical = 5454 ; free virtual = 10170

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: 1ed39a912

Time (s): cpu = 00:02:05 ; elapsed = 00:00:58 . Memory (MB): peak = 4704.812 ; gain = 5.020 ; free physical = 5435 ; free virtual = 10151
Phase 3.3 Small Shape DP | Checksum: 16c42ad58

Time (s): cpu = 00:02:15 ; elapsed = 00:01:02 . Memory (MB): peak = 4704.812 ; gain = 5.020 ; free physical = 5441 ; free virtual = 10157

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 13b5c4315

Time (s): cpu = 00:02:16 ; elapsed = 00:01:03 . Memory (MB): peak = 4704.812 ; gain = 5.020 ; free physical = 5442 ; free virtual = 10158

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: a432bf36

Time (s): cpu = 00:02:17 ; elapsed = 00:01:04 . Memory (MB): peak = 4704.812 ; gain = 5.020 ; free physical = 5445 ; free virtual = 10161
Phase 3 Detail Placement | Checksum: a432bf36

Time (s): cpu = 00:02:17 ; elapsed = 00:01:04 . Memory (MB): peak = 4704.812 ; gain = 5.020 ; free physical = 5445 ; free virtual = 10161

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f7fab88b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.342 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: cda895e1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.53 . Memory (MB): peak = 4704.812 ; gain = 0.000 ; free physical = 5431 ; free virtual = 10147
INFO: [Place 46-35] Processed net u96v2_sbc_base_i/Filter_HW_1/U0/ap_rst_n_inv, inserted BUFG to drive 3391 loads.
INFO: [Place 46-45] Replicated bufg driver u96v2_sbc_base_i/Filter_HW_1/U0/ap_rst_n_inv_reg_replica
INFO: [Place 46-35] Processed net u96v2_sbc_base_i/rst_ps8_0_100M/U0/peripheral_aresetn[0], inserted BUFG to drive 2940 loads.
INFO: [Place 46-45] Replicated bufg driver u96v2_sbc_base_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 2, Replicated BUFG Driver: 2, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1a0b0fcab

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4704.812 ; gain = 0.000 ; free physical = 5418 ; free virtual = 10134
Phase 4.1.1.1 BUFG Insertion | Checksum: e1c193f9

Time (s): cpu = 00:02:45 ; elapsed = 00:01:13 . Memory (MB): peak = 4704.812 ; gain = 5.020 ; free physical = 5418 ; free virtual = 10134
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.342. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:02:45 ; elapsed = 00:01:13 . Memory (MB): peak = 4704.812 ; gain = 5.020 ; free physical = 5418 ; free virtual = 10134
Phase 4.1 Post Commit Optimization | Checksum: 19bf2abb6

Time (s): cpu = 00:02:45 ; elapsed = 00:01:13 . Memory (MB): peak = 4704.812 ; gain = 5.020 ; free physical = 5418 ; free virtual = 10134
Netlist sorting complete. Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.25 . Memory (MB): peak = 4704.812 ; gain = 0.000 ; free physical = 5401 ; free virtual = 10117

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 294b107de

Time (s): cpu = 00:02:47 ; elapsed = 00:01:15 . Memory (MB): peak = 4704.812 ; gain = 5.020 ; free physical = 5411 ; free virtual = 10127

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|      South|                1x1|                2x2|                4x4|
|___________|___________________|___________________|___________________|
|       East|                2x2|                1x1|                8x8|
|___________|___________________|___________________|___________________|
|       West|                2x2|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 294b107de

Time (s): cpu = 00:02:47 ; elapsed = 00:01:15 . Memory (MB): peak = 4704.812 ; gain = 5.020 ; free physical = 5411 ; free virtual = 10127
Phase 4.3 Placer Reporting | Checksum: 294b107de

Time (s): cpu = 00:02:47 ; elapsed = 00:01:15 . Memory (MB): peak = 4704.812 ; gain = 5.020 ; free physical = 5411 ; free virtual = 10127

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4704.812 ; gain = 0.000 ; free physical = 5411 ; free virtual = 10127

Time (s): cpu = 00:02:47 ; elapsed = 00:01:15 . Memory (MB): peak = 4704.812 ; gain = 5.020 ; free physical = 5411 ; free virtual = 10127
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 357060a50

Time (s): cpu = 00:02:47 ; elapsed = 00:01:15 . Memory (MB): peak = 4704.812 ; gain = 5.020 ; free physical = 5411 ; free virtual = 10127
Ending Placer Task | Checksum: 25d10c381

Time (s): cpu = 00:02:47 ; elapsed = 00:01:15 . Memory (MB): peak = 4704.812 ; gain = 5.020 ; free physical = 5411 ; free virtual = 10127
INFO: [Common 17-83] Releasing license: Implementation
129 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:19 ; elapsed = 00:01:40 . Memory (MB): peak = 4704.812 ; gain = 325.164 ; free physical = 5493 ; free virtual = 10209
source /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/scripts/_full_place_post.tcl
INFO: System Diagram: Run step: placed

Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
134 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 8321e60b ConstDB: 0 ShapeSum: e130814e RouteDB: f8be5c28

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.56 . Memory (MB): peak = 4704.812 ; gain = 0.000 ; free physical = 5362 ; free virtual = 10082
Phase 1 Build RT Design | Checksum: d58eefc9

Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 4704.812 ; gain = 0.000 ; free physical = 5364 ; free virtual = 10084
Post Restoration Checksum: NetGraph: 8aca2843 NumContArr: 411e6567 Constraints: 670bfa88 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 132f48832

Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 4704.812 ; gain = 0.000 ; free physical = 5323 ; free virtual = 10044

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 132f48832

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 4704.812 ; gain = 0.000 ; free physical = 5323 ; free virtual = 10044

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 15432ba30

Time (s): cpu = 00:00:28 ; elapsed = 00:00:09 . Memory (MB): peak = 4707.824 ; gain = 3.012 ; free physical = 5303 ; free virtual = 10024

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 24b9e513e

Time (s): cpu = 00:00:44 ; elapsed = 00:00:16 . Memory (MB): peak = 4707.824 ; gain = 3.012 ; free physical = 5275 ; free virtual = 9996
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.742  | TNS=0.000  | WHS=-0.053 | THS=-24.747|

Phase 2 Router Initialization | Checksum: 1d056f124

Time (s): cpu = 00:01:05 ; elapsed = 00:00:21 . Memory (MB): peak = 4707.824 ; gain = 3.012 ; free physical = 5266 ; free virtual = 9988

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 40573
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 31629
  Number of Partially Routed Nets     = 8944
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1d056f124

Time (s): cpu = 00:01:07 ; elapsed = 00:00:22 . Memory (MB): peak = 4707.824 ; gain = 3.012 ; free physical = 5269 ; free virtual = 9990
Phase 3 Initial Routing | Checksum: df986cfc

Time (s): cpu = 00:01:23 ; elapsed = 00:00:27 . Memory (MB): peak = 4726.809 ; gain = 21.996 ; free physical = 5238 ; free virtual = 9959

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 7570
 Number of Nodes with overlaps = 589
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.254  | TNS=0.000  | WHS=-0.021 | THS=-1.902 |

Phase 4.1 Global Iteration 0 | Checksum: 22a4ed302

Time (s): cpu = 00:02:44 ; elapsed = 00:00:57 . Memory (MB): peak = 4758.824 ; gain = 54.012 ; free physical = 5295 ; free virtual = 10017

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 2a8c3b362

Time (s): cpu = 00:02:44 ; elapsed = 00:00:57 . Memory (MB): peak = 4758.824 ; gain = 54.012 ; free physical = 5295 ; free virtual = 10017
Phase 4 Rip-up And Reroute | Checksum: 2a8c3b362

Time (s): cpu = 00:02:44 ; elapsed = 00:00:57 . Memory (MB): peak = 4758.824 ; gain = 54.012 ; free physical = 5295 ; free virtual = 10017

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 24ce673df

Time (s): cpu = 00:02:57 ; elapsed = 00:01:01 . Memory (MB): peak = 4758.824 ; gain = 54.012 ; free physical = 5289 ; free virtual = 10011
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.254  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 24ce673df

Time (s): cpu = 00:02:57 ; elapsed = 00:01:01 . Memory (MB): peak = 4758.824 ; gain = 54.012 ; free physical = 5289 ; free virtual = 10011

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 24ce673df

Time (s): cpu = 00:02:58 ; elapsed = 00:01:01 . Memory (MB): peak = 4758.824 ; gain = 54.012 ; free physical = 5289 ; free virtual = 10011
Phase 5 Delay and Skew Optimization | Checksum: 24ce673df

Time (s): cpu = 00:02:58 ; elapsed = 00:01:01 . Memory (MB): peak = 4758.824 ; gain = 54.012 ; free physical = 5289 ; free virtual = 10011

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2598e956e

Time (s): cpu = 00:03:07 ; elapsed = 00:01:04 . Memory (MB): peak = 4758.824 ; gain = 54.012 ; free physical = 5285 ; free virtual = 10007
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.254  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2ef6ab167

Time (s): cpu = 00:03:07 ; elapsed = 00:01:04 . Memory (MB): peak = 4758.824 ; gain = 54.012 ; free physical = 5285 ; free virtual = 10007
Phase 6 Post Hold Fix | Checksum: 2ef6ab167

Time (s): cpu = 00:03:07 ; elapsed = 00:01:04 . Memory (MB): peak = 4758.824 ; gain = 54.012 ; free physical = 5285 ; free virtual = 10007

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.75978 %
  Global Horizontal Routing Utilization  = 8.32611 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2accf1d5f

Time (s): cpu = 00:03:08 ; elapsed = 00:01:04 . Memory (MB): peak = 4758.824 ; gain = 54.012 ; free physical = 5285 ; free virtual = 10007

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2accf1d5f

Time (s): cpu = 00:03:08 ; elapsed = 00:01:04 . Memory (MB): peak = 4758.824 ; gain = 54.012 ; free physical = 5285 ; free virtual = 10007

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2accf1d5f

Time (s): cpu = 00:03:12 ; elapsed = 00:01:07 . Memory (MB): peak = 4758.824 ; gain = 54.012 ; free physical = 5284 ; free virtual = 10007

Phase 10 Route finalize
Phase 10 Route finalize | Checksum: 2accf1d5f

Time (s): cpu = 00:03:12 ; elapsed = 00:01:07 . Memory (MB): peak = 4758.824 ; gain = 54.012 ; free physical = 5284 ; free virtual = 10007

Phase 11 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=2.254  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 11 Post Router Timing | Checksum: 1fdf56f9c

Time (s): cpu = 00:03:37 ; elapsed = 00:01:12 . Memory (MB): peak = 4758.824 ; gain = 54.012 ; free physical = 5268 ; free virtual = 9991
INFO: [Route 35-61] The design met the timing requirement.
INFO: [Route 72-16] Aggressive Explore Summary
+------+-------+-------+-------+-------+--------+--------------+-------------------+
| Pass |  WNS  |  TNS  |  WHS  |  THS  | Status | Elapsed Time | Solution Selected |
+------+-------+-------+-------+-------+--------+--------------+-------------------+
|  1   | 2.254 | 0.000 | 0.010 | 0.000 |  Pass  |   00:00:59   |         x         |
+------+-------+-------+-------+-------+--------+--------------+-------------------+
|  2   |   -   |   -   |   -   |   -   |  Fail  |   00:00:00   |                   |
+------+-------+-------+-------+-------+--------+--------------+-------------------+

INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:37 ; elapsed = 00:01:12 . Memory (MB): peak = 4758.824 ; gain = 54.012 ; free physical = 5424 ; free virtual = 10147

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
149 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:49 ; elapsed = 00:01:15 . Memory (MB): peak = 4758.824 ; gain = 54.012 ; free physical = 5424 ; free virtual = 10147
source /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/scripts/_full_route_post.tcl
INFO: System Diagram: Run step: routed

WARNING: Unable to find metadata file: /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/int/debug_ip_layout.rtd
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 4758.824 ; gain = 0.000 ; free physical = 5323 ; free virtual = 10128
INFO: [Common 17-1381] The checkpoint '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/impl_1/u96v2_sbc_base_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 4758.824 ; gain = 0.000 ; free physical = 5415 ; free virtual = 10162
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file u96v2_sbc_base_wrapper_timing_summary_routed.rpt -pb u96v2_sbc_base_wrapper_timing_summary_routed.pb -rpx u96v2_sbc_base_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
source /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/scripts/_full_write_bitstream_pre.tcl
INFO: [OCL_UTIL] clock frequency scaling is disabled for this flow, perform the normal timing check instead
INFO: [OCL_UTIL] get_timing_paths -quiet -slack_lesser_than 0
Command: write_bitstream -force u96v2_sbc_base_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP u96v2_sbc_base_i/Filter_HW_1/U0/compute_filter_1_U0/Filter_horizontal_HW_1_U0/mac_muladd_8ns_8ns_16ns_16_4_1_U10/Filter_HW_mac_muladd_8ns_8ns_16ns_16_4_1_DSP48_0_U/p_reg_reg input u96v2_sbc_base_i/Filter_HW_1/U0/compute_filter_1_U0/Filter_horizontal_HW_1_U0/mac_muladd_8ns_8ns_16ns_16_4_1_U10/Filter_HW_mac_muladd_8ns_8ns_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP u96v2_sbc_base_i/Filter_HW_1/U0/compute_filter_1_U0/Filter_vertical_HW_1_U0/mac_muladd_8ns_8ns_16ns_16_4_1_U14/Filter_HW_mac_muladd_8ns_8ns_16ns_16_4_1_DSP48_0_U/p_reg_reg input u96v2_sbc_base_i/Filter_HW_1/U0/compute_filter_1_U0/Filter_vertical_HW_1_U0/mac_muladd_8ns_8ns_16ns_16_4_1_U14/Filter_HW_mac_muladd_8ns_8ns_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC RTSTAT-10] No routable loads: 513 net(s) have no routable loads. The problem bus(es) and/or net(s) are u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96v2_sbc_base_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96v2_sbc_base_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96v2_sbc_base_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96v2_sbc_base_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96v2_sbc_base_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96v2_sbc_base_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96v2_sbc_base_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96v2_sbc_base_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96v2_sbc_base_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96v2_sbc_base_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fi
fo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i... and (the first 15 of 249 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./u96v2_sbc_base_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
163 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 4778.961 ; gain = 20.137 ; free physical = 5343 ; free virtual = 10103
source /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/scripts/_full_write_bitstream_post.tcl
INFO: [Common 17-206] Exiting Vivado at Sun Oct 29 13:17:45 2023...
[Sun Oct 29 13:17:51 2023] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:06:03 . Memory (MB): peak = 3122.367 ; gain = 0.000 ; free physical = 8619 ; free virtual = 13378
INFO: [OCL_UTIL] internal step: log_generated_reports for implementation 'output/generated_reports.log'
INFO: [OCL_UTIL] internal step: copy implementation run (impl_1) output files
[13:17:52] Run vpl: Step impl: Completed
INFO: [Common 17-206] Exiting Vivado at Sun Oct 29 13:17:53 2023...
