// Seed: 4271813455
`timescale 1ps / 1ps
module module_0 #(
    parameter id_2 = 32'd35
) (
    output logic id_1,
    input _id_2,
    input id_3,
    input logic id_4,
    output id_5
);
  always @(1'b0 or posedge id_4[1] - 1) begin
    #1 id_3 = (id_5[id_2]);
  end
endmodule
