0.6
2019.1
May 24 2019
14:51:52
/home/it/eda_training/Digital_System_Design/Exam/Exam.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/eda_training/Digital_System_Design/Exam/Exam.srcs/sim_1/new/tb_task1_1.sv,1732618582,systemVerilog,,,,tb_counter_8bits,,,,,,,,
/home/it/eda_training/Digital_System_Design/Exam/Exam.srcs/sources_1/new/ful_addre_8bits.sv,1732623048,systemVerilog,,/home/it/eda_training/Digital_System_Design/Exam/Exam.srcs/sources_1/new/tb_full_adder_8bit.sv,,ful_addre_8bits,,,,,,,,
/home/it/eda_training/Digital_System_Design/Exam/Exam.srcs/sources_1/new/full_addre_4bit.sv,1732621636,systemVerilog,,/home/it/eda_training/Digital_System_Design/Exam/Exam.srcs/sources_1/new/tb_full_adder4bit.sv,,full_addre_4bit,,,,,,,,
/home/it/eda_training/Digital_System_Design/Exam/Exam.srcs/sources_1/new/register.sv,1732619227,systemVerilog,,/home/it/eda_training/Digital_System_Design/Exam/Exam.srcs/sources_1/new/task1_1.sv,,register,,,,,,,,
/home/it/eda_training/Digital_System_Design/Exam/Exam.srcs/sources_1/new/task1_1.sv,1732619029,systemVerilog,,/home/it/eda_training/Digital_System_Design/Exam/Exam.srcs/sources_1/new/full_addre_4bit.sv,,counter_8bits,,,,,,,,
/home/it/eda_training/Digital_System_Design/Exam/Exam.srcs/sources_1/new/tb_full_adder4bit.sv,1732621139,systemVerilog,,/home/it/eda_training/Digital_System_Design/Exam/Exam.srcs/sources_1/new/ful_addre_8bits.sv,,tb_full_adder4bit,,,,,,,,
/home/it/eda_training/Digital_System_Design/Exam/Exam.srcs/sources_1/new/tb_full_adder_8bit.sv,1732623159,systemVerilog,,/home/it/eda_training/Digital_System_Design/Exam/Exam.srcs/sim_1/new/tb_task1_1.sv,,tb_full_adder_8bit,,,,,,,,
/home/it/eda_training/Digital_System_Design/Exam/Exam.srcs/sources_1/new/tb_xor_rege.sv,1732619951,systemVerilog,,/home/it/eda_training/Digital_System_Design/Exam/Exam.srcs/sources_1/new/xor_rege.sv,,tb_xor_rege,,,,,,,,
/home/it/eda_training/Digital_System_Design/Exam/Exam.srcs/sources_1/new/xor_rege.sv,1732619877,systemVerilog,,/home/it/eda_training/Digital_System_Design/Exam/Exam.srcs/sources_1/new/register.sv,,xor_rege,,,,,,,,
