# systemverilog-multiplier-design
A parameterized implementation of array and adder tree multipliers with registered inputs and output in SystemVerilog. Verified using a reusable and comprehensive layered testbench.
