****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type max
	-input_pins
	-nets
	-slack_lesser_than 0.0000
	-max_paths 10000
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
Design : ORCA_TOP
Version: O-2018.06
Date   : Sat May 20 19:05:12 2023
****************************************


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[23]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0259                     0.0033     0.0033 r
  sdram_clk (net)              2   1.2702 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0259   1.0500   0.0000   0.0000     0.0033 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0500            0.1740     0.1773 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0500   0.0000   0.0000     0.1773 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0747   1.0500            0.1378     0.3151 r
  occ_int2/p_abuf64 (net)      4   3.9277 
  occ_int2/cts_buf_657531924/A (NBUFFX16_LVT)
                                            0.0000   0.0747   1.0500   0.0000   0.0000     0.3151 r
  occ_int2/cts_buf_657531924/Y (NBUFFX16_LVT)        0.0361   1.0500            0.0994     0.4145 r
  occ_int2/p_abuf11 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0361   1.0500   0.0000   0.0000     0.4145 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0583   1.0500            0.2169     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_1520893 (net)
                               2   1.6685 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/A (NBUFFX2_LVT)
                                            0.0000   0.0583   1.0500   0.0000   0.0000     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/Y (NBUFFX2_LVT)
                                                     0.0576   1.0500            0.0918     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3920917 (net)
                               2   4.6585 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_626931618/A (NBUFFX16_LVT)
                                            0.0000   0.0576   1.0500   0.0000   0.0000     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_626931618/Y (NBUFFX16_LVT)
                                                     0.0529   1.0500            0.1069     0.8300 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3720915 (net)
                              10  19.2153 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_624731596/A (NBUFFX8_LVT)
                                            0.0000   0.0529   1.0500   0.0000   0.0000     0.8300 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_624731596/Y (NBUFFX8_LVT)
                                                     0.0884   1.0500            0.1244     0.9544 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf93 (net)
                              44  28.0916 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_/CLK (DFFARX1_HVT)
                                            0.0000   0.0884   1.0500   0.0000   0.0000     0.9544 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_/Q (DFFARX1_HVT)
                                                     0.1942   1.0500            1.3846     2.3391 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[23] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13016/A4 (AO22X1_RVT)
                                            0.0000   0.1942   1.0500   0.0000   0.0000     2.3391 r
  I_SDRAM_TOP/I_SDRAM_IF/U13016/Y (AO22X1_RVT)       0.0792   1.0500            0.2735     2.6126 r
  I_SDRAM_TOP/I_SDRAM_IF/n11081 (net)
                               1   0.4809 
  I_SDRAM_TOP/I_SDRAM_IF/U833/A (NBUFFX2_HVT)
                                            0.0000   0.0792   1.0500   0.0000   0.0000     2.6126 r
  I_SDRAM_TOP/I_SDRAM_IF/U833/Y (NBUFFX2_HVT)        0.1322   1.0500            0.2514     2.8640 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[23] (net)
                               1   0.7355 
  ZBUF_4_inst_53700/A (NBUFFX4_LVT)         0.0000   0.1322   1.0500   0.0000   0.0000     2.8640 r
  ZBUF_4_inst_53700/Y (NBUFFX4_LVT)                  0.0809   1.0500            0.1603     3.0242 r
  sd_DQ_out[23] (net)          1  10.0038 
  sd_DQ_out[23] (out)                       0.0000   0.0809   1.0500   0.0000   0.0000     3.0242 r
  data arrival time                                                                        3.0242

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0261                     0.0023     2.0523 f
  sdram_clk (net)              2   0.8639 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0261   0.9500   0.0000   0.0000     2.0523 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2039     2.2562 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2562 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0491   0.9500            0.1538     2.4100 f
  occ_int2/p_abuf64 (net)      4   2.5714 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/A (NBUFFX4_LVT)
                                            0.0000   0.0491   0.9500   0.0000   0.0000     2.4100 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0891     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0769     2.5760 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5760 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0413     2.6173
  clock uncertainty                                                            -0.1000     2.5173
  output external delay                                                        -0.7500     1.7673
  data required time                                                                       1.7673
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7673
  data arrival time                                                                       -3.0242
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.2569

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0276 
  total derate : arrival time                                                  -0.1439 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1714 

  slack (with derating applied) (VIOLATED)                                     -1.2569 
  clock reconvergence pessimism (due to derating)                              -0.0337 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.1192 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_24_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[24]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0259                     0.0033     0.0033 r
  sdram_clk (net)              2   1.2702 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0259   1.0500   0.0000   0.0000     0.0033 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0500            0.1740     0.1773 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0500   0.0000  -0.0000     0.1773 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0747   1.0500            0.1378     0.3151 r
  occ_int2/p_abuf64 (net)      4   3.9277 
  occ_int2/cts_buf_657531924/A (NBUFFX16_LVT)
                                            0.0000   0.0747   1.0500   0.0000   0.0000     0.3151 r
  occ_int2/cts_buf_657531924/Y (NBUFFX16_LVT)        0.0361   1.0500            0.0994     0.4145 r
  occ_int2/p_abuf11 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0361   1.0500   0.0000   0.0000     0.4145 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0583   1.0500            0.2169     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_1520893 (net)
                               2   1.6685 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/A (NBUFFX2_LVT)
                                            0.0000   0.0583   1.0500   0.0000   0.0000     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/Y (NBUFFX2_LVT)
                                                     0.0576   1.0500            0.0918     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3920917 (net)
                               2   4.6585 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32800/A (NBUFFX16_LVT)
                                            0.0000   0.0576   1.0500   0.0000   0.0000     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32800/Y (NBUFFX16_LVT)
                                                     0.0573   1.0500            0.1103     0.8334 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                              12  23.5684 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_624831597/A (NBUFFX8_LVT)
                                            0.0000   0.0573   1.0500   0.0000   0.0000     0.8334 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_624831597/Y (NBUFFX8_LVT)
                                                     0.0852   1.0500            0.1248     0.9582 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf140 (net)
                              41  26.5540 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_24_/CLK (DFFARX1_HVT)
                                            0.0000   0.0852   1.0500   0.0000   0.0000     0.9582 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_24_/Q (DFFARX1_HVT)
                                                     0.1942   1.0500            1.3822     2.3405 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[24] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13015/A4 (AO22X1_RVT)
                                            0.0000   0.1942   1.0500   0.0000   0.0000     2.3405 r
  I_SDRAM_TOP/I_SDRAM_IF/U13015/Y (AO22X1_RVT)       0.0813   1.0500            0.2754     2.6159 r
  I_SDRAM_TOP/I_SDRAM_IF/n11092 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53764/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0500   0.0000   0.0000     2.6159 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53764/Y (NBUFFX2_LVT)
                                                     0.0326   1.0500            0.0784     2.6942 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[24] (net)
                               1   0.5663 
  ZBUF_4_inst_53720/A (NBUFFX2_LVT)         0.0000   0.0326   1.0500   0.0000   0.0000     2.6942 r
  ZBUF_4_inst_53720/Y (NBUFFX2_LVT)                  0.0955   1.0500            0.1047     2.7990 r
  sd_DQ_out[24] (net)          1  10.0038 
  sd_DQ_out[24] (out)                       0.0000   0.0955   1.0500   0.0000   0.0000     2.7990 r
  data arrival time                                                                        2.7990

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0261                     0.0023     2.0523 f
  sdram_clk (net)              2   0.8639 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0261   0.9500   0.0000   0.0000     2.0523 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2039     2.2562 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2562 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0491   0.9500            0.1538     2.4100 f
  occ_int2/p_abuf64 (net)      4   2.5714 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/A (NBUFFX4_LVT)
                                            0.0000   0.0491   0.9500   0.0000   0.0000     2.4100 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0891     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0769     2.5760 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5760 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0413     2.6173
  clock uncertainty                                                            -0.1000     2.5173
  output external delay                                                        -0.7500     1.7673
  data required time                                                                       1.7673
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7673
  data arrival time                                                                       -2.7990
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0317

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0276 
  total derate : arrival time                                                  -0.1331 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1607 

  slack (with derating applied) (VIOLATED)                                     -1.0317 
  clock reconvergence pessimism (due to derating)                              -0.0337 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.9047 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_16_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[16]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0259                     0.0033     0.0033 r
  sdram_clk (net)              2   1.2702 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0259   1.0500   0.0000   0.0000     0.0033 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0500            0.1740     0.1773 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0500   0.0000  -0.0000     0.1773 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0747   1.0500            0.1378     0.3151 r
  occ_int2/p_abuf64 (net)      4   3.9277 
  occ_int2/cts_buf_657531924/A (NBUFFX16_LVT)
                                            0.0000   0.0747   1.0500   0.0000   0.0000     0.3151 r
  occ_int2/cts_buf_657531924/Y (NBUFFX16_LVT)        0.0361   1.0500            0.0994     0.4145 r
  occ_int2/p_abuf11 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0361   1.0500   0.0000   0.0000     0.4145 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0583   1.0500            0.2169     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_1520893 (net)
                               2   1.6685 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/A (NBUFFX2_LVT)
                                            0.0000   0.0583   1.0500   0.0000   0.0000     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/Y (NBUFFX2_LVT)
                                                     0.0576   1.0500            0.0918     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3920917 (net)
                               2   4.6585 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32800/A (NBUFFX16_LVT)
                                            0.0000   0.0576   1.0500   0.0000   0.0000     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32800/Y (NBUFFX16_LVT)
                                                     0.0573   1.0500            0.1103     0.8334 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                              12  23.5684 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_624831597/A (NBUFFX8_LVT)
                                            0.0000   0.0573   1.0500   0.0000   0.0000     0.8334 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_624831597/Y (NBUFFX8_LVT)
                                                     0.0852   1.0500            0.1248     0.9582 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf140 (net)
                              41  26.5540 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_16_/CLK (DFFARX1_HVT)
                                            0.0000   0.0852   1.0500   0.0000   0.0000     0.9582 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_16_/Q (DFFARX1_HVT)
                                                     0.1942   1.0500            1.3822     2.3405 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[16] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13023/A4 (AO22X1_RVT)
                                            0.0000   0.1942   1.0500   0.0000   0.0000     2.3405 r
  I_SDRAM_TOP/I_SDRAM_IF/U13023/Y (AO22X1_RVT)       0.0813   1.0500            0.2754     2.6159 r
  I_SDRAM_TOP/I_SDRAM_IF/n11085 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53770/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0500   0.0000   0.0000     2.6159 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53770/Y (NBUFFX2_LVT)
                                                     0.0326   1.0500            0.0784     2.6942 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[16] (net)
                               1   0.5663 
  ZBUF_4_inst_53723/A (NBUFFX2_LVT)         0.0000   0.0326   1.0500   0.0000   0.0000     2.6942 r
  ZBUF_4_inst_53723/Y (NBUFFX2_LVT)                  0.0955   1.0500            0.1047     2.7990 r
  sd_DQ_out[16] (net)          1  10.0038 
  sd_DQ_out[16] (out)                       0.0000   0.0955   1.0500   0.0000   0.0000     2.7990 r
  data arrival time                                                                        2.7990

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0261                     0.0023     2.0523 f
  sdram_clk (net)              2   0.8639 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0261   0.9500   0.0000   0.0000     2.0523 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2039     2.2562 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2562 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0491   0.9500            0.1538     2.4100 f
  occ_int2/p_abuf64 (net)      4   2.5714 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/A (NBUFFX4_LVT)
                                            0.0000   0.0491   0.9500   0.0000   0.0000     2.4100 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0891     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0769     2.5760 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5760 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0413     2.6173
  clock uncertainty                                                            -0.1000     2.5173
  output external delay                                                        -0.7500     1.7673
  data required time                                                                       1.7673
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7673
  data arrival time                                                                       -2.7990
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0317

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0276 
  total derate : arrival time                                                  -0.1331 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1607 

  slack (with derating applied) (VIOLATED)                                     -1.0317 
  clock reconvergence pessimism (due to derating)                              -0.0337 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.9047 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_14_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[14]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0259                     0.0033     0.0033 r
  sdram_clk (net)              2   1.2702 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0259   1.0500   0.0000   0.0000     0.0033 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0500            0.1740     0.1773 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0500   0.0000   0.0000     0.1773 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0747   1.0500            0.1378     0.3151 r
  occ_int2/p_abuf64 (net)      4   3.9277 
  occ_int2/cts_buf_657531924/A (NBUFFX16_LVT)
                                            0.0000   0.0747   1.0500   0.0000   0.0000     0.3151 r
  occ_int2/cts_buf_657531924/Y (NBUFFX16_LVT)        0.0361   1.0500            0.0994     0.4145 r
  occ_int2/p_abuf11 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0361   1.0500   0.0000   0.0000     0.4145 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0583   1.0500            0.2169     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_1520893 (net)
                               2   1.6685 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/A (NBUFFX2_LVT)
                                            0.0000   0.0583   1.0500   0.0000   0.0000     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/Y (NBUFFX2_LVT)
                                                     0.0576   1.0500            0.0918     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3920917 (net)
                               2   4.6585 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_626931618/A (NBUFFX16_LVT)
                                            0.0000   0.0576   1.0500   0.0000   0.0000     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_626931618/Y (NBUFFX16_LVT)
                                                     0.0529   1.0500            0.1069     0.8300 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3720915 (net)
                              10  19.2153 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_624731596/A (NBUFFX8_LVT)
                                            0.0000   0.0529   1.0500   0.0000   0.0000     0.8300 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_624731596/Y (NBUFFX8_LVT)
                                                     0.0884   1.0500            0.1244     0.9544 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf93 (net)
                              44  28.0916 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_14_/CLK (DFFARX1_HVT)
                                            0.0000   0.0884   1.0500   0.0000   0.0000     0.9544 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_14_/Q (DFFARX1_HVT)
                                                     0.1942   1.0500            1.3846     2.3391 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[14] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13025/A4 (AO22X1_RVT)
                                            0.0000   0.1942   1.0500   0.0000   0.0000     2.3391 r
  I_SDRAM_TOP/I_SDRAM_IF/U13025/Y (AO22X1_RVT)       0.0811   1.0500            0.2754     2.6145 r
  I_SDRAM_TOP/I_SDRAM_IF/n11074 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53757/A (NBUFFX2_LVT)
                                            0.0000   0.0811   1.0500   0.0000   0.0000     2.6145 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53757/Y (NBUFFX2_LVT)
                                                     0.0326   1.0500            0.0784     2.6928 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[14] (net)
                               1   0.5663 
  ZBUF_4_inst_53748/A (NBUFFX2_LVT)         0.0000   0.0326   1.0500   0.0000   0.0000     2.6928 r
  ZBUF_4_inst_53748/Y (NBUFFX2_LVT)                  0.0955   1.0500            0.1047     2.7975 r
  sd_DQ_out[14] (net)          1  10.0038 
  sd_DQ_out[14] (out)                       0.0000   0.0955   1.0500   0.0000   0.0000     2.7975 r
  data arrival time                                                                        2.7975

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0261                     0.0023     2.0523 f
  sdram_clk (net)              2   0.8639 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0261   0.9500   0.0000   0.0000     2.0523 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2039     2.2562 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2562 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0491   0.9500            0.1538     2.4100 f
  occ_int2/p_abuf64 (net)      4   2.5714 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/A (NBUFFX4_LVT)
                                            0.0000   0.0491   0.9500   0.0000   0.0000     2.4100 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0891     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0769     2.5760 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5760 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0413     2.6173
  clock uncertainty                                                            -0.1000     2.5173
  output external delay                                                        -0.7500     1.7673
  data required time                                                                       1.7673
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7673
  data arrival time                                                                       -2.7975
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0302

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0276 
  total derate : arrival time                                                  -0.1331 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1606 

  slack (with derating applied) (VIOLATED)                                     -1.0302 
  clock reconvergence pessimism (due to derating)                              -0.0337 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.9033 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_10_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[10]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0259                     0.0033     0.0033 r
  sdram_clk (net)              2   1.2702 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0259   1.0500   0.0000   0.0000     0.0033 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0500            0.1740     0.1773 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0500   0.0000   0.0000     0.1773 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0747   1.0500            0.1378     0.3151 r
  occ_int2/p_abuf64 (net)      4   3.9277 
  occ_int2/cts_buf_657531924/A (NBUFFX16_LVT)
                                            0.0000   0.0747   1.0500   0.0000   0.0000     0.3151 r
  occ_int2/cts_buf_657531924/Y (NBUFFX16_LVT)        0.0361   1.0500            0.0994     0.4145 r
  occ_int2/p_abuf11 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0361   1.0500   0.0000   0.0000     0.4145 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0583   1.0500            0.2169     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_1520893 (net)
                               2   1.6685 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/A (NBUFFX2_LVT)
                                            0.0000   0.0583   1.0500   0.0000   0.0000     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/Y (NBUFFX2_LVT)
                                                     0.0576   1.0500            0.0918     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3920917 (net)
                               2   4.6585 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_626931618/A (NBUFFX16_LVT)
                                            0.0000   0.0576   1.0500   0.0000   0.0000     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_626931618/Y (NBUFFX16_LVT)
                                                     0.0529   1.0500            0.1069     0.8300 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3720915 (net)
                              10  19.2153 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32822/A (NBUFFX8_LVT)
                                            0.0000   0.0529   1.0500   0.0000   0.0000     0.8300 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32822/Y (NBUFFX8_LVT)
                                                     0.0873   1.0500            0.1236     0.9537 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf98 (net)
                              43  27.5307 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_10_/CLK (DFFARX1_HVT)
                                            0.0000   0.0873   1.0500   0.0000   0.0000     0.9537 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_10_/Q (DFFARX1_HVT)
                                                     0.1942   1.0500            1.3838     2.3374 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[10] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13029/A4 (AO22X1_RVT)
                                            0.0000   0.1942   1.0500   0.0000   0.0000     2.3374 r
  I_SDRAM_TOP/I_SDRAM_IF/U13029/Y (AO22X1_RVT)       0.0811   1.0500            0.2754     2.6128 r
  I_SDRAM_TOP/I_SDRAM_IF/n11076 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53760/A (NBUFFX2_LVT)
                                            0.0000   0.0811   1.0500   0.0000   0.0000     2.6128 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53760/Y (NBUFFX2_LVT)
                                                     0.0326   1.0500            0.0784     2.6912 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[10] (net)
                               1   0.5663 
  ZBUF_4_inst_53750/A (NBUFFX2_LVT)         0.0000   0.0326   1.0500   0.0000   0.0000     2.6912 r
  ZBUF_4_inst_53750/Y (NBUFFX2_LVT)                  0.0955   1.0500            0.1047     2.7959 r
  sd_DQ_out[10] (net)          1  10.0038 
  sd_DQ_out[10] (out)                       0.0000   0.0955   1.0500   0.0000   0.0000     2.7959 r
  data arrival time                                                                        2.7959

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0261                     0.0023     2.0523 f
  sdram_clk (net)              2   0.8639 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0261   0.9500   0.0000   0.0000     2.0523 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2039     2.2562 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2562 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0491   0.9500            0.1538     2.4100 f
  occ_int2/p_abuf64 (net)      4   2.5714 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/A (NBUFFX4_LVT)
                                            0.0000   0.0491   0.9500   0.0000   0.0000     2.4100 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0891     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0769     2.5760 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5760 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0413     2.6173
  clock uncertainty                                                            -0.1000     2.5173
  output external delay                                                        -0.7500     1.7673
  data required time                                                                       1.7673
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7673
  data arrival time                                                                       -2.7959
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0286

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0276 
  total derate : arrival time                                                  -0.1330 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1605 

  slack (with derating applied) (VIOLATED)                                     -1.0286 
  clock reconvergence pessimism (due to derating)                              -0.0337 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.9017 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_28_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[28]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0259                     0.0033     0.0033 r
  sdram_clk (net)              2   1.2702 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0259   1.0500   0.0000   0.0000     0.0033 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0500            0.1740     0.1773 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0500   0.0000  -0.0000     0.1773 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0747   1.0500            0.1378     0.3151 r
  occ_int2/p_abuf64 (net)      4   3.9277 
  occ_int2/cts_buf_657531924/A (NBUFFX16_LVT)
                                            0.0000   0.0747   1.0500   0.0000   0.0000     0.3151 r
  occ_int2/cts_buf_657531924/Y (NBUFFX16_LVT)        0.0361   1.0500            0.0994     0.4145 r
  occ_int2/p_abuf11 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0361   1.0500   0.0000   0.0000     0.4145 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0583   1.0500            0.2169     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_1520893 (net)
                               2   1.6685 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/A (NBUFFX2_LVT)
                                            0.0000   0.0583   1.0500   0.0000   0.0000     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/Y (NBUFFX2_LVT)
                                                     0.0576   1.0500            0.0918     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3920917 (net)
                               2   4.6585 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32800/A (NBUFFX16_LVT)
                                            0.0000   0.0576   1.0500   0.0000   0.0000     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32800/Y (NBUFFX16_LVT)
                                                     0.0573   1.0500            0.1103     0.8334 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                              12  23.5684 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_624831597/A (NBUFFX8_LVT)
                                            0.0000   0.0573   1.0500   0.0000   0.0000     0.8334 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_624831597/Y (NBUFFX8_LVT)
                                                     0.0852   1.0500            0.1248     0.9582 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf140 (net)
                              41  26.5540 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_28_/CLK (DFFARX1_HVT)
                                            0.0000   0.0852   1.0500   0.0000   0.0000     0.9582 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_28_/Q (DFFARX1_HVT)
                                                     0.1914   1.0500            1.3791     2.3374 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[28] (net)
                               2   0.9384 
  I_SDRAM_TOP/I_SDRAM_IF/U13011/A4 (AO22X1_RVT)
                                            0.0000   0.1914   1.0500   0.0000   0.0000     2.3374 r
  I_SDRAM_TOP/I_SDRAM_IF/U13011/Y (AO22X1_RVT)       0.0811   1.0500            0.2737     2.6111 r
  I_SDRAM_TOP/I_SDRAM_IF/n11091 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53766/A (NBUFFX2_LVT)
                                            0.0000   0.0811   1.0500   0.0000   0.0000     2.6111 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53766/Y (NBUFFX2_LVT)
                                                     0.0326   1.0500            0.0783     2.6894 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[28] (net)
                               1   0.5663 
  ZBUF_4_inst_53721/A (NBUFFX2_LVT)         0.0000   0.0326   1.0500   0.0000   0.0000     2.6894 r
  ZBUF_4_inst_53721/Y (NBUFFX2_LVT)                  0.0955   1.0500            0.1047     2.7941 r
  sd_DQ_out[28] (net)          1  10.0038 
  sd_DQ_out[28] (out)                       0.0000   0.0955   1.0500   0.0000   0.0000     2.7941 r
  data arrival time                                                                        2.7941

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0261                     0.0023     2.0523 f
  sdram_clk (net)              2   0.8639 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0261   0.9500   0.0000   0.0000     2.0523 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2039     2.2562 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2562 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0491   0.9500            0.1538     2.4100 f
  occ_int2/p_abuf64 (net)      4   2.5714 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/A (NBUFFX4_LVT)
                                            0.0000   0.0491   0.9500   0.0000   0.0000     2.4100 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0891     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0769     2.5760 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5760 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0413     2.6173
  clock uncertainty                                                            -0.1000     2.5173
  output external delay                                                        -0.7500     1.7673
  data required time                                                                       1.7673
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7673
  data arrival time                                                                       -2.7941
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0268

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0276 
  total derate : arrival time                                                  -0.1329 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1605 

  slack (with derating applied) (VIOLATED)                                     -1.0268 
  clock reconvergence pessimism (due to derating)                              -0.0337 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.9000 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_18_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[18]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0259                     0.0033     0.0033 r
  sdram_clk (net)              2   1.2702 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0259   1.0500   0.0000   0.0000     0.0033 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0500            0.1740     0.1773 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0500   0.0000   0.0000     0.1773 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0747   1.0500            0.1378     0.3151 r
  occ_int2/p_abuf64 (net)      4   3.9277 
  occ_int2/cts_buf_657531924/A (NBUFFX16_LVT)
                                            0.0000   0.0747   1.0500   0.0000   0.0000     0.3151 r
  occ_int2/cts_buf_657531924/Y (NBUFFX16_LVT)        0.0361   1.0500            0.0994     0.4145 r
  occ_int2/p_abuf11 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0361   1.0500   0.0000   0.0000     0.4145 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0583   1.0500            0.2169     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_1520893 (net)
                               2   1.6685 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/A (NBUFFX2_LVT)
                                            0.0000   0.0583   1.0500   0.0000   0.0000     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/Y (NBUFFX2_LVT)
                                                     0.0576   1.0500            0.0918     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3920917 (net)
                               2   4.6585 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_626931618/A (NBUFFX16_LVT)
                                            0.0000   0.0576   1.0500   0.0000   0.0000     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_626931618/Y (NBUFFX16_LVT)
                                                     0.0529   1.0500            0.1069     0.8300 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3720915 (net)
                              10  19.2153 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32822/A (NBUFFX8_LVT)
                                            0.0000   0.0529   1.0500   0.0000   0.0000     0.8300 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32822/Y (NBUFFX8_LVT)
                                                     0.0873   1.0500            0.1236     0.9537 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf98 (net)
                              43  27.5307 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_18_/CLK (DFFARX1_HVT)
                                            0.0000   0.0873   1.0500   0.0000   0.0000     0.9537 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_18_/Q (DFFARX1_HVT)
                                                     0.1914   1.0500            1.3807     2.3343 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[18] (net)
                               2   0.9384 
  I_SDRAM_TOP/I_SDRAM_IF/U13021/A4 (AO22X1_RVT)
                                            0.0000   0.1914   1.0500   0.0000   0.0000     2.3343 r
  I_SDRAM_TOP/I_SDRAM_IF/U13021/Y (AO22X1_RVT)       0.0811   1.0500            0.2737     2.6080 r
  I_SDRAM_TOP/I_SDRAM_IF/n11083 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53762/A (NBUFFX2_LVT)
                                            0.0000   0.0811   1.0500   0.0000   0.0000     2.6080 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53762/Y (NBUFFX2_LVT)
                                                     0.0326   1.0500            0.0783     2.6864 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[18] (net)
                               1   0.5663 
  ZBUF_4_inst_53724/A (NBUFFX2_LVT)         0.0000   0.0326   1.0500   0.0000   0.0000     2.6864 r
  ZBUF_4_inst_53724/Y (NBUFFX2_LVT)                  0.0955   1.0500            0.1047     2.7911 r
  sd_DQ_out[18] (net)          1  10.0038 
  sd_DQ_out[18] (out)                       0.0000   0.0955   1.0500   0.0000   0.0000     2.7911 r
  data arrival time                                                                        2.7911

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0261                     0.0023     2.0523 f
  sdram_clk (net)              2   0.8639 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0261   0.9500   0.0000   0.0000     2.0523 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2039     2.2562 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2562 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0491   0.9500            0.1538     2.4100 f
  occ_int2/p_abuf64 (net)      4   2.5714 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/A (NBUFFX4_LVT)
                                            0.0000   0.0491   0.9500   0.0000   0.0000     2.4100 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0891     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0769     2.5760 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5760 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0413     2.6173
  clock uncertainty                                                            -0.1000     2.5173
  output external delay                                                        -0.7500     1.7673
  data required time                                                                       1.7673
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7673
  data arrival time                                                                       -2.7911
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0238

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0276 
  total derate : arrival time                                                  -0.1328 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1603 

  slack (with derating applied) (VIOLATED)                                     -1.0238 
  clock reconvergence pessimism (due to derating)                              -0.0337 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.8972 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_13_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[13]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0259                     0.0033     0.0033 r
  sdram_clk (net)              2   1.2702 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0259   1.0500   0.0000   0.0000     0.0033 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0500            0.1740     0.1773 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0500   0.0000  -0.0000     0.1773 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0747   1.0500            0.1378     0.3151 r
  occ_int2/p_abuf64 (net)      4   3.9277 
  occ_int2/cts_buf_657531924/A (NBUFFX16_LVT)
                                            0.0000   0.0747   1.0500   0.0000   0.0000     0.3151 r
  occ_int2/cts_buf_657531924/Y (NBUFFX16_LVT)        0.0361   1.0500            0.0994     0.4145 r
  occ_int2/p_abuf11 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0361   1.0500   0.0000   0.0000     0.4145 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0583   1.0500            0.2169     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_1520893 (net)
                               2   1.6685 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/A (NBUFFX2_LVT)
                                            0.0000   0.0583   1.0500   0.0000   0.0000     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/Y (NBUFFX2_LVT)
                                                     0.0576   1.0500            0.0918     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3920917 (net)
                               2   4.6585 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_626931618/A (NBUFFX16_LVT)
                                            0.0000   0.0576   1.0500   0.0000   0.0000     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_626931618/Y (NBUFFX16_LVT)
                                                     0.0529   1.0500            0.1069     0.8300 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3720915 (net)
                              10  19.2153 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32823/A (NBUFFX8_LVT)
                                            0.0000   0.0529   1.0500   0.0000   0.0000     0.8300 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32823/Y (NBUFFX8_LVT)
                                                     0.0806   1.0500            0.1193     0.9493 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf60 (net)
                              38  24.3618 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_13_/CLK (DFFARX1_HVT)
                                            0.0000   0.0806   1.0500   0.0000   0.0000     0.9493 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_13_/Q (DFFARX1_HVT)
                                                     0.1942   1.0500            1.3787     2.3280 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[13] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13026/A4 (AO22X1_RVT)
                                            0.0000   0.1942   1.0500   0.0000   0.0000     2.3280 r
  I_SDRAM_TOP/I_SDRAM_IF/U13026/Y (AO22X1_RVT)       0.0813   1.0500            0.2754     2.6035 r
  I_SDRAM_TOP/I_SDRAM_IF/n11070 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53775/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0500   0.0000   0.0000     2.6035 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53775/Y (NBUFFX2_LVT)
                                                     0.0336   1.0500            0.0794     2.6829 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[13] (net)
                               1   0.7355 
  ZBUF_4_inst_53707/A (NBUFFX4_LVT)         0.0000   0.0336   1.0500   0.0000   0.0000     2.6829 r
  ZBUF_4_inst_53707/Y (NBUFFX4_LVT)                  0.0770   1.0500            0.1068     2.7897 r
  sd_DQ_out[13] (net)          1  10.0038 
  sd_DQ_out[13] (out)                       0.0000   0.0770   1.0500   0.0000   0.0000     2.7897 r
  data arrival time                                                                        2.7897

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0261                     0.0023     2.0523 f
  sdram_clk (net)              2   0.8639 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0261   0.9500   0.0000   0.0000     2.0523 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2039     2.2562 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2562 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0491   0.9500            0.1538     2.4100 f
  occ_int2/p_abuf64 (net)      4   2.5714 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/A (NBUFFX4_LVT)
                                            0.0000   0.0491   0.9500   0.0000   0.0000     2.4100 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0891     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0769     2.5760 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5760 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0413     2.6173
  clock uncertainty                                                            -0.1000     2.5173
  output external delay                                                        -0.7500     1.7673
  data required time                                                                       1.7673
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7673
  data arrival time                                                                       -2.7897
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0224

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0276 
  total derate : arrival time                                                  -0.1327 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1602 

  slack (with derating applied) (VIOLATED)                                     -1.0224 
  clock reconvergence pessimism (due to derating)                              -0.0337 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.8959 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_20_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[20]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0259                     0.0033     0.0033 r
  sdram_clk (net)              2   1.2702 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0259   1.0500   0.0000   0.0000     0.0033 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0500            0.1740     0.1773 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0500   0.0000   0.0000     0.1773 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0747   1.0500            0.1378     0.3151 r
  occ_int2/p_abuf64 (net)      4   3.9277 
  occ_int2/cts_buf_657531924/A (NBUFFX16_LVT)
                                            0.0000   0.0747   1.0500   0.0000   0.0000     0.3151 r
  occ_int2/cts_buf_657531924/Y (NBUFFX16_LVT)        0.0361   1.0500            0.0994     0.4145 r
  occ_int2/p_abuf11 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0361   1.0500   0.0000   0.0000     0.4145 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0583   1.0500            0.2169     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_1520893 (net)
                               2   1.6685 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/A (NBUFFX2_LVT)
                                            0.0000   0.0583   1.0500   0.0000   0.0000     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/Y (NBUFFX2_LVT)
                                                     0.0576   1.0500            0.0918     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3920917 (net)
                               2   4.6585 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_626931618/A (NBUFFX16_LVT)
                                            0.0000   0.0576   1.0500   0.0000   0.0000     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_626931618/Y (NBUFFX16_LVT)
                                                     0.0529   1.0500            0.1069     0.8300 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3720915 (net)
                              10  19.2153 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32823/A (NBUFFX8_LVT)
                                            0.0000   0.0529   1.0500   0.0000   0.0000     0.8300 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32823/Y (NBUFFX8_LVT)
                                                     0.0806   1.0500            0.1193     0.9493 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf60 (net)
                              38  24.3618 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_20_/CLK (DFFARX1_HVT)
                                            0.0000   0.0806   1.0500   0.0000   0.0000     0.9493 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_20_/Q (DFFARX1_HVT)
                                                     0.1942   1.0500            1.3787     2.3280 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[20] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13019/A4 (AO22X1_RVT)
                                            0.0000   0.1942   1.0500   0.0000   0.0000     2.3280 r
  I_SDRAM_TOP/I_SDRAM_IF/U13019/Y (AO22X1_RVT)       0.0813   1.0500            0.2754     2.6035 r
  I_SDRAM_TOP/I_SDRAM_IF/n11089 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53772/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0500   0.0000   0.0000     2.6035 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53772/Y (NBUFFX2_LVT)
                                                     0.0326   1.0500            0.0784     2.6818 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[20] (net)
                               1   0.5663 
  ZBUF_4_inst_53722/A (NBUFFX2_LVT)         0.0000   0.0326   1.0500   0.0000   0.0000     2.6818 r
  ZBUF_4_inst_53722/Y (NBUFFX2_LVT)                  0.0955   1.0500            0.1047     2.7866 r
  sd_DQ_out[20] (net)          1  10.0038 
  sd_DQ_out[20] (out)                       0.0000   0.0955   1.0500   0.0000   0.0000     2.7866 r
  data arrival time                                                                        2.7866

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0261                     0.0023     2.0523 f
  sdram_clk (net)              2   0.8639 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0261   0.9500   0.0000   0.0000     2.0523 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2039     2.2562 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2562 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0491   0.9500            0.1538     2.4100 f
  occ_int2/p_abuf64 (net)      4   2.5714 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/A (NBUFFX4_LVT)
                                            0.0000   0.0491   0.9500   0.0000   0.0000     2.4100 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0891     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0769     2.5760 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5760 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0413     2.6173
  clock uncertainty                                                            -0.1000     2.5173
  output external delay                                                        -0.7500     1.7673
  data required time                                                                       1.7673
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7673
  data arrival time                                                                       -2.7866
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0193

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0276 
  total derate : arrival time                                                  -0.1325 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1601 

  slack (with derating applied) (VIOLATED)                                     -1.0193 
  clock reconvergence pessimism (due to derating)                              -0.0337 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.8929 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_26_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[26]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0259                     0.0033     0.0033 r
  sdram_clk (net)              2   1.2702 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0259   1.0500   0.0000   0.0000     0.0033 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0500            0.1740     0.1773 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0500   0.0000  -0.0000     0.1773 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0747   1.0500            0.1378     0.3151 r
  occ_int2/p_abuf64 (net)      4   3.9277 
  occ_int2/cts_buf_657531924/A (NBUFFX16_LVT)
                                            0.0000   0.0747   1.0500   0.0000   0.0000     0.3151 r
  occ_int2/cts_buf_657531924/Y (NBUFFX16_LVT)        0.0361   1.0500            0.0994     0.4145 r
  occ_int2/p_abuf11 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0361   1.0500   0.0000   0.0000     0.4145 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0583   1.0500            0.2169     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_1520893 (net)
                               2   1.6685 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/A (NBUFFX2_LVT)
                                            0.0000   0.0583   1.0500   0.0000   0.0000     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/Y (NBUFFX2_LVT)
                                                     0.0576   1.0500            0.0918     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3920917 (net)
                               2   4.6585 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_626931618/A (NBUFFX16_LVT)
                                            0.0000   0.0576   1.0500   0.0000   0.0000     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_626931618/Y (NBUFFX16_LVT)
                                                     0.0529   1.0500            0.1069     0.8300 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3720915 (net)
                              10  19.2153 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_624631595/A (NBUFFX16_LVT)
                                            0.0000   0.0529   1.0500   0.0000   0.0000     0.8300 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_624631595/Y (NBUFFX16_LVT)
                                                     0.0732   1.0500            0.1193     0.9493 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf122 (net)
                              61  39.4821 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_26_/CLK (DFFARX1_HVT)
                                            0.0000   0.0732   1.0500   0.0000   0.0000     0.9493 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_26_/Q (DFFARX1_HVT)
                                                     0.1943   1.0500            1.3731     2.3224 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[26] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13013/A4 (AO22X1_RVT)
                                            0.0000   0.1943   1.0500   0.0000   0.0000     2.3224 r
  I_SDRAM_TOP/I_SDRAM_IF/U13013/Y (AO22X1_RVT)       0.0813   1.0500            0.2754     2.5979 r
  I_SDRAM_TOP/I_SDRAM_IF/n11090 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53774/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0500   0.0000   0.0000     2.5979 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53774/Y (NBUFFX2_LVT)
                                                     0.0326   1.0500            0.0784     2.6762 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[26] (net)
                               1   0.5663 
  ZBUF_4_inst_53749/A (NBUFFX2_LVT)         0.0000   0.0326   1.0500   0.0000   0.0000     2.6762 r
  ZBUF_4_inst_53749/Y (NBUFFX2_LVT)                  0.0955   1.0500            0.1047     2.7810 r
  sd_DQ_out[26] (net)          1  10.0038 
  sd_DQ_out[26] (out)                       0.0000   0.0955   1.0500   0.0000   0.0000     2.7810 r
  data arrival time                                                                        2.7810

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0261                     0.0023     2.0523 f
  sdram_clk (net)              2   0.8639 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0261   0.9500   0.0000   0.0000     2.0523 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2039     2.2562 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2562 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0491   0.9500            0.1538     2.4100 f
  occ_int2/p_abuf64 (net)      4   2.5714 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/A (NBUFFX4_LVT)
                                            0.0000   0.0491   0.9500   0.0000   0.0000     2.4100 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0891     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0769     2.5760 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5760 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0413     2.6173
  clock uncertainty                                                            -0.1000     2.5173
  output external delay                                                        -0.7500     1.7673
  data required time                                                                       1.7673
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7673
  data arrival time                                                                       -2.7810
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0137

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0276 
  total derate : arrival time                                                  -0.1323 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1598 

  slack (with derating applied) (VIOLATED)                                     -1.0137 
  clock reconvergence pessimism (due to derating)                              -0.0337 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.8875 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_4_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[4]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0259                     0.0033     0.0033 r
  sdram_clk (net)              2   1.2702 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0259   1.0500   0.0000   0.0000     0.0033 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0500            0.1740     0.1773 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0500   0.0000   0.0000     0.1773 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0747   1.0500            0.1378     0.3151 r
  occ_int2/p_abuf64 (net)      4   3.9277 
  occ_int2/cts_buf_657531924/A (NBUFFX16_LVT)
                                            0.0000   0.0747   1.0500   0.0000   0.0000     0.3151 r
  occ_int2/cts_buf_657531924/Y (NBUFFX16_LVT)        0.0361   1.0500            0.0994     0.4145 r
  occ_int2/p_abuf11 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0361   1.0500   0.0000   0.0000     0.4145 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0583   1.0500            0.2169     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_1520893 (net)
                               2   1.6685 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/A (NBUFFX2_LVT)
                                            0.0000   0.0583   1.0500   0.0000   0.0000     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/Y (NBUFFX2_LVT)
                                                     0.0576   1.0500            0.0918     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3920917 (net)
                               2   4.6585 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_626931618/A (NBUFFX16_LVT)
                                            0.0000   0.0576   1.0500   0.0000   0.0000     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_626931618/Y (NBUFFX16_LVT)
                                                     0.0529   1.0500            0.1069     0.8300 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3720915 (net)
                              10  19.2153 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_624631595/A (NBUFFX16_LVT)
                                            0.0000   0.0529   1.0500   0.0000   0.0000     0.8300 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_624631595/Y (NBUFFX16_LVT)
                                                     0.0732   1.0500            0.1193     0.9493 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf122 (net)
                              61  39.4821 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_4_/CLK (DFFARX1_HVT)
                                            0.0000   0.0732   1.0500   0.0000   0.0000     0.9493 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_4_/Q (DFFARX1_HVT)
                                                     0.1943   1.0500            1.3731     2.3224 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[4] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13035/A4 (AO22X1_RVT)
                                            0.0000   0.1943   1.0500   0.0000   0.0000     2.3224 r
  I_SDRAM_TOP/I_SDRAM_IF/U13035/Y (AO22X1_RVT)       0.0813   1.0500            0.2754     2.5979 r
  I_SDRAM_TOP/I_SDRAM_IF/n11079 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53746/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0500   0.0000   0.0000     2.5979 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53746/Y (NBUFFX2_LVT)
                                                     0.0326   1.0500            0.0784     2.6762 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[4] (net)
                               1   0.5663 
  ZBUF_4_inst_53725/A (NBUFFX2_LVT)         0.0000   0.0326   1.0500   0.0000   0.0000     2.6762 r
  ZBUF_4_inst_53725/Y (NBUFFX2_LVT)                  0.0955   1.0500            0.1047     2.7810 r
  sd_DQ_out[4] (net)           1  10.0038 
  sd_DQ_out[4] (out)                        0.0000   0.0955   1.0500   0.0000   0.0000     2.7810 r
  data arrival time                                                                        2.7810

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0261                     0.0023     2.0523 f
  sdram_clk (net)              2   0.8639 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0261   0.9500   0.0000   0.0000     2.0523 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2039     2.2562 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2562 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0491   0.9500            0.1538     2.4100 f
  occ_int2/p_abuf64 (net)      4   2.5714 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/A (NBUFFX4_LVT)
                                            0.0000   0.0491   0.9500   0.0000   0.0000     2.4100 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0891     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0769     2.5760 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5760 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0413     2.6173
  clock uncertainty                                                            -0.1000     2.5173
  output external delay                                                        -0.7500     1.7673
  data required time                                                                       1.7673
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7673
  data arrival time                                                                       -2.7810
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0137

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0276 
  total derate : arrival time                                                  -0.1323 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1598 

  slack (with derating applied) (VIOLATED)                                     -1.0137 
  clock reconvergence pessimism (due to derating)                              -0.0337 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.8875 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_25_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[25]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0259                     0.0033     0.0033 r
  sdram_clk (net)              2   1.2702 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0259   1.0500   0.0000   0.0000     0.0033 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0500            0.1740     0.1773 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0500   0.0000  -0.0000     0.1773 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0747   1.0500            0.1378     0.3151 r
  occ_int2/p_abuf64 (net)      4   3.9277 
  occ_int2/cts_buf_657531924/A (NBUFFX16_LVT)
                                            0.0000   0.0747   1.0500   0.0000   0.0000     0.3151 r
  occ_int2/cts_buf_657531924/Y (NBUFFX16_LVT)        0.0361   1.0500            0.0994     0.4145 r
  occ_int2/p_abuf11 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0361   1.0500   0.0000   0.0000     0.4145 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0583   1.0500            0.2169     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_1520893 (net)
                               2   1.6685 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/A (NBUFFX2_LVT)
                                            0.0000   0.0583   1.0500   0.0000   0.0000     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/Y (NBUFFX2_LVT)
                                                     0.0576   1.0500            0.0918     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3920917 (net)
                               2   4.6585 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32800/A (NBUFFX16_LVT)
                                            0.0000   0.0576   1.0500   0.0000   0.0000     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32800/Y (NBUFFX16_LVT)
                                                     0.0573   1.0500            0.1103     0.8334 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                              12  23.5684 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_625031599/A (NBUFFX8_LVT)
                                            0.0000   0.0573   1.0500   0.0000   0.0000     0.8334 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_625031599/Y (NBUFFX8_LVT)
                                                     0.0658   1.0500            0.1121     0.9455 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf195 (net)
                              28  17.2688 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_25_/CLK (DFFARX1_HVT)
                                            0.0000   0.0658   1.0500   0.0000   0.0000     0.9455 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_25_/Q (DFFARX1_HVT)
                                                     0.1943   1.0500            1.3675     2.3130 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[25] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13014/A4 (AO22X1_RVT)
                                            0.0000   0.1943   1.0500   0.0000   0.0000     2.3130 r
  I_SDRAM_TOP/I_SDRAM_IF/U13014/Y (AO22X1_RVT)       0.0813   1.0500            0.2754     2.5884 r
  I_SDRAM_TOP/I_SDRAM_IF/n11071 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53768/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0500   0.0000   0.0000     2.5884 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53768/Y (NBUFFX2_LVT)
                                                     0.0336   1.0500            0.0794     2.6679 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[25] (net)
                               1   0.7355 
  ZBUF_4_inst_53703/A (NBUFFX4_LVT)         0.0000   0.0336   1.0500   0.0000   0.0000     2.6679 r
  ZBUF_4_inst_53703/Y (NBUFFX4_LVT)                  0.0770   1.0500            0.1068     2.7747 r
  sd_DQ_out[25] (net)          1  10.0038 
  sd_DQ_out[25] (out)                       0.0000   0.0770   1.0500   0.0000   0.0000     2.7747 r
  data arrival time                                                                        2.7747

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0261                     0.0023     2.0523 f
  sdram_clk (net)              2   0.8639 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0261   0.9500   0.0000   0.0000     2.0523 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2039     2.2562 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2562 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0491   0.9500            0.1538     2.4100 f
  occ_int2/p_abuf64 (net)      4   2.5714 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/A (NBUFFX4_LVT)
                                            0.0000   0.0491   0.9500   0.0000   0.0000     2.4100 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0891     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0769     2.5760 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5760 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0413     2.6173
  clock uncertainty                                                            -0.1000     2.5173
  output external delay                                                        -0.7500     1.7673
  data required time                                                                       1.7673
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7673
  data arrival time                                                                       -2.7747
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0074

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0276 
  total derate : arrival time                                                  -0.1320 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1595 

  slack (with derating applied) (VIOLATED)                                     -1.0074 
  clock reconvergence pessimism (due to derating)                              -0.0337 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.8815 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_5_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[5]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0259                     0.0033     0.0033 r
  sdram_clk (net)              2   1.2702 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0259   1.0500   0.0000   0.0000     0.0033 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0500            0.1740     0.1773 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0500   0.0000   0.0000     0.1773 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0747   1.0500            0.1378     0.3151 r
  occ_int2/p_abuf64 (net)      4   3.9277 
  occ_int2/cts_buf_657531924/A (NBUFFX16_LVT)
                                            0.0000   0.0747   1.0500   0.0000   0.0000     0.3151 r
  occ_int2/cts_buf_657531924/Y (NBUFFX16_LVT)        0.0361   1.0500            0.0994     0.4145 r
  occ_int2/p_abuf11 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0361   1.0500   0.0000   0.0000     0.4145 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0583   1.0500            0.2169     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_1520893 (net)
                               2   1.6685 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/A (NBUFFX2_LVT)
                                            0.0000   0.0583   1.0500   0.0000   0.0000     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/Y (NBUFFX2_LVT)
                                                     0.0576   1.0500            0.0918     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3920917 (net)
                               2   4.6585 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32800/A (NBUFFX16_LVT)
                                            0.0000   0.0576   1.0500   0.0000   0.0000     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32800/Y (NBUFFX16_LVT)
                                                     0.0573   1.0500            0.1103     0.8334 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                              12  23.5684 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_625031599/A (NBUFFX8_LVT)
                                            0.0000   0.0573   1.0500   0.0000   0.0000     0.8334 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_625031599/Y (NBUFFX8_LVT)
                                                     0.0658   1.0500            0.1121     0.9455 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf195 (net)
                              28  17.2688 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_5_/CLK (DFFARX1_HVT)
                                            0.0000   0.0658   1.0500   0.0000   0.0000     0.9455 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_5_/Q (DFFARX1_HVT)
                                                     0.1943   1.0500            1.3675     2.3130 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[5] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13034/A4 (AO22X1_RVT)
                                            0.0000   0.1943   1.0500   0.0000   0.0000     2.3130 r
  I_SDRAM_TOP/I_SDRAM_IF/U13034/Y (AO22X1_RVT)       0.0813   1.0500            0.2754     2.5884 r
  I_SDRAM_TOP/I_SDRAM_IF/n11063 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53776/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0500   0.0000   0.0000     2.5884 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53776/Y (NBUFFX2_LVT)
                                                     0.0336   1.0500            0.0794     2.6679 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[5] (net)
                               1   0.7355 
  ZBUF_4_inst_53710/A (NBUFFX4_LVT)         0.0000   0.0336   1.0500   0.0000   0.0000     2.6679 r
  ZBUF_4_inst_53710/Y (NBUFFX4_LVT)                  0.0770   1.0500            0.1068     2.7747 r
  sd_DQ_out[5] (net)           1  10.0038 
  sd_DQ_out[5] (out)                        0.0000   0.0770   1.0500   0.0000   0.0000     2.7747 r
  data arrival time                                                                        2.7747

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0261                     0.0023     2.0523 f
  sdram_clk (net)              2   0.8639 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0261   0.9500   0.0000   0.0000     2.0523 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2039     2.2562 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2562 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0491   0.9500            0.1538     2.4100 f
  occ_int2/p_abuf64 (net)      4   2.5714 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/A (NBUFFX4_LVT)
                                            0.0000   0.0491   0.9500   0.0000   0.0000     2.4100 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0891     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0769     2.5760 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5760 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0413     2.6173
  clock uncertainty                                                            -0.1000     2.5173
  output external delay                                                        -0.7500     1.7673
  data required time                                                                       1.7673
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7673
  data arrival time                                                                       -2.7747
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0074

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0276 
  total derate : arrival time                                                  -0.1320 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1595 

  slack (with derating applied) (VIOLATED)                                     -1.0074 
  clock reconvergence pessimism (due to derating)                              -0.0337 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.8815 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_9_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[9]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0259                     0.0033     0.0033 r
  sdram_clk (net)              2   1.2702 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0259   1.0500   0.0000   0.0000     0.0033 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0500            0.1740     0.1773 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0500   0.0000  -0.0000     0.1773 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0747   1.0500            0.1378     0.3151 r
  occ_int2/p_abuf64 (net)      4   3.9277 
  occ_int2/cts_buf_657531924/A (NBUFFX16_LVT)
                                            0.0000   0.0747   1.0500   0.0000   0.0000     0.3151 r
  occ_int2/cts_buf_657531924/Y (NBUFFX16_LVT)        0.0361   1.0500            0.0994     0.4145 r
  occ_int2/p_abuf11 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0361   1.0500   0.0000   0.0000     0.4145 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0583   1.0500            0.2169     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_1520893 (net)
                               2   1.6685 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/A (NBUFFX2_LVT)
                                            0.0000   0.0583   1.0500   0.0000   0.0000     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/Y (NBUFFX2_LVT)
                                                     0.0576   1.0500            0.0918     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3920917 (net)
                               2   4.6585 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32800/A (NBUFFX16_LVT)
                                            0.0000   0.0576   1.0500   0.0000   0.0000     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32800/Y (NBUFFX16_LVT)
                                                     0.0573   1.0500            0.1103     0.8334 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                              12  23.5684 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_625031599/A (NBUFFX8_LVT)
                                            0.0000   0.0573   1.0500   0.0000   0.0000     0.8334 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_625031599/Y (NBUFFX8_LVT)
                                                     0.0658   1.0500            0.1121     0.9455 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf195 (net)
                              28  17.2688 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_9_/CLK (DFFARX1_HVT)
                                            0.0000   0.0658   1.0500   0.0000   0.0000     0.9455 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_9_/Q (DFFARX1_HVT)
                                                     0.1915   1.0500            1.3644     2.3099 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[9] (net)
                               2   0.9384 
  I_SDRAM_TOP/I_SDRAM_IF/U13030/A4 (AO22X1_RVT)
                                            0.0000   0.1915   1.0500   0.0000   0.0000     2.3099 r
  I_SDRAM_TOP/I_SDRAM_IF/U13030/Y (AO22X1_RVT)       0.0811   1.0500            0.2737     2.5836 r
  I_SDRAM_TOP/I_SDRAM_IF/n11059 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53773/A (NBUFFX2_LVT)
                                            0.0000   0.0811   1.0500   0.0000   0.0000     2.5836 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53773/Y (NBUFFX2_LVT)
                                                     0.0336   1.0500            0.0794     2.6630 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[9] (net)
                               1   0.7355 
  ZBUF_4_inst_53747/A (NBUFFX4_LVT)         0.0000   0.0336   1.0500   0.0000   0.0000     2.6630 r
  ZBUF_4_inst_53747/Y (NBUFFX4_LVT)                  0.0770   1.0500            0.1068     2.7698 r
  sd_DQ_out[9] (net)           1  10.0038 
  sd_DQ_out[9] (out)                        0.0000   0.0770   1.0500   0.0000   0.0000     2.7698 r
  data arrival time                                                                        2.7698

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0261                     0.0023     2.0523 f
  sdram_clk (net)              2   0.8639 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0261   0.9500   0.0000   0.0000     2.0523 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2039     2.2562 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2562 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0491   0.9500            0.1538     2.4100 f
  occ_int2/p_abuf64 (net)      4   2.5714 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/A (NBUFFX4_LVT)
                                            0.0000   0.0491   0.9500   0.0000   0.0000     2.4100 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0891     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0769     2.5760 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5760 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0413     2.6173
  clock uncertainty                                                            -0.1000     2.5173
  output external delay                                                        -0.7500     1.7673
  data required time                                                                       1.7673
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7673
  data arrival time                                                                       -2.7698
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0025

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0276 
  total derate : arrival time                                                  -0.1317 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1593 

  slack (with derating applied) (VIOLATED)                                     -1.0025 
  clock reconvergence pessimism (due to derating)                              -0.0337 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.8769 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     3.3581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     3.3581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFX2_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/QN (SDFFX2_HVT)
                                                     0.4919   1.0500            1.1529     4.8490 r
  I_RISC_CORE/n283 (net)       1   9.7092 
  I_RISC_CORE/HFSINV_270_1792/A (INVX16_HVT)
                                            0.0000   0.4919   1.0500   0.0000   0.0000     4.8490 r
  I_RISC_CORE/HFSINV_270_1792/Y (INVX16_HVT)         0.1957   1.0500            0.2738     5.1228 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               8   3.3796 
  Xecutng_Instrn_19__UPF_LS/A (LSDNSSX8_LVT)
                                            0.0000   0.1957   1.0500   0.0000   0.0000     5.1228 f
  Xecutng_Instrn_19__UPF_LS/Y (LSDNSSX8_LVT)         0.0379   1.0500            0.1809     5.3037 f
  n360 (net)                   1   0.4847 
  U302/A4 (AO22X1_RVT)                      0.0000   0.0379   1.0500   0.0000   0.0000     5.3037 f
  U302/Y (AO22X1_RVT)                                0.0804   1.0500            0.1829     5.4867 f
  n200 (net)                   1   0.5267 
  U440/A (INVX0_RVT)                        0.0000   0.0804   1.0500   0.0000   0.0000     5.4867 f
  U440/Y (INVX0_RVT)                                 0.0530   1.0500            0.0872     5.5739 r
  n607 (net)                   1   0.4035 
  U305/A2 (NAND3X1_HVT)                     0.0000   0.0530   1.0500   0.0000   0.0000     5.5739 r
  U305/Y (NAND3X1_HVT)                               0.1668   1.0500            0.7457     6.3196 f
  n675 (net)                   1   1.5798 
  I_PCI_TOP/HFSBUF_95_110/A (NBUFFX16_HVT)
                                            0.0000   0.1668   1.0500   0.0000   0.0000     6.3196 f
  I_PCI_TOP/HFSBUF_95_110/Y (NBUFFX16_HVT)           0.1225   1.0500            0.3207     6.6403 f
  I_PCI_TOP/HFSNET_26 (net)    1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/I1[3] (SRAM2RW32x4)
                                            0.0000   0.1225   1.0500   0.0000   0.0000     6.6403 f
  data arrival time                                                                        6.6403

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cts_buf_702232371/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cts_buf_702232371/Y (NBUFFX2_LVT)
                                                     0.0335   0.9500            0.0581     5.4364 r
  I_CLOCKING/occ_int1/ctsbuf_net_14021018 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701832367/A (NBUFFX16_LVT)
                                            0.0000   0.0335   0.9500   0.0000   0.0000     5.4364 r
  I_CLOCKING/occ_int1/cts_buf_701832367/Y (NBUFFX16_LVT)
                                                     0.0354   0.9500            0.0698     5.5062 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               2   2.2748 
  I_CLOCKING/occ_int1/cts_buf_701432363/A (NBUFFX16_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     5.5062 r
  I_CLOCKING/occ_int1/cts_buf_701432363/Y (NBUFFX16_LVT)
                                                     0.0375   0.9500            0.0727     5.5789 r
  I_CLOCKING/occ_int1/ctsbuf_net_13821016 (net)
                               4   4.1255 
  I_CLOCKING/occ_int1/cts_buf_700432353/A (NBUFFX8_LVT)
                                            0.0000   0.0375   0.9500   0.0000   0.0000     5.5789 r
  I_CLOCKING/occ_int1/cts_buf_700432353/Y (NBUFFX8_LVT)
                                                     0.0366   0.9500            0.0708     5.6498 r
  I_CLOCKING/occ_int1/ctsbuf_net_13621014 (net)
                              13   3.1722 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/CE1 (SRAM2RW32x4)
                                            0.0000   0.0366   0.9500   0.0000   0.0000     5.6498 r
  clock reconvergence pessimism                                                 0.0014     5.6512
  clock uncertainty                                                            -0.1000     5.5512
  library setup time                                          1.0000            0.1078     5.6590
  data required time                                                                       5.6590
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6590
  data arrival time                                                                       -6.6403
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9813

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0446 
  total derate : arrival time                                                  -0.2017 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2463 

  slack (with derating applied) (VIOLATED)                                     -0.9813 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.7350 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_6_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[6]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0259                     0.0033     0.0033 r
  sdram_clk (net)              2   1.2702 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0259   1.0500   0.0000   0.0000     0.0033 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0500            0.1740     0.1773 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0500   0.0000   0.0000     0.1773 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0747   1.0500            0.1378     0.3151 r
  occ_int2/p_abuf64 (net)      4   3.9277 
  occ_int2/cts_buf_657531924/A (NBUFFX16_LVT)
                                            0.0000   0.0747   1.0500   0.0000   0.0000     0.3151 r
  occ_int2/cts_buf_657531924/Y (NBUFFX16_LVT)        0.0361   1.0500            0.0994     0.4145 r
  occ_int2/p_abuf11 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0361   1.0500   0.0000   0.0000     0.4145 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0583   1.0500            0.2169     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_1520893 (net)
                               2   1.6685 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/A (NBUFFX2_LVT)
                                            0.0000   0.0583   1.0500   0.0000   0.0000     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/Y (NBUFFX2_LVT)
                                                     0.0576   1.0500            0.0918     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3920917 (net)
                               2   4.6585 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_626931618/A (NBUFFX16_LVT)
                                            0.0000   0.0576   1.0500   0.0000   0.0000     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_626931618/Y (NBUFFX16_LVT)
                                                     0.0529   1.0500            0.1069     0.8300 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3720915 (net)
                              10  19.2153 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_624731596/A (NBUFFX8_LVT)
                                            0.0000   0.0529   1.0500   0.0000   0.0000     0.8300 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_624731596/Y (NBUFFX8_LVT)
                                                     0.0884   1.0500            0.1244     0.9544 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf93 (net)
                              44  28.0916 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_6_/CLK (DFFARX1_HVT)
                                            0.0000   0.0884   1.0500   0.0000   0.0000     0.9544 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_6_/Q (DFFARX1_HVT)
                                                     0.1951   1.0500            1.3855     2.3400 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[6] (net)
                               2   1.0501 
  I_SDRAM_TOP/I_SDRAM_IF/U13033/A4 (AO22X1_LVT)
                                            0.0000   0.1951   1.0500   0.0000   0.0000     2.3400 r
  I_SDRAM_TOP/I_SDRAM_IF/U13033/Y (AO22X1_LVT)       0.0469   1.0500            0.1389     2.4788 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[6] (net)
                               1   0.7090 
  ZBUF_4_inst_53719/A (NBUFFX4_RVT)         0.0000   0.0469   1.0500   0.0000   0.0000     2.4788 r
  ZBUF_4_inst_53719/Y (NBUFFX4_RVT)                  0.1132   1.0500            0.1564     2.6352 r
  sd_DQ_out[6] (net)           1  10.0038 
  sd_DQ_out[6] (out)                        0.0000   0.1132   1.0500   0.0000   0.0000     2.6352 r
  data arrival time                                                                        2.6352

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0261                     0.0023     2.0523 f
  sdram_clk (net)              2   0.8639 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0261   0.9500   0.0000   0.0000     2.0523 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2039     2.2562 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2562 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0491   0.9500            0.1538     2.4100 f
  occ_int2/p_abuf64 (net)      4   2.5714 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/A (NBUFFX4_LVT)
                                            0.0000   0.0491   0.9500   0.0000   0.0000     2.4100 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0891     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0769     2.5760 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5760 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0413     2.6173
  clock uncertainty                                                            -0.1000     2.5173
  output external delay                                                        -0.7500     1.7673
  data required time                                                                       1.7673
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7673
  data arrival time                                                                       -2.6352
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8679

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0276 
  total derate : arrival time                                                  -0.1253 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1529 

  slack (with derating applied) (VIOLATED)                                     -0.8679 
  clock reconvergence pessimism (due to derating)                              -0.0337 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.7487 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_11_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[11]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0259                     0.0033     0.0033 r
  sdram_clk (net)              2   1.2702 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0259   1.0500   0.0000   0.0000     0.0033 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0500            0.1740     0.1773 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0500   0.0000  -0.0000     0.1773 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0747   1.0500            0.1378     0.3151 r
  occ_int2/p_abuf64 (net)      4   3.9277 
  occ_int2/cts_buf_657531924/A (NBUFFX16_LVT)
                                            0.0000   0.0747   1.0500   0.0000   0.0000     0.3151 r
  occ_int2/cts_buf_657531924/Y (NBUFFX16_LVT)        0.0361   1.0500            0.0994     0.4145 r
  occ_int2/p_abuf11 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0361   1.0500   0.0000   0.0000     0.4145 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0583   1.0500            0.2169     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_1520893 (net)
                               2   1.6685 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/A (NBUFFX2_LVT)
                                            0.0000   0.0583   1.0500   0.0000   0.0000     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/Y (NBUFFX2_LVT)
                                                     0.0576   1.0500            0.0918     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3920917 (net)
                               2   4.6585 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_626931618/A (NBUFFX16_LVT)
                                            0.0000   0.0576   1.0500   0.0000   0.0000     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_626931618/Y (NBUFFX16_LVT)
                                                     0.0529   1.0500            0.1069     0.8300 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3720915 (net)
                              10  19.2153 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_624731596/A (NBUFFX8_LVT)
                                            0.0000   0.0529   1.0500   0.0000   0.0000     0.8300 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_624731596/Y (NBUFFX8_LVT)
                                                     0.0884   1.0500            0.1244     0.9544 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf93 (net)
                              44  28.0916 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_11_/CLK (DFFARX1_HVT)
                                            0.0000   0.0884   1.0500   0.0000   0.0000     0.9544 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_11_/Q (DFFARX1_HVT)
                                                     0.1923   1.0500            1.3826     2.3370 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[11] (net)
                               2   0.9656 
  I_SDRAM_TOP/I_SDRAM_IF/U13028/A4 (AO22X1_LVT)
                                            0.0000   0.1923   1.0500   0.0000   0.0000     2.3370 r
  I_SDRAM_TOP/I_SDRAM_IF/U13028/Y (AO22X1_LVT)       0.0470   1.0500            0.1383     2.4753 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[11] (net)
                               1   0.7090 
  ZBUF_4_inst_53712/A (NBUFFX4_RVT)         0.0000   0.0470   1.0500   0.0000   0.0000     2.4753 r
  ZBUF_4_inst_53712/Y (NBUFFX4_RVT)                  0.1132   1.0500            0.1564     2.6317 r
  sd_DQ_out[11] (net)          1  10.0038 
  sd_DQ_out[11] (out)                       0.0000   0.1132   1.0500   0.0000   0.0000     2.6317 r
  data arrival time                                                                        2.6317

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0261                     0.0023     2.0523 f
  sdram_clk (net)              2   0.8639 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0261   0.9500   0.0000   0.0000     2.0523 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2039     2.2562 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2562 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0491   0.9500            0.1538     2.4100 f
  occ_int2/p_abuf64 (net)      4   2.5714 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/A (NBUFFX4_LVT)
                                            0.0000   0.0491   0.9500   0.0000   0.0000     2.4100 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0891     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0769     2.5760 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5760 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0413     2.6173
  clock uncertainty                                                            -0.1000     2.5173
  output external delay                                                        -0.7500     1.7673
  data required time                                                                       1.7673
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7673
  data arrival time                                                                       -2.6317
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8645

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0276 
  total derate : arrival time                                                  -0.1252 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1527 

  slack (with derating applied) (VIOLATED)                                     -0.8645 
  clock reconvergence pessimism (due to derating)                              -0.0337 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.7454 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_1_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[1]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0259                     0.0033     0.0033 r
  sdram_clk (net)              2   1.2702 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0259   1.0500   0.0000   0.0000     0.0033 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0500            0.1740     0.1773 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0500   0.0000  -0.0000     0.1773 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0747   1.0500            0.1378     0.3151 r
  occ_int2/p_abuf64 (net)      4   3.9277 
  occ_int2/cts_buf_657531924/A (NBUFFX16_LVT)
                                            0.0000   0.0747   1.0500   0.0000   0.0000     0.3151 r
  occ_int2/cts_buf_657531924/Y (NBUFFX16_LVT)        0.0361   1.0500            0.0994     0.4145 r
  occ_int2/p_abuf11 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0361   1.0500   0.0000   0.0000     0.4145 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0583   1.0500            0.2169     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_1520893 (net)
                               2   1.6685 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/A (NBUFFX2_LVT)
                                            0.0000   0.0583   1.0500   0.0000   0.0000     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/Y (NBUFFX2_LVT)
                                                     0.0576   1.0500            0.0918     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3920917 (net)
                               2   4.6585 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_626931618/A (NBUFFX16_LVT)
                                            0.0000   0.0576   1.0500   0.0000   0.0000     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_626931618/Y (NBUFFX16_LVT)
                                                     0.0529   1.0500            0.1069     0.8300 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3720915 (net)
                              10  19.2153 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32822/A (NBUFFX8_LVT)
                                            0.0000   0.0529   1.0500   0.0000   0.0000     0.8300 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32822/Y (NBUFFX8_LVT)
                                                     0.0873   1.0500            0.1236     0.9537 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf98 (net)
                              43  27.5307 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_1_/CLK (DFFARX1_HVT)
                                            0.0000   0.0873   1.0500   0.0000   0.0000     0.9537 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_1_/Q (DFFARX1_HVT)
                                                     0.1923   1.0500            1.3817     2.3354 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[1] (net)
                               2   0.9656 
  I_SDRAM_TOP/I_SDRAM_IF/U13038/A4 (AO22X1_LVT)
                                            0.0000   0.1923   1.0500   0.0000   0.0000     2.3354 r
  I_SDRAM_TOP/I_SDRAM_IF/U13038/Y (AO22X1_LVT)       0.0468   1.0500            0.1383     2.4736 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[1] (net)
                               1   0.7090 
  ZBUF_4_inst_53718/A (NBUFFX4_RVT)         0.0000   0.0468   1.0500   0.0000   0.0000     2.4736 r
  ZBUF_4_inst_53718/Y (NBUFFX4_RVT)                  0.1132   1.0500            0.1563     2.6299 r
  sd_DQ_out[1] (net)           1  10.0038 
  sd_DQ_out[1] (out)                        0.0000   0.1132   1.0500   0.0000   0.0000     2.6299 r
  data arrival time                                                                        2.6299

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0261                     0.0023     2.0523 f
  sdram_clk (net)              2   0.8639 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0261   0.9500   0.0000   0.0000     2.0523 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2039     2.2562 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2562 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0491   0.9500            0.1538     2.4100 f
  occ_int2/p_abuf64 (net)      4   2.5714 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/A (NBUFFX4_LVT)
                                            0.0000   0.0491   0.9500   0.0000   0.0000     2.4100 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0891     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0769     2.5760 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5760 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0413     2.6173
  clock uncertainty                                                            -0.1000     2.5173
  output external delay                                                        -0.7500     1.7673
  data required time                                                                       1.7673
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7673
  data arrival time                                                                       -2.6299
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8626

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0276 
  total derate : arrival time                                                  -0.1251 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1526 

  slack (with derating applied) (VIOLATED)                                     -0.8626 
  clock reconvergence pessimism (due to derating)                              -0.0337 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.7436 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[0]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0259                     0.0033     0.0033 r
  sdram_clk (net)              2   1.2702 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0259   1.0500   0.0000   0.0000     0.0033 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0500            0.1740     0.1773 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0500   0.0000   0.0000     0.1773 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0747   1.0500            0.1378     0.3151 r
  occ_int2/p_abuf64 (net)      4   3.9277 
  occ_int2/cts_buf_657531924/A (NBUFFX16_LVT)
                                            0.0000   0.0747   1.0500   0.0000   0.0000     0.3151 r
  occ_int2/cts_buf_657531924/Y (NBUFFX16_LVT)        0.0361   1.0500            0.0994     0.4145 r
  occ_int2/p_abuf11 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0361   1.0500   0.0000   0.0000     0.4145 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0583   1.0500            0.2169     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_1520893 (net)
                               2   1.6685 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/A (NBUFFX2_LVT)
                                            0.0000   0.0583   1.0500   0.0000   0.0000     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/Y (NBUFFX2_LVT)
                                                     0.0576   1.0500            0.0918     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3920917 (net)
                               2   4.6585 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_626931618/A (NBUFFX16_LVT)
                                            0.0000   0.0576   1.0500   0.0000   0.0000     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_626931618/Y (NBUFFX16_LVT)
                                                     0.0529   1.0500            0.1069     0.8300 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3720915 (net)
                              10  19.2153 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_624631595/A (NBUFFX16_LVT)
                                            0.0000   0.0529   1.0500   0.0000   0.0000     0.8300 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_624631595/Y (NBUFFX16_LVT)
                                                     0.0732   1.0500            0.1193     0.9493 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf122 (net)
                              61  39.4821 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_0_/CLK (DFFARX1_HVT)
                                            0.0000   0.0732   1.0500   0.0000   0.0000     0.9493 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_0_/Q (DFFARX1_HVT)
                                                     0.1951   1.0500            1.3740     2.3233 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[0] (net)
                               2   1.0501 
  I_SDRAM_TOP/I_SDRAM_IF/U13039/A4 (AO22X1_LVT)
                                            0.0000   0.1951   1.0500   0.0000   0.0000     2.3233 r
  I_SDRAM_TOP/I_SDRAM_IF/U13039/Y (AO22X1_LVT)       0.0469   1.0500            0.1389     2.4622 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[0] (net)
                               1   0.7090 
  ZBUF_4_inst_53717/A (NBUFFX4_RVT)         0.0000   0.0469   1.0500   0.0000   0.0000     2.4622 r
  ZBUF_4_inst_53717/Y (NBUFFX4_RVT)                  0.1132   1.0500            0.1564     2.6185 r
  sd_DQ_out[0] (net)           1  10.0038 
  sd_DQ_out[0] (out)                        0.0000   0.1132   1.0500   0.0000   0.0000     2.6185 r
  data arrival time                                                                        2.6185

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0261                     0.0023     2.0523 f
  sdram_clk (net)              2   0.8639 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0261   0.9500   0.0000   0.0000     2.0523 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2039     2.2562 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2562 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0491   0.9500            0.1538     2.4100 f
  occ_int2/p_abuf64 (net)      4   2.5714 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/A (NBUFFX4_LVT)
                                            0.0000   0.0491   0.9500   0.0000   0.0000     2.4100 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0891     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0769     2.5760 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5760 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0413     2.6173
  clock uncertainty                                                            -0.1000     2.5173
  output external delay                                                        -0.7500     1.7673
  data required time                                                                       1.7673
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7673
  data arrival time                                                                       -2.6185
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8513

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0276 
  total derate : arrival time                                                  -0.1245 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1521 

  slack (with derating applied) (VIOLATED)                                     -0.8513 
  clock reconvergence pessimism (due to derating)                              -0.0337 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.7328 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     3.3581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     3.3581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_/CLK (SDFFX1_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_/Q (SDFFX1_HVT)
                                                     0.1622   1.0500            1.1378     4.8339 f
  I_RISC_CORE/n1536 (net)      1   1.0981 
  I_RISC_CORE/ZBUF_2_inst_53663/A (NBUFFX8_HVT)
                                            0.0000   0.1622   1.0500   0.0000   0.0000     4.8339 f
  I_RISC_CORE/ZBUF_2_inst_53663/Y (NBUFFX8_HVT)      0.1240   1.0500            0.3164     5.1503 f
  I_RISC_CORE/Xecutng_Instrn[16] (net)
                               9   2.5617 
  Xecutng_Instrn_16__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.1240   1.0500   0.0000   0.0000     5.1503 f
  Xecutng_Instrn_16__UPF_LS/Y (LSDNSSX4_LVT)         0.0382   1.0500            0.1609     5.3112 f
  n363 (net)                   1   0.5424 
  U481/A4 (AO22X1_LVT)                      0.0000   0.0382   1.0500   0.0000   0.0000     5.3112 f
  U481/Y (AO22X1_LVT)                                0.0524   1.0500            0.0936     5.4048 f
  n426 (net)                   1   0.7595 
  U298/A (INVX1_LVT)                        0.0000   0.0524   1.0500   0.0000   0.0000     5.4048 f
  U298/Y (INVX1_LVT)                                 0.0312   1.0500            0.0463     5.4512 r
  n578 (net)                   1   0.4035 
  U484/A2 (NAND3X1_HVT)                     0.0000   0.0312   1.0500   0.0000   0.0000     5.4512 r
  U484/Y (NAND3X1_HVT)                               0.1668   1.0500            0.7320     6.1831 f
  n676 (net)                   1   1.5798 
  I_PCI_TOP/HFSBUF_106_3/A (NBUFFX16_HVT)   0.0000   0.1668   1.0500   0.0000   0.0000     6.1831 f
  I_PCI_TOP/HFSBUF_106_3/Y (NBUFFX16_HVT)            0.1225   1.0500            0.3207     6.5038 f
  I_PCI_TOP/HFSNET_1 (net)     1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/I1[0] (SRAM2RW32x4)
                                            0.0000   0.1225   1.0500   0.0000   0.0000     6.5038 f
  data arrival time                                                                        6.5038

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cts_buf_702232371/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cts_buf_702232371/Y (NBUFFX2_LVT)
                                                     0.0335   0.9500            0.0581     5.4364 r
  I_CLOCKING/occ_int1/ctsbuf_net_14021018 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701832367/A (NBUFFX16_LVT)
                                            0.0000   0.0335   0.9500   0.0000   0.0000     5.4364 r
  I_CLOCKING/occ_int1/cts_buf_701832367/Y (NBUFFX16_LVT)
                                                     0.0354   0.9500            0.0698     5.5062 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               2   2.2748 
  I_CLOCKING/occ_int1/cts_buf_701432363/A (NBUFFX16_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     5.5062 r
  I_CLOCKING/occ_int1/cts_buf_701432363/Y (NBUFFX16_LVT)
                                                     0.0375   0.9500            0.0727     5.5789 r
  I_CLOCKING/occ_int1/ctsbuf_net_13821016 (net)
                               4   4.1255 
  I_CLOCKING/occ_int1/cts_buf_700432353/A (NBUFFX8_LVT)
                                            0.0000   0.0375   0.9500   0.0000   0.0000     5.5789 r
  I_CLOCKING/occ_int1/cts_buf_700432353/Y (NBUFFX8_LVT)
                                                     0.0366   0.9500            0.0708     5.6498 r
  I_CLOCKING/occ_int1/ctsbuf_net_13621014 (net)
                              13   3.1722 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/CE1 (SRAM2RW32x4)
                                            0.0000   0.0366   0.9500   0.0000   0.0000     5.6498 r
  clock reconvergence pessimism                                                 0.0014     5.6512
  clock uncertainty                                                            -0.1000     5.5512
  library setup time                                          1.0000            0.1078     5.6590
  data required time                                                                       5.6590
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6590
  data arrival time                                                                       -6.5038
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8448

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0446 
  total derate : arrival time                                                  -0.1952 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2398 

  slack (with derating applied) (VIOLATED)                                     -0.8448 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6050 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_12_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[12]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0259                     0.0033     0.0033 r
  sdram_clk (net)              2   1.2702 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0259   1.0500   0.0000   0.0000     0.0033 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0500            0.1740     0.1773 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0500   0.0000  -0.0000     0.1773 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0747   1.0500            0.1378     0.3151 r
  occ_int2/p_abuf64 (net)      4   3.9277 
  occ_int2/cts_buf_657531924/A (NBUFFX16_LVT)
                                            0.0000   0.0747   1.0500   0.0000   0.0000     0.3151 r
  occ_int2/cts_buf_657531924/Y (NBUFFX16_LVT)        0.0361   1.0500            0.0994     0.4145 r
  occ_int2/p_abuf11 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0361   1.0500   0.0000   0.0000     0.4145 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0583   1.0500            0.2169     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_1520893 (net)
                               2   1.6685 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/A (NBUFFX2_LVT)
                                            0.0000   0.0583   1.0500   0.0000   0.0000     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/Y (NBUFFX2_LVT)
                                                     0.0576   1.0500            0.0918     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3920917 (net)
                               2   4.6585 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32800/A (NBUFFX16_LVT)
                                            0.0000   0.0576   1.0500   0.0000   0.0000     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32800/Y (NBUFFX16_LVT)
                                                     0.0573   1.0500            0.1103     0.8334 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                              12  23.5684 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_624831597/A (NBUFFX8_LVT)
                                            0.0000   0.0573   1.0500   0.0000   0.0000     0.8334 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_624831597/Y (NBUFFX8_LVT)
                                                     0.0852   1.0500            0.1248     0.9582 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf140 (net)
                              41  26.5540 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_12_/CLK (DFFARX1_HVT)
                                            0.0000   0.0852   1.0500   0.0000   0.0000     0.9582 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_12_/Q (DFFARX1_HVT)
                                                     0.1951   1.0500            1.3831     2.3413 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[12] (net)
                               2   1.0501 
  I_SDRAM_TOP/I_SDRAM_IF/U13027/A4 (AO22X1_LVT)
                                            0.0000   0.1951   1.0500   0.0000   0.0000     2.3413 r
  I_SDRAM_TOP/I_SDRAM_IF/U13027/Y (AO22X1_LVT)       0.0474   1.0500            0.1392     2.4806 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[12] (net)
                               1   0.7355 
  ZBUF_4_inst_53702/A (NBUFFX4_LVT)         0.0000   0.0474   1.0500   0.0000   0.0000     2.4806 r
  ZBUF_4_inst_53702/Y (NBUFFX4_LVT)                  0.0770   1.0500            0.1147     2.5953 r
  sd_DQ_out[12] (net)          1  10.0038 
  sd_DQ_out[12] (out)                       0.0000   0.0770   1.0500   0.0000   0.0000     2.5953 r
  data arrival time                                                                        2.5953

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0261                     0.0023     2.0523 f
  sdram_clk (net)              2   0.8639 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0261   0.9500   0.0000   0.0000     2.0523 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2039     2.2562 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2562 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0491   0.9500            0.1538     2.4100 f
  occ_int2/p_abuf64 (net)      4   2.5714 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/A (NBUFFX4_LVT)
                                            0.0000   0.0491   0.9500   0.0000   0.0000     2.4100 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0891     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0769     2.5760 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5760 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0413     2.6173
  clock uncertainty                                                            -0.1000     2.5173
  output external delay                                                        -0.7500     1.7673
  data required time                                                                       1.7673
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7673
  data arrival time                                                                       -2.5953
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8280

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0276 
  total derate : arrival time                                                  -0.1234 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1510 

  slack (with derating applied) (VIOLATED)                                     -0.8280 
  clock reconvergence pessimism (due to derating)                              -0.0337 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.7107 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_31_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[31]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0259                     0.0033     0.0033 r
  sdram_clk (net)              2   1.2702 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0259   1.0500   0.0000   0.0000     0.0033 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0500            0.1740     0.1773 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0500   0.0000   0.0000     0.1773 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0747   1.0500            0.1378     0.3151 r
  occ_int2/p_abuf64 (net)      4   3.9277 
  occ_int2/cts_buf_657531924/A (NBUFFX16_LVT)
                                            0.0000   0.0747   1.0500   0.0000   0.0000     0.3151 r
  occ_int2/cts_buf_657531924/Y (NBUFFX16_LVT)        0.0361   1.0500            0.0994     0.4145 r
  occ_int2/p_abuf11 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0361   1.0500   0.0000   0.0000     0.4145 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0583   1.0500            0.2169     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_1520893 (net)
                               2   1.6685 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/A (NBUFFX2_LVT)
                                            0.0000   0.0583   1.0500   0.0000   0.0000     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/Y (NBUFFX2_LVT)
                                                     0.0576   1.0500            0.0918     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3920917 (net)
                               2   4.6585 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_626931618/A (NBUFFX16_LVT)
                                            0.0000   0.0576   1.0500   0.0000   0.0000     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_626931618/Y (NBUFFX16_LVT)
                                                     0.0529   1.0500            0.1069     0.8300 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3720915 (net)
                              10  19.2153 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_624731596/A (NBUFFX8_LVT)
                                            0.0000   0.0529   1.0500   0.0000   0.0000     0.8300 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_624731596/Y (NBUFFX8_LVT)
                                                     0.0884   1.0500            0.1244     0.9544 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf93 (net)
                              44  28.0916 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_31_/CLK (DFFARX1_HVT)
                                            0.0000   0.0884   1.0500   0.0000   0.0000     0.9544 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_31_/Q (DFFARX1_HVT)
                                                     0.1951   1.0500            1.3855     2.3400 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[31] (net)
                               2   1.0501 
  I_SDRAM_TOP/I_SDRAM_IF/U13008/A4 (AO22X1_LVT)
                                            0.0000   0.1951   1.0500   0.0000   0.0000     2.3400 r
  I_SDRAM_TOP/I_SDRAM_IF/U13008/Y (AO22X1_LVT)       0.0474   1.0500            0.1392     2.4792 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[31] (net)
                               1   0.7355 
  ZBUF_4_inst_53699/A (NBUFFX4_LVT)         0.0000   0.0474   1.0500   0.0000   0.0000     2.4792 r
  ZBUF_4_inst_53699/Y (NBUFFX4_LVT)                  0.0770   1.0500            0.1148     2.5939 r
  sd_DQ_out[31] (net)          1  10.0038 
  sd_DQ_out[31] (out)                       0.0000   0.0770   1.0500   0.0000   0.0000     2.5939 r
  data arrival time                                                                        2.5939

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0261                     0.0023     2.0523 f
  sdram_clk (net)              2   0.8639 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0261   0.9500   0.0000   0.0000     2.0523 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2039     2.2562 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2562 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0491   0.9500            0.1538     2.4100 f
  occ_int2/p_abuf64 (net)      4   2.5714 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/A (NBUFFX4_LVT)
                                            0.0000   0.0491   0.9500   0.0000   0.0000     2.4100 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0891     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0769     2.5760 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5760 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0413     2.6173
  clock uncertainty                                                            -0.1000     2.5173
  output external delay                                                        -0.7500     1.7673
  data required time                                                                       1.7673
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7673
  data arrival time                                                                       -2.5939
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8267

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0276 
  total derate : arrival time                                                  -0.1234 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1509 

  slack (with derating applied) (VIOLATED)                                     -0.8266 
  clock reconvergence pessimism (due to derating)                              -0.0337 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.7094 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_27_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[27]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0259                     0.0033     0.0033 r
  sdram_clk (net)              2   1.2702 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0259   1.0500   0.0000   0.0000     0.0033 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0500            0.1740     0.1773 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0500   0.0000   0.0000     0.1773 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0747   1.0500            0.1378     0.3151 r
  occ_int2/p_abuf64 (net)      4   3.9277 
  occ_int2/cts_buf_657531924/A (NBUFFX16_LVT)
                                            0.0000   0.0747   1.0500   0.0000   0.0000     0.3151 r
  occ_int2/cts_buf_657531924/Y (NBUFFX16_LVT)        0.0361   1.0500            0.0994     0.4145 r
  occ_int2/p_abuf11 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0361   1.0500   0.0000   0.0000     0.4145 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0583   1.0500            0.2169     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_1520893 (net)
                               2   1.6685 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/A (NBUFFX2_LVT)
                                            0.0000   0.0583   1.0500   0.0000   0.0000     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/Y (NBUFFX2_LVT)
                                                     0.0576   1.0500            0.0918     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3920917 (net)
                               2   4.6585 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_626931618/A (NBUFFX16_LVT)
                                            0.0000   0.0576   1.0500   0.0000   0.0000     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_626931618/Y (NBUFFX16_LVT)
                                                     0.0529   1.0500            0.1069     0.8300 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3720915 (net)
                              10  19.2153 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_624731596/A (NBUFFX8_LVT)
                                            0.0000   0.0529   1.0500   0.0000   0.0000     0.8300 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_624731596/Y (NBUFFX8_LVT)
                                                     0.0884   1.0500            0.1244     0.9544 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf93 (net)
                              44  28.0916 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_27_/CLK (DFFARX1_HVT)
                                            0.0000   0.0884   1.0500   0.0000   0.0000     0.9544 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_27_/Q (DFFARX1_HVT)
                                                     0.1951   1.0500            1.3855     2.3400 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[27] (net)
                               2   1.0501 
  I_SDRAM_TOP/I_SDRAM_IF/U13012/A4 (AO22X1_LVT)
                                            0.0000   0.1951   1.0500   0.0000   0.0000     2.3400 r
  I_SDRAM_TOP/I_SDRAM_IF/U13012/Y (AO22X1_LVT)       0.0474   1.0500            0.1392     2.4792 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[27] (net)
                               1   0.7355 
  ZBUF_4_inst_53714/A (NBUFFX4_LVT)         0.0000   0.0474   1.0500   0.0000   0.0000     2.4792 r
  ZBUF_4_inst_53714/Y (NBUFFX4_LVT)                  0.0770   1.0500            0.1148     2.5939 r
  sd_DQ_out[27] (net)          1  10.0038 
  sd_DQ_out[27] (out)                       0.0000   0.0770   1.0500   0.0000   0.0000     2.5939 r
  data arrival time                                                                        2.5939

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0261                     0.0023     2.0523 f
  sdram_clk (net)              2   0.8639 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0261   0.9500   0.0000   0.0000     2.0523 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2039     2.2562 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2562 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0491   0.9500            0.1538     2.4100 f
  occ_int2/p_abuf64 (net)      4   2.5714 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/A (NBUFFX4_LVT)
                                            0.0000   0.0491   0.9500   0.0000   0.0000     2.4100 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0891     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0769     2.5760 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5760 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0413     2.6173
  clock uncertainty                                                            -0.1000     2.5173
  output external delay                                                        -0.7500     1.7673
  data required time                                                                       1.7673
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7673
  data arrival time                                                                       -2.5939
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8267

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0276 
  total derate : arrival time                                                  -0.1234 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1509 

  slack (with derating applied) (VIOLATED)                                     -0.8266 
  clock reconvergence pessimism (due to derating)                              -0.0337 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.7094 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_15_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[15]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0259                     0.0033     0.0033 r
  sdram_clk (net)              2   1.2702 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0259   1.0500   0.0000   0.0000     0.0033 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0500            0.1740     0.1773 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0500   0.0000  -0.0000     0.1773 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0747   1.0500            0.1378     0.3151 r
  occ_int2/p_abuf64 (net)      4   3.9277 
  occ_int2/cts_buf_657531924/A (NBUFFX16_LVT)
                                            0.0000   0.0747   1.0500   0.0000   0.0000     0.3151 r
  occ_int2/cts_buf_657531924/Y (NBUFFX16_LVT)        0.0361   1.0500            0.0994     0.4145 r
  occ_int2/p_abuf11 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0361   1.0500   0.0000   0.0000     0.4145 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0583   1.0500            0.2169     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_1520893 (net)
                               2   1.6685 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/A (NBUFFX2_LVT)
                                            0.0000   0.0583   1.0500   0.0000   0.0000     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/Y (NBUFFX2_LVT)
                                                     0.0576   1.0500            0.0918     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3920917 (net)
                               2   4.6585 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_626931618/A (NBUFFX16_LVT)
                                            0.0000   0.0576   1.0500   0.0000   0.0000     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_626931618/Y (NBUFFX16_LVT)
                                                     0.0529   1.0500            0.1069     0.8300 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3720915 (net)
                              10  19.2153 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_624731596/A (NBUFFX8_LVT)
                                            0.0000   0.0529   1.0500   0.0000   0.0000     0.8300 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_624731596/Y (NBUFFX8_LVT)
                                                     0.0884   1.0500            0.1244     0.9544 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf93 (net)
                              44  28.0916 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_15_/CLK (DFFARX1_HVT)
                                            0.0000   0.0884   1.0500   0.0000   0.0000     0.9544 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_15_/Q (DFFARX1_HVT)
                                                     0.1951   1.0500            1.3855     2.3400 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[15] (net)
                               2   1.0501 
  I_SDRAM_TOP/I_SDRAM_IF/U13024/A4 (AO22X1_LVT)
                                            0.0000   0.1951   1.0500   0.0000   0.0000     2.3400 r
  I_SDRAM_TOP/I_SDRAM_IF/U13024/Y (AO22X1_LVT)       0.0474   1.0500            0.1392     2.4792 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[15] (net)
                               1   0.7355 
  ZBUF_4_inst_53716/A (NBUFFX4_LVT)         0.0000   0.0474   1.0500   0.0000   0.0000     2.4792 r
  ZBUF_4_inst_53716/Y (NBUFFX4_LVT)                  0.0770   1.0500            0.1148     2.5939 r
  sd_DQ_out[15] (net)          1  10.0038 
  sd_DQ_out[15] (out)                       0.0000   0.0770   1.0500   0.0000   0.0000     2.5939 r
  data arrival time                                                                        2.5939

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0261                     0.0023     2.0523 f
  sdram_clk (net)              2   0.8639 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0261   0.9500   0.0000   0.0000     2.0523 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2039     2.2562 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2562 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0491   0.9500            0.1538     2.4100 f
  occ_int2/p_abuf64 (net)      4   2.5714 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/A (NBUFFX4_LVT)
                                            0.0000   0.0491   0.9500   0.0000   0.0000     2.4100 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0891     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0769     2.5760 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5760 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0413     2.6173
  clock uncertainty                                                            -0.1000     2.5173
  output external delay                                                        -0.7500     1.7673
  data required time                                                                       1.7673
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7673
  data arrival time                                                                       -2.5939
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8267

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0276 
  total derate : arrival time                                                  -0.1234 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1509 

  slack (with derating applied) (VIOLATED)                                     -0.8266 
  clock reconvergence pessimism (due to derating)                              -0.0337 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.7094 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_7_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[7]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0259                     0.0033     0.0033 r
  sdram_clk (net)              2   1.2702 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0259   1.0500   0.0000   0.0000     0.0033 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0500            0.1740     0.1773 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0500   0.0000   0.0000     0.1773 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0747   1.0500            0.1378     0.3151 r
  occ_int2/p_abuf64 (net)      4   3.9277 
  occ_int2/cts_buf_657531924/A (NBUFFX16_LVT)
                                            0.0000   0.0747   1.0500   0.0000   0.0000     0.3151 r
  occ_int2/cts_buf_657531924/Y (NBUFFX16_LVT)        0.0361   1.0500            0.0994     0.4145 r
  occ_int2/p_abuf11 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0361   1.0500   0.0000   0.0000     0.4145 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0583   1.0500            0.2169     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_1520893 (net)
                               2   1.6685 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/A (NBUFFX2_LVT)
                                            0.0000   0.0583   1.0500   0.0000   0.0000     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/Y (NBUFFX2_LVT)
                                                     0.0576   1.0500            0.0918     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3920917 (net)
                               2   4.6585 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_626931618/A (NBUFFX16_LVT)
                                            0.0000   0.0576   1.0500   0.0000   0.0000     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_626931618/Y (NBUFFX16_LVT)
                                                     0.0529   1.0500            0.1069     0.8300 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3720915 (net)
                              10  19.2153 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_624731596/A (NBUFFX8_LVT)
                                            0.0000   0.0529   1.0500   0.0000   0.0000     0.8300 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_624731596/Y (NBUFFX8_LVT)
                                                     0.0884   1.0500            0.1244     0.9544 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf93 (net)
                              44  28.0916 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_7_/CLK (DFFARX1_HVT)
                                            0.0000   0.0884   1.0500   0.0000   0.0000     0.9544 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_7_/Q (DFFARX1_HVT)
                                                     0.1951   1.0500            1.3855     2.3400 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[7] (net)
                               2   1.0501 
  I_SDRAM_TOP/I_SDRAM_IF/U13032/A4 (AO22X1_LVT)
                                            0.0000   0.1951   1.0500   0.0000   0.0000     2.3400 r
  I_SDRAM_TOP/I_SDRAM_IF/U13032/Y (AO22X1_LVT)       0.0474   1.0500            0.1392     2.4792 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[7] (net)
                               1   0.7355 
  ZBUF_4_inst_53704/A (NBUFFX4_LVT)         0.0000   0.0474   1.0500   0.0000   0.0000     2.4792 r
  ZBUF_4_inst_53704/Y (NBUFFX4_LVT)                  0.0770   1.0500            0.1148     2.5939 r
  sd_DQ_out[7] (net)           1  10.0038 
  sd_DQ_out[7] (out)                        0.0000   0.0770   1.0500   0.0000   0.0000     2.5939 r
  data arrival time                                                                        2.5939

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0261                     0.0023     2.0523 f
  sdram_clk (net)              2   0.8639 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0261   0.9500   0.0000   0.0000     2.0523 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2039     2.2562 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2562 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0491   0.9500            0.1538     2.4100 f
  occ_int2/p_abuf64 (net)      4   2.5714 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/A (NBUFFX4_LVT)
                                            0.0000   0.0491   0.9500   0.0000   0.0000     2.4100 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0891     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0769     2.5760 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5760 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0413     2.6173
  clock uncertainty                                                            -0.1000     2.5173
  output external delay                                                        -0.7500     1.7673
  data required time                                                                       1.7673
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7673
  data arrival time                                                                       -2.5939
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8267

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0276 
  total derate : arrival time                                                  -0.1234 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1509 

  slack (with derating applied) (VIOLATED)                                     -0.8266 
  clock reconvergence pessimism (due to derating)                              -0.0337 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.7094 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[3]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0259                     0.0033     0.0033 r
  sdram_clk (net)              2   1.2702 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0259   1.0500   0.0000   0.0000     0.0033 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0500            0.1740     0.1773 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0500   0.0000   0.0000     0.1773 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0747   1.0500            0.1378     0.3151 r
  occ_int2/p_abuf64 (net)      4   3.9277 
  occ_int2/cts_buf_657531924/A (NBUFFX16_LVT)
                                            0.0000   0.0747   1.0500   0.0000   0.0000     0.3151 r
  occ_int2/cts_buf_657531924/Y (NBUFFX16_LVT)        0.0361   1.0500            0.0994     0.4145 r
  occ_int2/p_abuf11 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0361   1.0500   0.0000   0.0000     0.4145 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0583   1.0500            0.2169     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_1520893 (net)
                               2   1.6685 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/A (NBUFFX2_LVT)
                                            0.0000   0.0583   1.0500   0.0000   0.0000     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/Y (NBUFFX2_LVT)
                                                     0.0576   1.0500            0.0918     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3920917 (net)
                               2   4.6585 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_626931618/A (NBUFFX16_LVT)
                                            0.0000   0.0576   1.0500   0.0000   0.0000     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_626931618/Y (NBUFFX16_LVT)
                                                     0.0529   1.0500            0.1069     0.8300 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3720915 (net)
                              10  19.2153 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_624731596/A (NBUFFX8_LVT)
                                            0.0000   0.0529   1.0500   0.0000   0.0000     0.8300 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_624731596/Y (NBUFFX8_LVT)
                                                     0.0884   1.0500            0.1244     0.9544 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf93 (net)
                              44  28.0916 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_/CLK (DFFARX1_HVT)
                                            0.0000   0.0884   1.0500   0.0000   0.0000     0.9544 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_/Q (DFFARX1_HVT)
                                                     0.1951   1.0500            1.3855     2.3400 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[3] (net)
                               2   1.0501 
  I_SDRAM_TOP/I_SDRAM_IF/U13036/A4 (AO22X1_LVT)
                                            0.0000   0.1951   1.0500   0.0000   0.0000     2.3400 r
  I_SDRAM_TOP/I_SDRAM_IF/U13036/Y (AO22X1_LVT)       0.0474   1.0500            0.1392     2.4792 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[3] (net)
                               1   0.7355 
  ZBUF_4_inst_53708/A (NBUFFX4_LVT)         0.0000   0.0474   1.0500   0.0000   0.0000     2.4792 r
  ZBUF_4_inst_53708/Y (NBUFFX4_LVT)                  0.0770   1.0500            0.1148     2.5939 r
  sd_DQ_out[3] (net)           1  10.0038 
  sd_DQ_out[3] (out)                        0.0000   0.0770   1.0500   0.0000   0.0000     2.5939 r
  data arrival time                                                                        2.5939

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0261                     0.0023     2.0523 f
  sdram_clk (net)              2   0.8639 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0261   0.9500   0.0000   0.0000     2.0523 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2039     2.2562 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2562 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0491   0.9500            0.1538     2.4100 f
  occ_int2/p_abuf64 (net)      4   2.5714 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/A (NBUFFX4_LVT)
                                            0.0000   0.0491   0.9500   0.0000   0.0000     2.4100 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0891     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0769     2.5760 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5760 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0413     2.6173
  clock uncertainty                                                            -0.1000     2.5173
  output external delay                                                        -0.7500     1.7673
  data required time                                                                       1.7673
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7673
  data arrival time                                                                       -2.5939
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8267

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0276 
  total derate : arrival time                                                  -0.1234 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1509 

  slack (with derating applied) (VIOLATED)                                     -0.8266 
  clock reconvergence pessimism (due to derating)                              -0.0337 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.7094 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_2_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[2]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0259                     0.0033     0.0033 r
  sdram_clk (net)              2   1.2702 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0259   1.0500   0.0000   0.0000     0.0033 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0500            0.1740     0.1773 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0500   0.0000   0.0000     0.1773 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0747   1.0500            0.1378     0.3151 r
  occ_int2/p_abuf64 (net)      4   3.9277 
  occ_int2/cts_buf_657531924/A (NBUFFX16_LVT)
                                            0.0000   0.0747   1.0500   0.0000   0.0000     0.3151 r
  occ_int2/cts_buf_657531924/Y (NBUFFX16_LVT)        0.0361   1.0500            0.0994     0.4145 r
  occ_int2/p_abuf11 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0361   1.0500   0.0000   0.0000     0.4145 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0583   1.0500            0.2169     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_1520893 (net)
                               2   1.6685 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/A (NBUFFX2_LVT)
                                            0.0000   0.0583   1.0500   0.0000   0.0000     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/Y (NBUFFX2_LVT)
                                                     0.0576   1.0500            0.0918     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3920917 (net)
                               2   4.6585 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_626931618/A (NBUFFX16_LVT)
                                            0.0000   0.0576   1.0500   0.0000   0.0000     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_626931618/Y (NBUFFX16_LVT)
                                                     0.0529   1.0500            0.1069     0.8300 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3720915 (net)
                              10  19.2153 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_624731596/A (NBUFFX8_LVT)
                                            0.0000   0.0529   1.0500   0.0000   0.0000     0.8300 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_624731596/Y (NBUFFX8_LVT)
                                                     0.0884   1.0500            0.1244     0.9544 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf93 (net)
                              44  28.0916 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_2_/CLK (DFFARX1_HVT)
                                            0.0000   0.0884   1.0500   0.0000   0.0000     0.9544 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_2_/Q (DFFARX1_HVT)
                                                     0.1951   1.0500            1.3855     2.3400 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[2] (net)
                               2   1.0501 
  I_SDRAM_TOP/I_SDRAM_IF/U13037/A4 (AO22X1_LVT)
                                            0.0000   0.1951   1.0500   0.0000   0.0000     2.3400 r
  I_SDRAM_TOP/I_SDRAM_IF/U13037/Y (AO22X1_LVT)       0.0474   1.0500            0.1392     2.4792 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[2] (net)
                               1   0.7355 
  ZBUF_4_inst_53701/A (NBUFFX4_LVT)         0.0000   0.0474   1.0500   0.0000   0.0000     2.4792 r
  ZBUF_4_inst_53701/Y (NBUFFX4_LVT)                  0.0770   1.0500            0.1148     2.5939 r
  sd_DQ_out[2] (net)           1  10.0038 
  sd_DQ_out[2] (out)                        0.0000   0.0770   1.0500   0.0000   0.0000     2.5939 r
  data arrival time                                                                        2.5939

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0261                     0.0023     2.0523 f
  sdram_clk (net)              2   0.8639 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0261   0.9500   0.0000   0.0000     2.0523 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2039     2.2562 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2562 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0491   0.9500            0.1538     2.4100 f
  occ_int2/p_abuf64 (net)      4   2.5714 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/A (NBUFFX4_LVT)
                                            0.0000   0.0491   0.9500   0.0000   0.0000     2.4100 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0891     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0769     2.5760 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5760 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0413     2.6173
  clock uncertainty                                                            -0.1000     2.5173
  output external delay                                                        -0.7500     1.7673
  data required time                                                                       1.7673
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7673
  data arrival time                                                                       -2.5939
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8267

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0276 
  total derate : arrival time                                                  -0.1234 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1509 

  slack (with derating applied) (VIOLATED)                                     -0.8266 
  clock reconvergence pessimism (due to derating)                              -0.0337 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.7094 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_22_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[22]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0259                     0.0033     0.0033 r
  sdram_clk (net)              2   1.2702 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0259   1.0500   0.0000   0.0000     0.0033 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0500            0.1740     0.1773 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0500   0.0000  -0.0000     0.1773 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0747   1.0500            0.1378     0.3151 r
  occ_int2/p_abuf64 (net)      4   3.9277 
  occ_int2/cts_buf_657531924/A (NBUFFX16_LVT)
                                            0.0000   0.0747   1.0500   0.0000   0.0000     0.3151 r
  occ_int2/cts_buf_657531924/Y (NBUFFX16_LVT)        0.0361   1.0500            0.0994     0.4145 r
  occ_int2/p_abuf11 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0361   1.0500   0.0000   0.0000     0.4145 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0583   1.0500            0.2169     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_1520893 (net)
                               2   1.6685 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/A (NBUFFX2_LVT)
                                            0.0000   0.0583   1.0500   0.0000   0.0000     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/Y (NBUFFX2_LVT)
                                                     0.0576   1.0500            0.0918     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3920917 (net)
                               2   4.6585 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_626931618/A (NBUFFX16_LVT)
                                            0.0000   0.0576   1.0500   0.0000   0.0000     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_626931618/Y (NBUFFX16_LVT)
                                                     0.0529   1.0500            0.1069     0.8300 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3720915 (net)
                              10  19.2153 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_624731596/A (NBUFFX8_LVT)
                                            0.0000   0.0529   1.0500   0.0000   0.0000     0.8300 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_624731596/Y (NBUFFX8_LVT)
                                                     0.0884   1.0500            0.1244     0.9544 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf93 (net)
                              44  28.0916 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_22_/CLK (DFFARX1_HVT)
                                            0.0000   0.0884   1.0500   0.0000   0.0000     0.9544 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_22_/Q (DFFARX1_HVT)
                                                     0.1951   1.0500            1.3855     2.3400 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[22] (net)
                               2   1.0501 
  I_SDRAM_TOP/I_SDRAM_IF/U13017/A4 (AO22X1_LVT)
                                            0.0000   0.1951   1.0500   0.0000   0.0000     2.3400 r
  I_SDRAM_TOP/I_SDRAM_IF/U13017/Y (AO22X1_LVT)       0.0473   1.0500            0.1392     2.4792 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[22] (net)
                               1   0.7355 
  ZBUF_4_inst_53709/A (NBUFFX4_LVT)         0.0000   0.0473   1.0500   0.0000   0.0000     2.4792 r
  ZBUF_4_inst_53709/Y (NBUFFX4_LVT)                  0.0770   1.0500            0.1147     2.5939 r
  sd_DQ_out[22] (net)          1  10.0038 
  sd_DQ_out[22] (out)                       0.0000   0.0770   1.0500   0.0000   0.0000     2.5939 r
  data arrival time                                                                        2.5939

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0261                     0.0023     2.0523 f
  sdram_clk (net)              2   0.8639 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0261   0.9500   0.0000   0.0000     2.0523 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2039     2.2562 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2562 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0491   0.9500            0.1538     2.4100 f
  occ_int2/p_abuf64 (net)      4   2.5714 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/A (NBUFFX4_LVT)
                                            0.0000   0.0491   0.9500   0.0000   0.0000     2.4100 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0891     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0769     2.5760 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5760 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0413     2.6173
  clock uncertainty                                                            -0.1000     2.5173
  output external delay                                                        -0.7500     1.7673
  data required time                                                                       1.7673
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7673
  data arrival time                                                                       -2.5939
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8266

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0276 
  total derate : arrival time                                                  -0.1234 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1509 

  slack (with derating applied) (VIOLATED)                                     -0.8266 
  clock reconvergence pessimism (due to derating)                              -0.0337 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.7093 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[19]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0259                     0.0033     0.0033 r
  sdram_clk (net)              2   1.2702 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0259   1.0500   0.0000   0.0000     0.0033 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0500            0.1740     0.1773 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0500   0.0000  -0.0000     0.1773 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0747   1.0500            0.1378     0.3151 r
  occ_int2/p_abuf64 (net)      4   3.9277 
  occ_int2/cts_buf_657531924/A (NBUFFX16_LVT)
                                            0.0000   0.0747   1.0500   0.0000   0.0000     0.3151 r
  occ_int2/cts_buf_657531924/Y (NBUFFX16_LVT)        0.0361   1.0500            0.0994     0.4145 r
  occ_int2/p_abuf11 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0361   1.0500   0.0000   0.0000     0.4145 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0583   1.0500            0.2169     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_1520893 (net)
                               2   1.6685 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/A (NBUFFX2_LVT)
                                            0.0000   0.0583   1.0500   0.0000   0.0000     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/Y (NBUFFX2_LVT)
                                                     0.0576   1.0500            0.0918     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3920917 (net)
                               2   4.6585 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_626931618/A (NBUFFX16_LVT)
                                            0.0000   0.0576   1.0500   0.0000   0.0000     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_626931618/Y (NBUFFX16_LVT)
                                                     0.0529   1.0500            0.1069     0.8300 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3720915 (net)
                              10  19.2153 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_624731596/A (NBUFFX8_LVT)
                                            0.0000   0.0529   1.0500   0.0000   0.0000     0.8300 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_624731596/Y (NBUFFX8_LVT)
                                                     0.0884   1.0500            0.1244     0.9544 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf93 (net)
                              44  28.0916 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_/CLK (DFFARX1_HVT)
                                            0.0000   0.0884   1.0500   0.0000   0.0000     0.9544 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_/Q (DFFARX1_HVT)
                                                     0.1951   1.0500            1.3855     2.3400 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[19] (net)
                               2   1.0501 
  I_SDRAM_TOP/I_SDRAM_IF/U13020/A4 (AO22X1_LVT)
                                            0.0000   0.1951   1.0500   0.0000   0.0000     2.3400 r
  I_SDRAM_TOP/I_SDRAM_IF/U13020/Y (AO22X1_LVT)       0.0473   1.0500            0.1392     2.4792 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[19] (net)
                               1   0.7355 
  ZBUF_4_inst_53711/A (NBUFFX4_LVT)         0.0000   0.0473   1.0500   0.0000   0.0000     2.4792 r
  ZBUF_4_inst_53711/Y (NBUFFX4_LVT)                  0.0770   1.0500            0.1147     2.5939 r
  sd_DQ_out[19] (net)          1  10.0038 
  sd_DQ_out[19] (out)                       0.0000   0.0770   1.0500   0.0000   0.0000     2.5939 r
  data arrival time                                                                        2.5939

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0261                     0.0023     2.0523 f
  sdram_clk (net)              2   0.8639 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0261   0.9500   0.0000   0.0000     2.0523 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2039     2.2562 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2562 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0491   0.9500            0.1538     2.4100 f
  occ_int2/p_abuf64 (net)      4   2.5714 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/A (NBUFFX4_LVT)
                                            0.0000   0.0491   0.9500   0.0000   0.0000     2.4100 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0891     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0769     2.5760 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5760 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0413     2.6173
  clock uncertainty                                                            -0.1000     2.5173
  output external delay                                                        -0.7500     1.7673
  data required time                                                                       1.7673
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7673
  data arrival time                                                                       -2.5939
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8266

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0276 
  total derate : arrival time                                                  -0.1234 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1509 

  slack (with derating applied) (VIOLATED)                                     -0.8266 
  clock reconvergence pessimism (due to derating)                              -0.0337 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.7093 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[30]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0259                     0.0033     0.0033 r
  sdram_clk (net)              2   1.2702 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0259   1.0500   0.0000   0.0000     0.0033 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0500            0.1740     0.1773 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0500   0.0000   0.0000     0.1773 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0747   1.0500            0.1378     0.3151 r
  occ_int2/p_abuf64 (net)      4   3.9277 
  occ_int2/cts_buf_657531924/A (NBUFFX16_LVT)
                                            0.0000   0.0747   1.0500   0.0000   0.0000     0.3151 r
  occ_int2/cts_buf_657531924/Y (NBUFFX16_LVT)        0.0361   1.0500            0.0994     0.4145 r
  occ_int2/p_abuf11 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0361   1.0500   0.0000   0.0000     0.4145 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0583   1.0500            0.2169     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_1520893 (net)
                               2   1.6685 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/A (NBUFFX2_LVT)
                                            0.0000   0.0583   1.0500   0.0000   0.0000     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/Y (NBUFFX2_LVT)
                                                     0.0576   1.0500            0.0918     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3920917 (net)
                               2   4.6585 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_626931618/A (NBUFFX16_LVT)
                                            0.0000   0.0576   1.0500   0.0000   0.0000     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_626931618/Y (NBUFFX16_LVT)
                                                     0.0529   1.0500            0.1069     0.8300 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3720915 (net)
                              10  19.2153 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32822/A (NBUFFX8_LVT)
                                            0.0000   0.0529   1.0500   0.0000   0.0000     0.8300 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32822/Y (NBUFFX8_LVT)
                                                     0.0873   1.0500            0.1236     0.9537 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf98 (net)
                              43  27.5307 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_/CLK (DFFARX1_HVT)
                                            0.0000   0.0873   1.0500   0.0000   0.0000     0.9537 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_/Q (DFFARX1_HVT)
                                                     0.1951   1.0500            1.3846     2.3383 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[30] (net)
                               2   1.0501 
  I_SDRAM_TOP/I_SDRAM_IF/U13009/A4 (AO22X1_LVT)
                                            0.0000   0.1951   1.0500   0.0000   0.0000     2.3383 r
  I_SDRAM_TOP/I_SDRAM_IF/U13009/Y (AO22X1_LVT)       0.0473   1.0500            0.1392     2.4775 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[30] (net)
                               1   0.7355 
  ZBUF_4_inst_53715/A (NBUFFX4_LVT)         0.0000   0.0473   1.0500   0.0000   0.0000     2.4775 r
  ZBUF_4_inst_53715/Y (NBUFFX4_LVT)                  0.0770   1.0500            0.1147     2.5922 r
  sd_DQ_out[30] (net)          1  10.0038 
  sd_DQ_out[30] (out)                       0.0000   0.0770   1.0500   0.0000   0.0000     2.5922 r
  data arrival time                                                                        2.5922

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0261                     0.0023     2.0523 f
  sdram_clk (net)              2   0.8639 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0261   0.9500   0.0000   0.0000     2.0523 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2039     2.2562 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2562 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0491   0.9500            0.1538     2.4100 f
  occ_int2/p_abuf64 (net)      4   2.5714 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/A (NBUFFX4_LVT)
                                            0.0000   0.0491   0.9500   0.0000   0.0000     2.4100 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0891     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0769     2.5760 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5760 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0413     2.6173
  clock uncertainty                                                            -0.1000     2.5173
  output external delay                                                        -0.7500     1.7673
  data required time                                                                       1.7673
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7673
  data arrival time                                                                       -2.5922
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8249

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0276 
  total derate : arrival time                                                  -0.1233 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1508 

  slack (with derating applied) (VIOLATED)                                     -0.8249 
  clock reconvergence pessimism (due to derating)                              -0.0337 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.7077 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_17_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[17]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0259                     0.0033     0.0033 r
  sdram_clk (net)              2   1.2702 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0259   1.0500   0.0000   0.0000     0.0033 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0500            0.1740     0.1773 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0500   0.0000   0.0000     0.1773 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0747   1.0500            0.1378     0.3151 r
  occ_int2/p_abuf64 (net)      4   3.9277 
  occ_int2/cts_buf_657531924/A (NBUFFX16_LVT)
                                            0.0000   0.0747   1.0500   0.0000   0.0000     0.3151 r
  occ_int2/cts_buf_657531924/Y (NBUFFX16_LVT)        0.0361   1.0500            0.0994     0.4145 r
  occ_int2/p_abuf11 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0361   1.0500   0.0000   0.0000     0.4145 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0583   1.0500            0.2169     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_1520893 (net)
                               2   1.6685 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/A (NBUFFX2_LVT)
                                            0.0000   0.0583   1.0500   0.0000   0.0000     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/Y (NBUFFX2_LVT)
                                                     0.0576   1.0500            0.0918     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3920917 (net)
                               2   4.6585 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_626931618/A (NBUFFX16_LVT)
                                            0.0000   0.0576   1.0500   0.0000   0.0000     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_626931618/Y (NBUFFX16_LVT)
                                                     0.0529   1.0500            0.1069     0.8300 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3720915 (net)
                              10  19.2153 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32822/A (NBUFFX8_LVT)
                                            0.0000   0.0529   1.0500   0.0000   0.0000     0.8300 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32822/Y (NBUFFX8_LVT)
                                                     0.0873   1.0500            0.1236     0.9537 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf98 (net)
                              43  27.5307 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_17_/CLK (DFFARX1_HVT)
                                            0.0000   0.0873   1.0500   0.0000   0.0000     0.9537 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_17_/Q (DFFARX1_HVT)
                                                     0.1951   1.0500            1.3846     2.3383 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[17] (net)
                               2   1.0501 
  I_SDRAM_TOP/I_SDRAM_IF/U13022/A4 (AO22X1_LVT)
                                            0.0000   0.1951   1.0500   0.0000   0.0000     2.3383 r
  I_SDRAM_TOP/I_SDRAM_IF/U13022/Y (AO22X1_LVT)       0.0473   1.0500            0.1392     2.4775 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[17] (net)
                               1   0.7355 
  ZBUF_4_inst_53713/A (NBUFFX4_LVT)         0.0000   0.0473   1.0500   0.0000   0.0000     2.4775 r
  ZBUF_4_inst_53713/Y (NBUFFX4_LVT)                  0.0770   1.0500            0.1147     2.5922 r
  sd_DQ_out[17] (net)          1  10.0038 
  sd_DQ_out[17] (out)                       0.0000   0.0770   1.0500   0.0000   0.0000     2.5922 r
  data arrival time                                                                        2.5922

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0261                     0.0023     2.0523 f
  sdram_clk (net)              2   0.8639 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0261   0.9500   0.0000   0.0000     2.0523 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2039     2.2562 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2562 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0491   0.9500            0.1538     2.4100 f
  occ_int2/p_abuf64 (net)      4   2.5714 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/A (NBUFFX4_LVT)
                                            0.0000   0.0491   0.9500   0.0000   0.0000     2.4100 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0891     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0769     2.5760 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5760 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0413     2.6173
  clock uncertainty                                                            -0.1000     2.5173
  output external delay                                                        -0.7500     1.7673
  data required time                                                                       1.7673
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7673
  data arrival time                                                                       -2.5922
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8249

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0276 
  total derate : arrival time                                                  -0.1233 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1508 

  slack (with derating applied) (VIOLATED)                                     -0.8249 
  clock reconvergence pessimism (due to derating)                              -0.0337 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.7077 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_8_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[8]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0259                     0.0033     0.0033 r
  sdram_clk (net)              2   1.2702 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0259   1.0500   0.0000   0.0000     0.0033 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0500            0.1740     0.1773 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0500   0.0000   0.0000     0.1773 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0747   1.0500            0.1378     0.3151 r
  occ_int2/p_abuf64 (net)      4   3.9277 
  occ_int2/cts_buf_657531924/A (NBUFFX16_LVT)
                                            0.0000   0.0747   1.0500   0.0000   0.0000     0.3151 r
  occ_int2/cts_buf_657531924/Y (NBUFFX16_LVT)        0.0361   1.0500            0.0994     0.4145 r
  occ_int2/p_abuf11 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0361   1.0500   0.0000   0.0000     0.4145 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0583   1.0500            0.2169     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_1520893 (net)
                               2   1.6685 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/A (NBUFFX2_LVT)
                                            0.0000   0.0583   1.0500   0.0000   0.0000     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/Y (NBUFFX2_LVT)
                                                     0.0576   1.0500            0.0918     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3920917 (net)
                               2   4.6585 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32800/A (NBUFFX16_LVT)
                                            0.0000   0.0576   1.0500   0.0000   0.0000     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32800/Y (NBUFFX16_LVT)
                                                     0.0573   1.0500            0.1103     0.8334 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                              12  23.5684 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_624831597/A (NBUFFX8_LVT)
                                            0.0000   0.0573   1.0500   0.0000   0.0000     0.8334 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_624831597/Y (NBUFFX8_LVT)
                                                     0.0852   1.0500            0.1248     0.9582 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf140 (net)
                              41  26.5540 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_8_/CLK (DFFARX1_HVT)
                                            0.0000   0.0852   1.0500   0.0000   0.0000     0.9582 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_8_/Q (DFFARX1_HVT)
                                                     0.1923   1.0500            1.3802     2.3384 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[8] (net)
                               2   0.9656 
  I_SDRAM_TOP/I_SDRAM_IF/U13031/A4 (AO22X1_LVT)
                                            0.0000   0.1923   1.0500   0.0000   0.0000     2.3384 r
  I_SDRAM_TOP/I_SDRAM_IF/U13031/Y (AO22X1_LVT)       0.0474   1.0500            0.1387     2.4771 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[8] (net)
                               1   0.7355 
  ZBUF_4_inst_53705/A (NBUFFX4_LVT)         0.0000   0.0474   1.0500   0.0000   0.0000     2.4771 r
  ZBUF_4_inst_53705/Y (NBUFFX4_LVT)                  0.0770   1.0500            0.1148     2.5918 r
  sd_DQ_out[8] (net)           1  10.0038 
  sd_DQ_out[8] (out)                        0.0000   0.0770   1.0500   0.0000   0.0000     2.5918 r
  data arrival time                                                                        2.5918

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0261                     0.0023     2.0523 f
  sdram_clk (net)              2   0.8639 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0261   0.9500   0.0000   0.0000     2.0523 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2039     2.2562 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2562 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0491   0.9500            0.1538     2.4100 f
  occ_int2/p_abuf64 (net)      4   2.5714 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/A (NBUFFX4_LVT)
                                            0.0000   0.0491   0.9500   0.0000   0.0000     2.4100 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0891     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0769     2.5760 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5760 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0413     2.6173
  clock uncertainty                                                            -0.1000     2.5173
  output external delay                                                        -0.7500     1.7673
  data required time                                                                       1.7673
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7673
  data arrival time                                                                       -2.5918
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8245

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0276 
  total derate : arrival time                                                  -0.1233 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1508 

  slack (with derating applied) (VIOLATED)                                     -0.8245 
  clock reconvergence pessimism (due to derating)                              -0.0337 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.7074 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_29_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[29]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0259                     0.0033     0.0033 r
  sdram_clk (net)              2   1.2702 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0259   1.0500   0.0000   0.0000     0.0033 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0500            0.1740     0.1773 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0500   0.0000  -0.0000     0.1773 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0747   1.0500            0.1378     0.3151 r
  occ_int2/p_abuf64 (net)      4   3.9277 
  occ_int2/cts_buf_657531924/A (NBUFFX16_LVT)
                                            0.0000   0.0747   1.0500   0.0000   0.0000     0.3151 r
  occ_int2/cts_buf_657531924/Y (NBUFFX16_LVT)        0.0361   1.0500            0.0994     0.4145 r
  occ_int2/p_abuf11 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0361   1.0500   0.0000   0.0000     0.4145 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0583   1.0500            0.2169     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_1520893 (net)
                               2   1.6685 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/A (NBUFFX2_LVT)
                                            0.0000   0.0583   1.0500   0.0000   0.0000     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/Y (NBUFFX2_LVT)
                                                     0.0576   1.0500            0.0918     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3920917 (net)
                               2   4.6585 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_626931618/A (NBUFFX16_LVT)
                                            0.0000   0.0576   1.0500   0.0000   0.0000     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_626931618/Y (NBUFFX16_LVT)
                                                     0.0529   1.0500            0.1069     0.8300 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3720915 (net)
                              10  19.2153 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32823/A (NBUFFX8_LVT)
                                            0.0000   0.0529   1.0500   0.0000   0.0000     0.8300 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32823/Y (NBUFFX8_LVT)
                                                     0.0806   1.0500            0.1193     0.9493 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf60 (net)
                              38  24.3618 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_29_/CLK (DFFARX1_HVT)
                                            0.0000   0.0806   1.0500   0.0000   0.0000     0.9493 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_29_/Q (DFFARX1_HVT)
                                                     0.1924   1.0500            1.3767     2.3260 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[29] (net)
                               2   0.9656 
  I_SDRAM_TOP/I_SDRAM_IF/U13010/A4 (AO22X1_LVT)
                                            0.0000   0.1924   1.0500   0.0000   0.0000     2.3260 r
  I_SDRAM_TOP/I_SDRAM_IF/U13010/Y (AO22X1_LVT)       0.0471   1.0500            0.1387     2.4647 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[29] (net)
                               1   0.7355 
  ZBUF_4_inst_53698/A (NBUFFX4_LVT)         0.0000   0.0471   1.0500   0.0000   0.0000     2.4647 r
  ZBUF_4_inst_53698/Y (NBUFFX4_LVT)                  0.0770   1.0500            0.1146     2.5792 r
  sd_DQ_out[29] (net)          1  10.0038 
  sd_DQ_out[29] (out)                       0.0000   0.0770   1.0500   0.0000   0.0000     2.5792 r
  data arrival time                                                                        2.5792

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0261                     0.0023     2.0523 f
  sdram_clk (net)              2   0.8639 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0261   0.9500   0.0000   0.0000     2.0523 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2039     2.2562 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2562 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0491   0.9500            0.1538     2.4100 f
  occ_int2/p_abuf64 (net)      4   2.5714 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/A (NBUFFX4_LVT)
                                            0.0000   0.0491   0.9500   0.0000   0.0000     2.4100 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0891     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0769     2.5760 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5760 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0413     2.6173
  clock uncertainty                                                            -0.1000     2.5173
  output external delay                                                        -0.7500     1.7673
  data required time                                                                       1.7673
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7673
  data arrival time                                                                       -2.5792
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8119

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0276 
  total derate : arrival time                                                  -0.1227 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1502 

  slack (with derating applied) (VIOLATED)                                     -0.8119 
  clock reconvergence pessimism (due to derating)                              -0.0337 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6954 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_21_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[21]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0259                     0.0033     0.0033 r
  sdram_clk (net)              2   1.2702 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0259   1.0500   0.0000   0.0000     0.0033 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0500            0.1740     0.1773 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0500   0.0000   0.0000     0.1773 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0747   1.0500            0.1378     0.3151 r
  occ_int2/p_abuf64 (net)      4   3.9277 
  occ_int2/cts_buf_657531924/A (NBUFFX16_LVT)
                                            0.0000   0.0747   1.0500   0.0000   0.0000     0.3151 r
  occ_int2/cts_buf_657531924/Y (NBUFFX16_LVT)        0.0361   1.0500            0.0994     0.4145 r
  occ_int2/p_abuf11 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0361   1.0500   0.0000   0.0000     0.4145 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0583   1.0500            0.2169     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_1520893 (net)
                               2   1.6685 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/A (NBUFFX2_LVT)
                                            0.0000   0.0583   1.0500   0.0000   0.0000     0.6314 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_627431623/Y (NBUFFX2_LVT)
                                                     0.0576   1.0500            0.0918     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3920917 (net)
                               2   4.6585 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_626931618/A (NBUFFX16_LVT)
                                            0.0000   0.0576   1.0500   0.0000   0.0000     0.7232 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_626931618/Y (NBUFFX16_LVT)
                                                     0.0529   1.0500            0.1069     0.8300 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3720915 (net)
                              10  19.2153 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_624631595/A (NBUFFX16_LVT)
                                            0.0000   0.0529   1.0500   0.0000   0.0000     0.8300 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_624631595/Y (NBUFFX16_LVT)
                                                     0.0732   1.0500            0.1193     0.9493 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf122 (net)
                              61  39.4821 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_21_/CLK (DFFARX1_HVT)
                                            0.0000   0.0732   1.0500   0.0000   0.0000     0.9493 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_21_/Q (DFFARX1_HVT)
                                                     0.1951   1.0500            1.3740     2.3233 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[21] (net)
                               2   1.0501 
  I_SDRAM_TOP/I_SDRAM_IF/U13018/A4 (AO22X1_LVT)
                                            0.0000   0.1951   1.0500   0.0000   0.0000     2.3233 r
  I_SDRAM_TOP/I_SDRAM_IF/U13018/Y (AO22X1_LVT)       0.0474   1.0500            0.1392     2.4626 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[21] (net)
                               1   0.7355 
  ZBUF_4_inst_53706/A (NBUFFX4_LVT)         0.0000   0.0474   1.0500   0.0000   0.0000     2.4626 r
  ZBUF_4_inst_53706/Y (NBUFFX4_LVT)                  0.0770   1.0500            0.1148     2.5773 r
  sd_DQ_out[21] (net)          1  10.0038 
  sd_DQ_out[21] (out)                       0.0000   0.0770   1.0500   0.0000   0.0000     2.5773 r
  data arrival time                                                                        2.5773

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0261                     0.0023     2.0523 f
  sdram_clk (net)              2   0.8639 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0261   0.9500   0.0000   0.0000     2.0523 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2039     2.2562 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2562 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0491   0.9500            0.1538     2.4100 f
  occ_int2/p_abuf64 (net)      4   2.5714 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/A (NBUFFX4_LVT)
                                            0.0000   0.0491   0.9500   0.0000   0.0000     2.4100 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0891     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.4990 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_738332754/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0769     2.5760 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5760 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0413     2.6173
  clock uncertainty                                                            -0.1000     2.5173
  output external delay                                                        -0.7500     1.7673
  data required time                                                                       1.7673
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7673
  data arrival time                                                                       -2.5773
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8100

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0276 
  total derate : arrival time                                                  -0.1226 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1501 

  slack (with derating applied) (VIOLATED)                                     -0.8100 
  clock reconvergence pessimism (due to derating)                              -0.0337 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6936 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0500            0.2433     1.2014 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0826   1.0500   0.0000   0.0000     1.2014 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/Q (SDFFARX2_HVT)
                                                     0.2915   1.0500            1.6944     2.8958 r
  I_RISC_CORE/PSW[5] (net)    13   5.6157 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/SI (SDFFARX2_HVT)
                                            0.0000   0.2915   1.0500   0.0000   0.0000     2.8958 r
  data arrival time                                                                        2.8958

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000   0.0000     3.2261 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0755   0.9500            0.2130     3.4391 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   3.7095 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0755   0.9500   0.0000   0.0000     3.4391 r
  clock reconvergence pessimism                                                 0.1623     3.6014
  clock uncertainty                                                            -0.1000     3.5014
  library setup time                                          1.0000           -1.3928     2.1086
  data required time                                                                       2.1086
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1086
  data arrival time                                                                       -2.8958
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7872

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0546 
  total derate : arrival time                                                  -0.1377 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1923 

  slack (with derating applied) (VIOLATED)                                     -0.7872 
  clock reconvergence pessimism (due to derating)                              -0.1116 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.7065 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     0.9301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     0.9301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     0.9983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.9983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     1.0829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     1.0829 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2189   1.0500            0.6973     1.7802 f
  I_RISC_CORE/n1294 (net)      1   0.4533 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2189   1.0500   0.0000   0.0000     1.7802 f
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2110   1.0500            0.4417     2.2219 f
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.2523 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2110   1.0500   0.0000   0.0000     2.2219 f
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2794   1.0500            0.3006     2.5224 r
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.8908 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2794   1.0500   0.0000   0.0000     2.5224 r
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1439   1.0500            0.2333     2.7557 f
  I_RISC_CORE/HFSNET_9 (net)  19   8.4442 
  I_RISC_CORE/U232/A1 (AOI222X1_HVT)        0.0000   0.1439   1.0500   0.0000   0.0000     2.7557 f
  I_RISC_CORE/U232/Y (AOI222X1_HVT)                  0.1272   1.0500            1.0847     3.8405 r
  I_RISC_CORE/RegPort_C_14 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23441/A (NBUFFX4_HVT)
                                            0.0000   0.1272   1.0500   0.0000   0.0000     3.8405 r
  I_RISC_CORE/ZBUF_81_inst_23441/Y (NBUFFX4_HVT)     0.1328   1.0500            0.2964     4.1369 r
  I_RISC_CORE/ZBUF_81_72 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[14] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0500   0.0000   0.0000     4.1369 r
  data arrival time                                                                        4.1369

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1499     3.4829
  clock uncertainty                                                            -0.1000     3.3829
  library setup time                                          1.0000            0.0101     3.3929
  data required time                                                                       3.3929
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3929
  data arrival time                                                                       -4.1369
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7440

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1968 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2458 

  slack (with derating applied) (VIOLATED)                                     -0.7440 
  clock reconvergence pessimism (due to derating)                              -0.1004 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5985 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     0.9301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     0.9301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     0.9983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.9983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     1.0829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     1.0829 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2189   1.0500            0.6973     1.7802 f
  I_RISC_CORE/n1294 (net)      1   0.4533 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2189   1.0500   0.0000   0.0000     1.7802 f
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2110   1.0500            0.4417     2.2219 f
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.2523 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2110   1.0500   0.0000   0.0000     2.2219 f
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2794   1.0500            0.3006     2.5224 r
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.8908 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2794   1.0500   0.0000   0.0000     2.5224 r
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1439   1.0500            0.2333     2.7557 f
  I_RISC_CORE/HFSNET_9 (net)  19   8.4442 
  I_RISC_CORE/U232/A1 (AOI222X1_HVT)        0.0000   0.1439   1.0500   0.0000   0.0000     2.7557 f
  I_RISC_CORE/U232/Y (AOI222X1_HVT)                  0.1272   1.0500            1.0847     3.8405 r
  I_RISC_CORE/RegPort_C_14 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23441/A (NBUFFX4_HVT)
                                            0.0000   0.1272   1.0500   0.0000   0.0000     3.8405 r
  I_RISC_CORE/ZBUF_81_inst_23441/Y (NBUFFX4_HVT)     0.1328   1.0500            0.2964     4.1369 r
  I_RISC_CORE/ZBUF_81_72 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[14] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0500   0.0000   0.0000     4.1369 r
  data arrival time                                                                        4.1369

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1499     3.4829
  clock uncertainty                                                            -0.1000     3.3829
  library setup time                                          1.0000            0.0101     3.3929
  data required time                                                                       3.3929
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3929
  data arrival time                                                                       -4.1369
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7440

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1968 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2458 

  slack (with derating applied) (VIOLATED)                                     -0.7440 
  clock reconvergence pessimism (due to derating)                              -0.1004 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5985 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     0.9301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     0.9301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     0.9983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.9983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     1.0829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     1.0829 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2189   1.0500            0.6973     1.7802 f
  I_RISC_CORE/n1294 (net)      1   0.4533 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2189   1.0500   0.0000   0.0000     1.7802 f
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2110   1.0500            0.4417     2.2219 f
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.2523 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2110   1.0500   0.0000   0.0000     2.2219 f
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2794   1.0500            0.3006     2.5224 r
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.8908 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2794   1.0500   0.0000   0.0000     2.5224 r
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1439   1.0500            0.2333     2.7557 f
  I_RISC_CORE/HFSNET_9 (net)  19   8.4442 
  I_RISC_CORE/U232/A1 (AOI222X1_HVT)        0.0000   0.1439   1.0500   0.0000   0.0000     2.7557 f
  I_RISC_CORE/U232/Y (AOI222X1_HVT)                  0.1272   1.0500            1.0847     3.8405 r
  I_RISC_CORE/RegPort_C_14 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23441/A (NBUFFX4_HVT)
                                            0.0000   0.1272   1.0500   0.0000   0.0000     3.8405 r
  I_RISC_CORE/ZBUF_81_inst_23441/Y (NBUFFX4_HVT)     0.1328   1.0500            0.2964     4.1369 r
  I_RISC_CORE/ZBUF_81_72 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[14] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0500   0.0000   0.0000     4.1369 r
  data arrival time                                                                        4.1369

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1499     3.4829
  clock uncertainty                                                            -0.1000     3.3829
  library setup time                                          1.0000            0.0101     3.3929
  data required time                                                                       3.3929
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3929
  data arrival time                                                                       -4.1369
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7440

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1968 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2458 

  slack (with derating applied) (VIOLATED)                                     -0.7440 
  clock reconvergence pessimism (due to derating)                              -0.1004 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5985 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     0.9301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     0.9301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     0.9983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.9983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     1.0829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     1.0829 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2189   1.0500            0.6973     1.7802 f
  I_RISC_CORE/n1294 (net)      1   0.4533 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2189   1.0500   0.0000   0.0000     1.7802 f
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2110   1.0500            0.4417     2.2219 f
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.2523 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2110   1.0500   0.0000   0.0000     2.2219 f
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2794   1.0500            0.3006     2.5224 r
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.8908 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2794   1.0500   0.0000   0.0000     2.5224 r
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1439   1.0500            0.2333     2.7557 f
  I_RISC_CORE/HFSNET_9 (net)  19   8.4442 
  I_RISC_CORE/U232/A1 (AOI222X1_HVT)        0.0000   0.1439   1.0500   0.0000   0.0000     2.7557 f
  I_RISC_CORE/U232/Y (AOI222X1_HVT)                  0.1272   1.0500            1.0847     3.8405 r
  I_RISC_CORE/RegPort_C_14 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23441/A (NBUFFX4_HVT)
                                            0.0000   0.1272   1.0500   0.0000   0.0000     3.8405 r
  I_RISC_CORE/ZBUF_81_inst_23441/Y (NBUFFX4_HVT)     0.1328   1.0500            0.2964     4.1369 r
  I_RISC_CORE/ZBUF_81_72 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[14] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0500   0.0000   0.0000     4.1369 r
  data arrival time                                                                        4.1369

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1499     3.4829
  clock uncertainty                                                            -0.1000     3.3829
  library setup time                                          1.0000            0.0101     3.3929
  data required time                                                                       3.3929
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3929
  data arrival time                                                                       -4.1369
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7440

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1968 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2458 

  slack (with derating applied) (VIOLATED)                                     -0.7440 
  clock reconvergence pessimism (due to derating)                              -0.1004 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5985 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_/CLK (SDFFX1_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_/Q (SDFFX1_HVT)
                                                     0.1432   1.0500            1.1138     2.4099 f
  I_RISC_CORE/aps_rename_19_ (net)
                               1   0.4816 
  I_RISC_CORE/ZINV_709_inst_23728/A (INVX0_HVT)
                                            0.0000   0.1432   1.0500   0.0000   0.0000     2.4099 f
  I_RISC_CORE/ZINV_709_inst_23728/Y (INVX0_HVT)      0.1379   1.0500            0.1838     2.5937 r
  I_RISC_CORE/ZINV_709_108 (net)
                               2   1.2085 
  I_RISC_CORE/ZINV_671_inst_23726/A (INVX1_HVT)
                                            0.0000   0.1379   1.0500   0.0000   0.0000     2.5937 r
  I_RISC_CORE/ZINV_671_inst_23726/Y (INVX1_HVT)      0.1045   1.0500            0.1578     2.7515 f
  I_RISC_CORE/Xecutng_Instrn[13] (net)
                               3   1.3380 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/SI (SDFFARX1_HVT)
                                            0.0000   0.1045   1.0500   0.0000   0.0000     2.7515 f
  data arrival time                                                                        2.7515

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1173     3.4503
  clock uncertainty                                                            -0.1000     3.3503
  library setup time                                          1.0000           -1.3394     2.0109
  data required time                                                                       2.0109
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0109
  data arrival time                                                                       -2.7515
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7406

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1308 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1798 

  slack (with derating applied) (VIOLATED)                                     -0.7406 
  clock reconvergence pessimism (due to derating)                              -0.0804 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6412 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     3.3581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     3.3581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_/CLK (SDFFX1_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_/QN (SDFFX1_HVT)
                                                     0.4396   1.0500            1.0673     4.7634 r
  I_RISC_CORE/n275 (net)       1   5.2975 
  I_RISC_CORE/HFSINV_290_1726/A (INVX8_RVT)
                                            0.0000   0.4396   1.0500   0.0000   0.0000     4.7634 r
  I_RISC_CORE/HFSINV_290_1726/Y (INVX8_RVT)          0.1547   1.0500            0.1015     4.8650 f
  I_RISC_CORE/Xecutng_Instrn[17] (net)
                               8   1.9281 
  Xecutng_Instrn_17__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.1547   1.0500   0.0000   0.0000     4.8650 f
  Xecutng_Instrn_17__UPF_LS/Y (LSDNSSX4_LVT)         0.0419   1.0500            0.1836     5.0485 f
  n362 (net)                   1   0.4847 
  U308/A4 (AO22X1_RVT)                      0.0000   0.0419   1.0500   0.0000   0.0000     5.0485 f
  U308/Y (AO22X1_RVT)                                0.0835   1.0500            0.1904     5.2389 f
  n205 (net)                   1   0.7595 
  U434/A (INVX1_LVT)                        0.0000   0.0835   1.0500   0.0000   0.0000     5.2389 f
  U434/Y (INVX1_LVT)                                 0.0439   1.0500            0.0614     5.3003 r
  n606 (net)                   1   0.4035 
  U311/A2 (NAND3X1_HVT)                     0.0000   0.0439   1.0500   0.0000   0.0000     5.3003 r
  U311/Y (NAND3X1_HVT)                               0.1668   1.0500            0.7399     6.0403 f
  n677 (net)                   1   1.5798 
  I_PCI_TOP/HFSBUF_106_2/A (NBUFFX16_HVT)   0.0000   0.1668   1.0500   0.0000   0.0000     6.0403 f
  I_PCI_TOP/HFSBUF_106_2/Y (NBUFFX16_HVT)            0.1225   1.0500            0.3207     6.3610 f
  I_PCI_TOP/HFSNET_0 (net)     1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/I1[1] (SRAM2RW32x4)
                                            0.0000   0.1225   1.0500   0.0000   0.0000     6.3610 f
  data arrival time                                                                        6.3610

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cts_buf_702232371/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cts_buf_702232371/Y (NBUFFX2_LVT)
                                                     0.0335   0.9500            0.0581     5.4364 r
  I_CLOCKING/occ_int1/ctsbuf_net_14021018 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701832367/A (NBUFFX16_LVT)
                                            0.0000   0.0335   0.9500   0.0000   0.0000     5.4364 r
  I_CLOCKING/occ_int1/cts_buf_701832367/Y (NBUFFX16_LVT)
                                                     0.0354   0.9500            0.0698     5.5062 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               2   2.2748 
  I_CLOCKING/occ_int1/cts_buf_701432363/A (NBUFFX16_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     5.5062 r
  I_CLOCKING/occ_int1/cts_buf_701432363/Y (NBUFFX16_LVT)
                                                     0.0375   0.9500            0.0727     5.5789 r
  I_CLOCKING/occ_int1/ctsbuf_net_13821016 (net)
                               4   4.1255 
  I_CLOCKING/occ_int1/cts_buf_700432353/A (NBUFFX8_LVT)
                                            0.0000   0.0375   0.9500   0.0000   0.0000     5.5789 r
  I_CLOCKING/occ_int1/cts_buf_700432353/Y (NBUFFX8_LVT)
                                                     0.0366   0.9500            0.0708     5.6498 r
  I_CLOCKING/occ_int1/ctsbuf_net_13621014 (net)
                              13   3.1722 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/CE1 (SRAM2RW32x4)
                                            0.0000   0.0366   0.9500   0.0000   0.0000     5.6498 r
  clock reconvergence pessimism                                                 0.0014     5.6512
  clock uncertainty                                                            -0.1000     5.5512
  library setup time                                          1.0000            0.1078     5.6590
  data required time                                                                       5.6590
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6590
  data arrival time                                                                       -6.3610
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7020

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0446 
  total derate : arrival time                                                  -0.1884 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2330 

  slack (with derating applied) (VIOLATED)                                     -0.7020 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.4689 



  Startpoint: I_RISC_CORE/R_32
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1118   1.0500            0.3228     1.2810 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/ENCLK (net)
                               4   2.5495 
  I_RISC_CORE/R_32/CLK (SDFFARX1_HVT)       0.0000   0.1118   1.0500   0.0000   0.0000     1.2810 r
  I_RISC_CORE/R_32/Q (SDFFARX1_HVT)                  0.1896   1.0500            1.4024     2.6834 r
  I_RISC_CORE/n53 (net)        2   0.8405 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/SI (SDFFARX2_HVT)
                                            0.0000   0.1896   1.0500   0.0000   0.0000     2.6834 r
  data arrival time                                                                        2.6834

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1173     3.4503
  clock uncertainty                                                            -0.1000     3.3503
  library setup time                                          1.0000           -1.3632     1.9871
  data required time                                                                       1.9871
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9871
  data arrival time                                                                       -2.6834
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6963

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1276 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1766 

  slack (with derating applied) (VIOLATED)                                     -0.6963 
  clock reconvergence pessimism (due to derating)                              -0.0804 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6002 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     3.3301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     3.3301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     3.3983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.3983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     3.4829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     3.4829 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[9] (SRAM2RW128x16)
                                                     0.0295   1.0500            0.0876     3.5704 r
  I_RISC_CORE/I_REG_FILE_data_out_A[9] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_134/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0500   0.0000   0.0000     3.5704 r
  I_RISC_CORE/sram_fixcell_134/Y (NBUFFX4_HVT)       0.1425   1.0500            0.2315     3.8020 r
  I_RISC_CORE/sram_fixnet_134 (net)
                               1   0.8843 
  I_RISC_CORE/U185/A0 (HADDX2_HVT)          0.0000   0.1425   1.0500   0.0000   0.0000     3.8020 r
  I_RISC_CORE/U185/SO (HADDX2_HVT)                   0.3209   1.0500            1.0419     4.8439 f
  I_RISC_CORE/RESULT_DATA[9] (net)
                               2   2.4520 
  RESULT_DATA_9__UPF_LS/A (LSDNSSX8_LVT)    0.0000   0.3209   1.0500   0.0000   0.0000     4.8439 f
  RESULT_DATA_9__UPF_LS/Y (LSDNSSX8_LVT)             0.0556   1.0500            0.2550     5.0988 f
  n399 (net)                   2   0.8935 
  U397/A4 (AO22X1_RVT)                      0.0000   0.0556   1.0500   0.0000   0.0000     5.0988 f
  U397/Y (AO22X1_RVT)                                0.0798   1.0500            0.1925     5.2913 f
  n285 (net)                   1   0.4825 
  U375/A (INVX0_HVT)                        0.0000   0.0798   1.0500   0.0000   0.0000     5.2913 f
  U375/Y (INVX0_HVT)                                 0.0725   1.0500            0.1025     5.3938 r
  n592 (net)                   1   0.4035 
  U400/A2 (NAND3X1_HVT)                     0.0000   0.0725   1.0500   0.0000   0.0000     5.3938 r
  U400/Y (NAND3X1_HVT)                               0.1325   1.0500            0.7202     6.1140 f
  n656 (net)                   1   0.4542 
  U416/A (NBUFFX2_HVT)                      0.0000   0.1325   1.0500   0.0000   0.0000     6.1140 f
  U416/Y (NBUFFX2_HVT)                               0.1182   1.0500            0.2875     6.4015 f
  net_pci_wfifo_data[25] (net)
                               1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/I1[1] (SRAM2RW32x4)
                                            0.0000   0.1182   1.0500   0.0000   0.0000     6.4015 f
  data arrival time                                                                        6.4015

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cts_buf_702232371/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cts_buf_702232371/Y (NBUFFX2_LVT)
                                                     0.0335   0.9500            0.0581     5.4364 r
  I_CLOCKING/occ_int1/ctsbuf_net_14021018 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701832367/A (NBUFFX16_LVT)
                                            0.0000   0.0335   0.9500   0.0000   0.0000     5.4364 r
  I_CLOCKING/occ_int1/cts_buf_701832367/Y (NBUFFX16_LVT)
                                                     0.0354   0.9500            0.0698     5.5062 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               2   2.2748 
  I_CLOCKING/occ_int1/cts_buf_701432363/A (NBUFFX16_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     5.5062 r
  I_CLOCKING/occ_int1/cts_buf_701432363/Y (NBUFFX16_LVT)
                                                     0.0375   0.9500            0.0727     5.5789 r
  I_CLOCKING/occ_int1/ctsbuf_net_13821016 (net)
                               4   4.1255 
  I_CLOCKING/occ_int1/cts_buf_700532354/A (NBUFFX4_LVT)
                                            0.0000   0.0375   0.9500   0.0000   0.0000     5.5789 r
  I_CLOCKING/occ_int1/cts_buf_700532354/Y (NBUFFX4_LVT)
                                                     0.0351   0.9500            0.0699     5.6488 r
  I_CLOCKING/occ_int1/p_abuf29 (net)
                               1   0.4168 
  I_PCI_TOP/cto_buf_33221/A (NBUFFX2_LVT)   0.0000   0.0351   0.9500   0.0000   0.0000     5.6488 r
  I_PCI_TOP/cto_buf_33221/Y (NBUFFX2_LVT)            0.0244   0.9500            0.0512     5.7000 r
  I_PCI_TOP/cts0 (net)         1   0.0242 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1 (SRAM2RW32x4)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     5.7000 r
  clock reconvergence pessimism                                                 0.0014     5.7014
  clock uncertainty                                                            -0.1000     5.6014
  library setup time                                          1.0000            0.1040     5.7054
  data required time                                                                       5.7054
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7054
  data arrival time                                                                       -6.4015
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6960

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0472 
  total derate : arrival time                                                  -0.1904 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2376 

  slack (with derating applied) (VIOLATED)                                     -0.6960 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.4584 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     3.3301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     3.3301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     3.3983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.3983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     3.4829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     3.4829 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[10] (SRAM2RW128x16)
                                                     0.0295   1.0500            0.0876     3.5704 r
  I_RISC_CORE/I_REG_FILE_data_out_A[10] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_133/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0500   0.0000   0.0000     3.5704 r
  I_RISC_CORE/sram_fixcell_133/Y (NBUFFX4_HVT)       0.1425   1.0500            0.2315     3.8020 r
  I_RISC_CORE/sram_fixnet_133 (net)
                               1   0.8843 
  I_RISC_CORE/U198/A0 (HADDX2_HVT)          0.0000   0.1425   1.0500   0.0000   0.0000     3.8020 r
  I_RISC_CORE/U198/SO (HADDX2_HVT)                   0.3209   1.0500            1.0419     4.8439 f
  I_RISC_CORE/RESULT_DATA[10] (net)
                               2   2.4520 
  RESULT_DATA_10__UPF_LS/A (LSDNSSX8_LVT)   0.0000   0.3209   1.0500   0.0000   0.0000     4.8439 f
  RESULT_DATA_10__UPF_LS/Y (LSDNSSX8_LVT)            0.0556   1.0500            0.2550     5.0988 f
  n398 (net)                   2   0.8935 
  U475/A4 (AO22X1_RVT)                      0.0000   0.0556   1.0500   0.0000   0.0000     5.0988 f
  U475/Y (AO22X1_RVT)                                0.0798   1.0500            0.1925     5.2913 f
  n412 (net)                   1   0.4825 
  U301/A (INVX0_HVT)                        0.0000   0.0798   1.0500   0.0000   0.0000     5.2913 f
  U301/Y (INVX0_HVT)                                 0.0725   1.0500            0.1025     5.3938 r
  n579 (net)                   1   0.4035 
  U478/A2 (NAND3X1_HVT)                     0.0000   0.0725   1.0500   0.0000   0.0000     5.3938 r
  U478/Y (NAND3X1_HVT)                               0.1325   1.0500            0.7202     6.1140 f
  n654 (net)                   1   0.4542 
  U413/A (NBUFFX2_HVT)                      0.0000   0.1325   1.0500   0.0000   0.0000     6.1140 f
  U413/Y (NBUFFX2_HVT)                               0.1182   1.0500            0.2875     6.4015 f
  net_pci_wfifo_data[26] (net)
                               1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/I1[2] (SRAM2RW32x4)
                                            0.0000   0.1182   1.0500   0.0000   0.0000     6.4015 f
  data arrival time                                                                        6.4015

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cts_buf_702232371/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cts_buf_702232371/Y (NBUFFX2_LVT)
                                                     0.0335   0.9500            0.0581     5.4364 r
  I_CLOCKING/occ_int1/ctsbuf_net_14021018 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701832367/A (NBUFFX16_LVT)
                                            0.0000   0.0335   0.9500   0.0000   0.0000     5.4364 r
  I_CLOCKING/occ_int1/cts_buf_701832367/Y (NBUFFX16_LVT)
                                                     0.0354   0.9500            0.0698     5.5062 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               2   2.2748 
  I_CLOCKING/occ_int1/cts_buf_701432363/A (NBUFFX16_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     5.5062 r
  I_CLOCKING/occ_int1/cts_buf_701432363/Y (NBUFFX16_LVT)
                                                     0.0375   0.9500            0.0727     5.5789 r
  I_CLOCKING/occ_int1/ctsbuf_net_13821016 (net)
                               4   4.1255 
  I_CLOCKING/occ_int1/cts_buf_700532354/A (NBUFFX4_LVT)
                                            0.0000   0.0375   0.9500   0.0000   0.0000     5.5789 r
  I_CLOCKING/occ_int1/cts_buf_700532354/Y (NBUFFX4_LVT)
                                                     0.0351   0.9500            0.0699     5.6488 r
  I_CLOCKING/occ_int1/p_abuf29 (net)
                               1   0.4168 
  I_PCI_TOP/cto_buf_33221/A (NBUFFX2_LVT)   0.0000   0.0351   0.9500   0.0000   0.0000     5.6488 r
  I_PCI_TOP/cto_buf_33221/Y (NBUFFX2_LVT)            0.0244   0.9500            0.0512     5.7000 r
  I_PCI_TOP/cts0 (net)         1   0.0242 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1 (SRAM2RW32x4)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     5.7000 r
  clock reconvergence pessimism                                                 0.0014     5.7014
  clock uncertainty                                                            -0.1000     5.6014
  library setup time                                          1.0000            0.1040     5.7054
  data required time                                                                       5.7054
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7054
  data arrival time                                                                       -6.4015
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6960

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0472 
  total derate : arrival time                                                  -0.1904 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2376 

  slack (with derating applied) (VIOLATED)                                     -0.6960 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.4584 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     3.3301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     3.3301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     3.3983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.3983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     3.4829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     3.4829 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[11] (SRAM2RW128x16)
                                                     0.0295   1.0500            0.0876     3.5704 r
  I_RISC_CORE/I_REG_FILE_data_out_A[11] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_132/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0500   0.0000   0.0000     3.5704 r
  I_RISC_CORE/sram_fixcell_132/Y (NBUFFX4_HVT)       0.1425   1.0500            0.2315     3.8020 r
  I_RISC_CORE/sram_fixnet_132 (net)
                               1   0.8843 
  I_RISC_CORE/U196/A0 (HADDX2_HVT)          0.0000   0.1425   1.0500   0.0000   0.0000     3.8020 r
  I_RISC_CORE/U196/SO (HADDX2_HVT)                   0.3209   1.0500            1.0419     4.8439 f
  I_RISC_CORE/RESULT_DATA[11] (net)
                               2   2.4520 
  RESULT_DATA_11__UPF_LS/A (LSDNSSX8_LVT)   0.0000   0.3209   1.0500   0.0000   0.0000     4.8439 f
  RESULT_DATA_11__UPF_LS/Y (LSDNSSX8_LVT)            0.0556   1.0500            0.2550     5.0988 f
  n397 (net)                   2   0.8935 
  U314/A4 (AO22X1_RVT)                      0.0000   0.0556   1.0500   0.0000   0.0000     5.0988 f
  U314/Y (AO22X1_RVT)                                0.0798   1.0500            0.1925     5.2913 f
  n210 (net)                   1   0.4825 
  U428/A (INVX0_HVT)                        0.0000   0.0798   1.0500   0.0000   0.0000     5.2913 f
  U428/Y (INVX0_HVT)                                 0.0725   1.0500            0.1025     5.3938 r
  n605 (net)                   1   0.4035 
  U317/A2 (NAND3X1_HVT)                     0.0000   0.0725   1.0500   0.0000   0.0000     5.3938 r
  U317/Y (NAND3X1_HVT)                               0.1325   1.0500            0.7202     6.1140 f
  n655 (net)                   1   0.4542 
  U408/A (NBUFFX2_HVT)                      0.0000   0.1325   1.0500   0.0000   0.0000     6.1140 f
  U408/Y (NBUFFX2_HVT)                               0.1182   1.0500            0.2875     6.4015 f
  net_pci_wfifo_data[27] (net)
                               1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/I1[3] (SRAM2RW32x4)
                                            0.0000   0.1182   1.0500   0.0000   0.0000     6.4015 f
  data arrival time                                                                        6.4015

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cts_buf_702232371/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cts_buf_702232371/Y (NBUFFX2_LVT)
                                                     0.0335   0.9500            0.0581     5.4364 r
  I_CLOCKING/occ_int1/ctsbuf_net_14021018 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701832367/A (NBUFFX16_LVT)
                                            0.0000   0.0335   0.9500   0.0000   0.0000     5.4364 r
  I_CLOCKING/occ_int1/cts_buf_701832367/Y (NBUFFX16_LVT)
                                                     0.0354   0.9500            0.0698     5.5062 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               2   2.2748 
  I_CLOCKING/occ_int1/cts_buf_701432363/A (NBUFFX16_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     5.5062 r
  I_CLOCKING/occ_int1/cts_buf_701432363/Y (NBUFFX16_LVT)
                                                     0.0375   0.9500            0.0727     5.5789 r
  I_CLOCKING/occ_int1/ctsbuf_net_13821016 (net)
                               4   4.1255 
  I_CLOCKING/occ_int1/cts_buf_700532354/A (NBUFFX4_LVT)
                                            0.0000   0.0375   0.9500   0.0000   0.0000     5.5789 r
  I_CLOCKING/occ_int1/cts_buf_700532354/Y (NBUFFX4_LVT)
                                                     0.0351   0.9500            0.0699     5.6488 r
  I_CLOCKING/occ_int1/p_abuf29 (net)
                               1   0.4168 
  I_PCI_TOP/cto_buf_33221/A (NBUFFX2_LVT)   0.0000   0.0351   0.9500   0.0000   0.0000     5.6488 r
  I_PCI_TOP/cto_buf_33221/Y (NBUFFX2_LVT)            0.0244   0.9500            0.0512     5.7000 r
  I_PCI_TOP/cts0 (net)         1   0.0242 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1 (SRAM2RW32x4)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     5.7000 r
  clock reconvergence pessimism                                                 0.0014     5.7014
  clock uncertainty                                                            -0.1000     5.6014
  library setup time                                          1.0000            0.1040     5.7054
  data required time                                                                       5.7054
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7054
  data arrival time                                                                       -6.4015
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6960

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0472 
  total derate : arrival time                                                  -0.1904 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2376 

  slack (with derating applied) (VIOLATED)                                     -0.6960 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.4584 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     3.3301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     3.3301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     3.3983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.3983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     3.4829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     3.4829 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[8] (SRAM2RW128x16)
                                                     0.0295   1.0500            0.0876     3.5704 r
  I_RISC_CORE/I_REG_FILE_data_out_A[8] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_135/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0500   0.0000   0.0000     3.5704 r
  I_RISC_CORE/sram_fixcell_135/Y (NBUFFX4_HVT)       0.1425   1.0500            0.2315     3.8020 r
  I_RISC_CORE/sram_fixnet_135 (net)
                               1   0.8843 
  I_RISC_CORE/U194/A0 (HADDX2_HVT)          0.0000   0.1425   1.0500   0.0000   0.0000     3.8020 r
  I_RISC_CORE/U194/SO (HADDX2_HVT)                   0.2930   1.0500            1.0024     4.8044 f
  I_RISC_CORE/RESULT_DATA[8] (net)
                               2   0.9925 
  RESULT_DATA_8__UPF_LS/A (LSDNSSX4_LVT)    0.0000   0.2930   1.0500   0.0000   0.0000     4.8044 f
  RESULT_DATA_8__UPF_LS/Y (LSDNSSX4_LVT)             0.0626   1.0500            0.2847     5.0891 f
  n400 (net)                   2   0.8935 
  U388/A4 (AO22X1_RVT)                      0.0000   0.0626   1.0500   0.0000   0.0000     5.0891 f
  U388/Y (AO22X1_RVT)                                0.0798   1.0500            0.1967     5.2859 f
  n277 (net)                   1   0.4825 
  U381/A (INVX0_HVT)                        0.0000   0.0798   1.0500   0.0000   0.0000     5.2859 f
  U381/Y (INVX0_HVT)                                 0.0725   1.0500            0.1025     5.3883 r
  n593 (net)                   1   0.4035 
  U392/A2 (NAND3X1_HVT)                     0.0000   0.0725   1.0500   0.0000   0.0000     5.3883 r
  U392/Y (NAND3X1_HVT)                               0.1325   1.0500            0.7202     6.1085 f
  n657 (net)                   1   0.4542 
  U414/A (NBUFFX2_HVT)                      0.0000   0.1325   1.0500   0.0000   0.0000     6.1085 f
  U414/Y (NBUFFX2_HVT)                               0.1182   1.0500            0.2875     6.3960 f
  net_pci_wfifo_data[24] (net)
                               1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/I1[0] (SRAM2RW32x4)
                                            0.0000   0.1182   1.0500   0.0000   0.0000     6.3960 f
  data arrival time                                                                        6.3960

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cts_buf_702232371/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cts_buf_702232371/Y (NBUFFX2_LVT)
                                                     0.0335   0.9500            0.0581     5.4364 r
  I_CLOCKING/occ_int1/ctsbuf_net_14021018 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701832367/A (NBUFFX16_LVT)
                                            0.0000   0.0335   0.9500   0.0000   0.0000     5.4364 r
  I_CLOCKING/occ_int1/cts_buf_701832367/Y (NBUFFX16_LVT)
                                                     0.0354   0.9500            0.0698     5.5062 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               2   2.2748 
  I_CLOCKING/occ_int1/cts_buf_701432363/A (NBUFFX16_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     5.5062 r
  I_CLOCKING/occ_int1/cts_buf_701432363/Y (NBUFFX16_LVT)
                                                     0.0375   0.9500            0.0727     5.5789 r
  I_CLOCKING/occ_int1/ctsbuf_net_13821016 (net)
                               4   4.1255 
  I_CLOCKING/occ_int1/cts_buf_700532354/A (NBUFFX4_LVT)
                                            0.0000   0.0375   0.9500   0.0000   0.0000     5.5789 r
  I_CLOCKING/occ_int1/cts_buf_700532354/Y (NBUFFX4_LVT)
                                                     0.0351   0.9500            0.0699     5.6488 r
  I_CLOCKING/occ_int1/p_abuf29 (net)
                               1   0.4168 
  I_PCI_TOP/cto_buf_33221/A (NBUFFX2_LVT)   0.0000   0.0351   0.9500   0.0000   0.0000     5.6488 r
  I_PCI_TOP/cto_buf_33221/Y (NBUFFX2_LVT)            0.0244   0.9500            0.0512     5.7000 r
  I_PCI_TOP/cts0 (net)         1   0.0242 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1 (SRAM2RW32x4)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     5.7000 r
  clock reconvergence pessimism                                                 0.0014     5.7014
  clock uncertainty                                                            -0.1000     5.6014
  library setup time                                          1.0000            0.1040     5.7054
  data required time                                                                       5.7054
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7054
  data arrival time                                                                       -6.3960
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6906

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0472 
  total derate : arrival time                                                  -0.1901 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2373 

  slack (with derating applied) (VIOLATED)                                     -0.6906 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.4532 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0500            0.2433     1.2014 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0826   1.0500   0.0000   0.0000     1.2014 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/Q (SDFFARX2_HVT)
                                                     0.2501   1.0500            1.6508     2.8521 r
  I_RISC_CORE/n1538 (net)      7   2.9730 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/SI (SDFFARX1_HVT)
                                            0.0000   0.2501   1.0500   0.0000   0.0000     2.8521 r
  data arrival time                                                                        2.8521

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000   0.0000     3.2261 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0755   0.9500            0.2130     3.4391 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   3.7095 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0755   0.9500   0.0000   0.0000     3.4391 r
  clock reconvergence pessimism                                                 0.1623     3.6014
  clock uncertainty                                                            -0.1000     3.5014
  library setup time                                          1.0000           -1.3058     2.1956
  data required time                                                                       2.1956
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1956
  data arrival time                                                                       -2.8521
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6566

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0546 
  total derate : arrival time                                                  -0.1356 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1902 

  slack (with derating applied) (VIOLATED)                                     -0.6566 
  clock reconvergence pessimism (due to derating)                              -0.1116 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5780 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFX1_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFX1_HVT)
                                                     0.1432   1.0500            1.1138     2.4099 f
  I_RISC_CORE/n796 (net)       1   0.4816 
  I_RISC_CORE/ZINV_33_inst_54958/A (INVX0_HVT)
                                            0.0000   0.1432   1.0500   0.0000   0.0000     2.4099 f
  I_RISC_CORE/ZINV_33_inst_54958/Y (INVX0_HVT)       0.1270   1.0500            0.1783     2.5882 r
  I_RISC_CORE/ZINV_33_132 (net)
                               2   1.0514 
  I_RISC_CORE/ZINV_4_inst_54957/A (INVX0_HVT)
                                            0.0000   0.1270   1.0500   0.0000   0.0000     2.5882 r
  I_RISC_CORE/ZINV_4_inst_54957/Y (INVX0_HVT)        0.1078   1.0500            0.1570     2.7452 f
  I_RISC_CORE/ZINV_4_132 (net)
                               1   1.0981 
  I_RISC_CORE/ZBUF_1312_inst_23101/A (NBUFFX8_HVT)
                                            0.0000   0.1078   1.0500   0.0000   0.0000     2.7452 f
  I_RISC_CORE/ZBUF_1312_inst_23101/Y (NBUFFX8_HVT)   0.1214   1.0500            0.2689     3.0141 f
  I_RISC_CORE/ZBUF_1312_45 (net)
                               7   2.0099 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/SI (SDFFX2_HVT)
                                            0.0000   0.1214   1.0500   0.0000   0.0000     3.0141 f
  data arrival time                                                                        3.0141

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1982     3.4243 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.4243 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0939     3.5182 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4296 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFX2_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.5182 r
  clock reconvergence pessimism                                                 0.1779     3.6961
  clock uncertainty                                                            -0.1000     3.5961
  library setup time                                          1.0000           -1.2319     2.3642
  data required time                                                                       2.3642
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3642
  data arrival time                                                                       -3.0141
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6499

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0587 
  total derate : arrival time                                                  -0.1433 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2021 

  slack (with derating applied) (VIOLATED)                                     -0.6499 
  clock reconvergence pessimism (due to derating)                              -0.1203 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5681 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0500            0.2433     1.2014 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0826   1.0500   0.0000   0.0000     1.2014 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/Q (SDFFARX2_HVT)
                                                     0.3048   1.0500            1.7070     2.9084 r
  I_RISC_CORE/PSW[3] (net)    15   6.4698 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_0_/SI (SDFFX1_HVT)
                                            0.0000   0.3048   1.0500   0.0000   0.0000     2.9084 r
  data arrival time                                                                        2.9084

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_8220960 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_665732006/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_665732006/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2756     2.2628
  data required time                                                                       2.2628
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2628
  data arrival time                                                                       -2.9084
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6456

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1383 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1964 

  slack (with derating applied) (VIOLATED)                                     -0.6456 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5380 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0500            0.2433     1.2014 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0826   1.0500   0.0000   0.0000     1.2014 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/Q (SDFFARX1_HVT)
                                                     0.1910   1.0500            1.3822     2.5836 r
  I_RISC_CORE/n889 (net)       2   0.8846 
  I_RISC_CORE/U84/A (NBUFFX2_HVT)           0.0000   0.1910   1.0500   0.0000   0.0000     2.5836 r
  I_RISC_CORE/U84/Y (NBUFFX2_HVT)                    0.1927   1.0500            0.3814     2.9650 r
  I_RISC_CORE/PSW[10] (net)    9   3.8095 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1927   1.0500   0.0000   0.0000     2.9650 r
  data arrival time                                                                        2.9650

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_7420952 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_661731966/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_661731966/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2111     2.3273
  data required time                                                                       2.3273
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3273
  data arrival time                                                                       -2.9650
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6377

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1410 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1991 

  slack (with derating applied) (VIOLATED)                                     -0.6377 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5274 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFX1_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFX1_HVT)
                                                     0.1432   1.0500            1.1138     2.4099 f
  I_RISC_CORE/n796 (net)       1   0.4816 
  I_RISC_CORE/ZINV_33_inst_54958/A (INVX0_HVT)
                                            0.0000   0.1432   1.0500   0.0000   0.0000     2.4099 f
  I_RISC_CORE/ZINV_33_inst_54958/Y (INVX0_HVT)       0.1270   1.0500            0.1783     2.5882 r
  I_RISC_CORE/ZINV_33_132 (net)
                               2   1.0514 
  I_RISC_CORE/ZINV_4_inst_54957/A (INVX0_HVT)
                                            0.0000   0.1270   1.0500   0.0000   0.0000     2.5882 r
  I_RISC_CORE/ZINV_4_inst_54957/Y (INVX0_HVT)        0.1078   1.0500            0.1570     2.7452 f
  I_RISC_CORE/ZINV_4_132 (net)
                               1   1.0981 
  I_RISC_CORE/ZBUF_1312_inst_23101/A (NBUFFX8_HVT)
                                            0.0000   0.1078   1.0500   0.0000   0.0000     2.7452 f
  I_RISC_CORE/ZBUF_1312_inst_23101/Y (NBUFFX8_HVT)   0.1214   1.0500            0.2689     3.0141 f
  I_RISC_CORE/ZBUF_1312_45 (net)
                               7   2.0099 
  I_RISC_CORE/U220/A2 (AO22X1_HVT)          0.0000   0.1214   1.0500   0.0000   0.0000     3.0141 f
  I_RISC_CORE/U220/Y (AO22X1_HVT)                    0.1696   1.0500            0.6055     3.6197 f
  I_RISC_CORE/RegPort_C[5] (net)
                               1   0.7585 
  I_RISC_CORE/ZINV_97_inst_23657/A (INVX1_LVT)
                                            0.0000   0.1696   1.0500   0.0000   0.0000     3.6197 f
  I_RISC_CORE/ZINV_97_inst_23657/Y (INVX1_LVT)       0.0868   1.0500            0.1141     3.7338 r
  I_RISC_CORE/ZINV_97_96 (net)
                               2   1.2263 
  I_RISC_CORE/ZINV_63_inst_23655/A (IBUFFX2_HVT)
                                            0.0000   0.0868   1.0500   0.0000   0.0000     3.7338 r
  I_RISC_CORE/ZINV_63_inst_23655/Y (IBUFFX2_HVT)     0.1151   1.0500            0.3643     4.0981 f
  I_RISC_CORE/ZINV_63_96 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[5] (SRAM2RW128x16)
                                            0.0000   0.1151   1.0500   0.0000   0.0000     4.0981 f
  data arrival time                                                                        4.0981

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1173     3.4503
  clock uncertainty                                                            -0.1000     3.3503
  library setup time                                          1.0000            0.1113     3.4616
  data required time                                                                       3.4616
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4616
  data arrival time                                                                       -4.0981
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6365

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1950 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2439 

  slack (with derating applied) (VIOLATED)                                     -0.6365 
  clock reconvergence pessimism (due to derating)                              -0.0804 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.4729 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFX1_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFX1_HVT)
                                                     0.1432   1.0500            1.1138     2.4099 f
  I_RISC_CORE/n796 (net)       1   0.4816 
  I_RISC_CORE/ZINV_33_inst_54958/A (INVX0_HVT)
                                            0.0000   0.1432   1.0500   0.0000   0.0000     2.4099 f
  I_RISC_CORE/ZINV_33_inst_54958/Y (INVX0_HVT)       0.1270   1.0500            0.1783     2.5882 r
  I_RISC_CORE/ZINV_33_132 (net)
                               2   1.0514 
  I_RISC_CORE/ZINV_4_inst_54957/A (INVX0_HVT)
                                            0.0000   0.1270   1.0500   0.0000   0.0000     2.5882 r
  I_RISC_CORE/ZINV_4_inst_54957/Y (INVX0_HVT)        0.1078   1.0500            0.1570     2.7452 f
  I_RISC_CORE/ZINV_4_132 (net)
                               1   1.0981 
  I_RISC_CORE/ZBUF_1312_inst_23101/A (NBUFFX8_HVT)
                                            0.0000   0.1078   1.0500   0.0000   0.0000     2.7452 f
  I_RISC_CORE/ZBUF_1312_inst_23101/Y (NBUFFX8_HVT)   0.1214   1.0500            0.2689     3.0141 f
  I_RISC_CORE/ZBUF_1312_45 (net)
                               7   2.0099 
  I_RISC_CORE/U220/A2 (AO22X1_HVT)          0.0000   0.1214   1.0500   0.0000   0.0000     3.0141 f
  I_RISC_CORE/U220/Y (AO22X1_HVT)                    0.1696   1.0500            0.6055     3.6197 f
  I_RISC_CORE/RegPort_C[5] (net)
                               1   0.7585 
  I_RISC_CORE/ZINV_97_inst_23657/A (INVX1_LVT)
                                            0.0000   0.1696   1.0500   0.0000   0.0000     3.6197 f
  I_RISC_CORE/ZINV_97_inst_23657/Y (INVX1_LVT)       0.0868   1.0500            0.1141     3.7338 r
  I_RISC_CORE/ZINV_97_96 (net)
                               2   1.2263 
  I_RISC_CORE/ZINV_63_inst_23655/A (IBUFFX2_HVT)
                                            0.0000   0.0868   1.0500   0.0000   0.0000     3.7338 r
  I_RISC_CORE/ZINV_63_inst_23655/Y (IBUFFX2_HVT)     0.1151   1.0500            0.3643     4.0981 f
  I_RISC_CORE/ZINV_63_96 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[5] (SRAM2RW128x16)
                                            0.0000   0.1151   1.0500   0.0000   0.0000     4.0981 f
  data arrival time                                                                        4.0981

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1173     3.4503
  clock uncertainty                                                            -0.1000     3.3503
  library setup time                                          1.0000            0.1113     3.4616
  data required time                                                                       3.4616
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4616
  data arrival time                                                                       -4.0981
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6365

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1950 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2439 

  slack (with derating applied) (VIOLATED)                                     -0.6365 
  clock reconvergence pessimism (due to derating)                              -0.0804 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.4729 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFX1_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFX1_HVT)
                                                     0.1432   1.0500            1.1138     2.4099 f
  I_RISC_CORE/n796 (net)       1   0.4816 
  I_RISC_CORE/ZINV_33_inst_54958/A (INVX0_HVT)
                                            0.0000   0.1432   1.0500   0.0000   0.0000     2.4099 f
  I_RISC_CORE/ZINV_33_inst_54958/Y (INVX0_HVT)       0.1270   1.0500            0.1783     2.5882 r
  I_RISC_CORE/ZINV_33_132 (net)
                               2   1.0514 
  I_RISC_CORE/ZINV_4_inst_54957/A (INVX0_HVT)
                                            0.0000   0.1270   1.0500   0.0000   0.0000     2.5882 r
  I_RISC_CORE/ZINV_4_inst_54957/Y (INVX0_HVT)        0.1078   1.0500            0.1570     2.7452 f
  I_RISC_CORE/ZINV_4_132 (net)
                               1   1.0981 
  I_RISC_CORE/ZBUF_1312_inst_23101/A (NBUFFX8_HVT)
                                            0.0000   0.1078   1.0500   0.0000   0.0000     2.7452 f
  I_RISC_CORE/ZBUF_1312_inst_23101/Y (NBUFFX8_HVT)   0.1214   1.0500            0.2689     3.0141 f
  I_RISC_CORE/ZBUF_1312_45 (net)
                               7   2.0099 
  I_RISC_CORE/U220/A2 (AO22X1_HVT)          0.0000   0.1214   1.0500   0.0000   0.0000     3.0141 f
  I_RISC_CORE/U220/Y (AO22X1_HVT)                    0.1696   1.0500            0.6055     3.6197 f
  I_RISC_CORE/RegPort_C[5] (net)
                               1   0.7585 
  I_RISC_CORE/ZINV_97_inst_23657/A (INVX1_LVT)
                                            0.0000   0.1696   1.0500   0.0000   0.0000     3.6197 f
  I_RISC_CORE/ZINV_97_inst_23657/Y (INVX1_LVT)       0.0868   1.0500            0.1141     3.7338 r
  I_RISC_CORE/ZINV_97_96 (net)
                               2   1.2263 
  I_RISC_CORE/ZINV_63_inst_23655/A (IBUFFX2_HVT)
                                            0.0000   0.0868   1.0500   0.0000   0.0000     3.7338 r
  I_RISC_CORE/ZINV_63_inst_23655/Y (IBUFFX2_HVT)     0.1151   1.0500            0.3643     4.0981 f
  I_RISC_CORE/ZINV_63_96 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[5] (SRAM2RW128x16)
                                            0.0000   0.1151   1.0500   0.0000   0.0000     4.0981 f
  data arrival time                                                                        4.0981

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1173     3.4503
  clock uncertainty                                                            -0.1000     3.3503
  library setup time                                          1.0000            0.1113     3.4616
  data required time                                                                       3.4616
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4616
  data arrival time                                                                       -4.0981
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6365

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1950 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2439 

  slack (with derating applied) (VIOLATED)                                     -0.6365 
  clock reconvergence pessimism (due to derating)                              -0.0804 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.4729 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFX2_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/Q (SDFFX2_HVT)
                                                     0.2096   1.0500            1.3221     2.6182 f
  I_RISC_CORE/Xecutng_Instrn[6] (net)
                               3   2.9678 
  I_RISC_CORE/ZBUF_1802_inst_22760/A (NBUFFX4_HVT)
                                            0.0000   0.2096   1.0500   0.0000   0.0000     2.6182 f
  I_RISC_CORE/ZBUF_1802_inst_22760/Y (NBUFFX4_HVT)   0.1414   1.0500            0.3760     2.9942 f
  I_RISC_CORE/ZBUF_1802_22 (net)
                               6   1.6598 
  I_RISC_CORE/U219/A2 (AO22X1_HVT)          0.0000   0.1414   1.0500   0.0000   0.0000     2.9942 f
  I_RISC_CORE/U219/Y (AO22X1_HVT)                    0.1696   1.0500            0.6228     3.6170 f
  I_RISC_CORE/n806 (net)       1   0.7585 
  I_RISC_CORE/ZINV_97_inst_23648/A (INVX1_LVT)
                                            0.0000   0.1696   1.0500   0.0000   0.0000     3.6170 f
  I_RISC_CORE/ZINV_97_inst_23648/Y (INVX1_LVT)       0.0868   1.0500            0.1141     3.7312 r
  I_RISC_CORE/ZINV_97_95 (net)
                               2   1.2263 
  I_RISC_CORE/ZINV_63_inst_23646/A (IBUFFX2_HVT)
                                            0.0000   0.0868   1.0500   0.0000   0.0000     3.7312 r
  I_RISC_CORE/ZINV_63_inst_23646/Y (IBUFFX2_HVT)     0.1151   1.0500            0.3643     4.0954 f
  I_RISC_CORE/ZINV_63_95 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[6] (SRAM2RW128x16)
                                            0.0000   0.1151   1.0500   0.0000   0.0000     4.0954 f
  data arrival time                                                                        4.0954

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1173     3.4503
  clock uncertainty                                                            -0.1000     3.3503
  library setup time                                          1.0000            0.1113     3.4616
  data required time                                                                       3.4616
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4616
  data arrival time                                                                       -4.0954
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6338

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1948 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2438 

  slack (with derating applied) (VIOLATED)                                     -0.6338 
  clock reconvergence pessimism (due to derating)                              -0.0804 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.4704 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFX2_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/Q (SDFFX2_HVT)
                                                     0.2096   1.0500            1.3221     2.6182 f
  I_RISC_CORE/Xecutng_Instrn[6] (net)
                               3   2.9678 
  I_RISC_CORE/ZBUF_1802_inst_22760/A (NBUFFX4_HVT)
                                            0.0000   0.2096   1.0500   0.0000   0.0000     2.6182 f
  I_RISC_CORE/ZBUF_1802_inst_22760/Y (NBUFFX4_HVT)   0.1414   1.0500            0.3760     2.9942 f
  I_RISC_CORE/ZBUF_1802_22 (net)
                               6   1.6598 
  I_RISC_CORE/U219/A2 (AO22X1_HVT)          0.0000   0.1414   1.0500   0.0000   0.0000     2.9942 f
  I_RISC_CORE/U219/Y (AO22X1_HVT)                    0.1696   1.0500            0.6228     3.6170 f
  I_RISC_CORE/n806 (net)       1   0.7585 
  I_RISC_CORE/ZINV_97_inst_23648/A (INVX1_LVT)
                                            0.0000   0.1696   1.0500   0.0000   0.0000     3.6170 f
  I_RISC_CORE/ZINV_97_inst_23648/Y (INVX1_LVT)       0.0868   1.0500            0.1141     3.7312 r
  I_RISC_CORE/ZINV_97_95 (net)
                               2   1.2263 
  I_RISC_CORE/ZINV_63_inst_23646/A (IBUFFX2_HVT)
                                            0.0000   0.0868   1.0500   0.0000   0.0000     3.7312 r
  I_RISC_CORE/ZINV_63_inst_23646/Y (IBUFFX2_HVT)     0.1151   1.0500            0.3643     4.0954 f
  I_RISC_CORE/ZINV_63_95 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[6] (SRAM2RW128x16)
                                            0.0000   0.1151   1.0500   0.0000   0.0000     4.0954 f
  data arrival time                                                                        4.0954

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1173     3.4503
  clock uncertainty                                                            -0.1000     3.3503
  library setup time                                          1.0000            0.1113     3.4616
  data required time                                                                       3.4616
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4616
  data arrival time                                                                       -4.0954
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6338

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1948 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2438 

  slack (with derating applied) (VIOLATED)                                     -0.6338 
  clock reconvergence pessimism (due to derating)                              -0.0804 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.4704 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFX2_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/Q (SDFFX2_HVT)
                                                     0.2096   1.0500            1.3221     2.6182 f
  I_RISC_CORE/Xecutng_Instrn[6] (net)
                               3   2.9678 
  I_RISC_CORE/ZBUF_1802_inst_22760/A (NBUFFX4_HVT)
                                            0.0000   0.2096   1.0500   0.0000   0.0000     2.6182 f
  I_RISC_CORE/ZBUF_1802_inst_22760/Y (NBUFFX4_HVT)   0.1414   1.0500            0.3760     2.9942 f
  I_RISC_CORE/ZBUF_1802_22 (net)
                               6   1.6598 
  I_RISC_CORE/U219/A2 (AO22X1_HVT)          0.0000   0.1414   1.0500   0.0000   0.0000     2.9942 f
  I_RISC_CORE/U219/Y (AO22X1_HVT)                    0.1696   1.0500            0.6228     3.6170 f
  I_RISC_CORE/n806 (net)       1   0.7585 
  I_RISC_CORE/ZINV_97_inst_23648/A (INVX1_LVT)
                                            0.0000   0.1696   1.0500   0.0000   0.0000     3.6170 f
  I_RISC_CORE/ZINV_97_inst_23648/Y (INVX1_LVT)       0.0868   1.0500            0.1141     3.7312 r
  I_RISC_CORE/ZINV_97_95 (net)
                               2   1.2263 
  I_RISC_CORE/ZINV_63_inst_23646/A (IBUFFX2_HVT)
                                            0.0000   0.0868   1.0500   0.0000   0.0000     3.7312 r
  I_RISC_CORE/ZINV_63_inst_23646/Y (IBUFFX2_HVT)     0.1151   1.0500            0.3643     4.0954 f
  I_RISC_CORE/ZINV_63_95 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[6] (SRAM2RW128x16)
                                            0.0000   0.1151   1.0500   0.0000   0.0000     4.0954 f
  data arrival time                                                                        4.0954

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1173     3.4503
  clock uncertainty                                                            -0.1000     3.3503
  library setup time                                          1.0000            0.1113     3.4616
  data required time                                                                       3.4616
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4616
  data arrival time                                                                       -4.0954
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6338

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1948 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2438 

  slack (with derating applied) (VIOLATED)                                     -0.6338 
  clock reconvergence pessimism (due to derating)                              -0.0804 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.4704 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     3.3581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     3.3581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/CLK (SDFFX2_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/Q (SDFFX2_HVT)
                                                     0.1948   1.0500            1.3011     4.9972 f
  I_RISC_CORE/Xecutng_Instrn[9] (net)
                               5   1.9791 
  Xecutng_Instrn_9__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1948   1.0500   0.0000   0.0000     4.9972 f
  Xecutng_Instrn_9__UPF_LS/Y (LSDNSSX4_RVT)          0.1497   1.0500            0.3968     5.3940 f
  n370 (net)                   4   1.8563 
  U240/A2 (AO22X1_HVT)                      0.0000   0.1497   1.0500   0.0000   0.0000     5.3940 f
  U240/Y (AO22X1_HVT)                                0.1802   1.0500            0.6442     6.0382 f
  n737 (net)                   1   1.0990 
  I_SDRAM_TOP/HFSBUF_4_97/A (NBUFFX8_HVT)   0.0000   0.1802   1.0500   0.0000   0.0000     6.0382 f
  I_SDRAM_TOP/HFSBUF_4_97/Y (NBUFFX8_HVT)            0.1100   1.0500            0.3157     6.3539 f
  I_SDRAM_TOP/HFSNET_29 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[9] (SRAM2RW64x32)
                                            0.0000   0.1100   1.0500   0.0000   0.0000     6.3539 f
  data arrival time                                                                        6.3539

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cto_buf_33233/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cto_buf_33233/Y (NBUFFX2_LVT)
                                                     0.0270   0.9500            0.0532     5.4315 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   0.4178 
  I_CLOCKING/occ_int1/cto_buf_33193/A (NBUFFX2_LVT)
                                            0.0000   0.0270   0.9500   0.0000  -0.0000     5.4315 r
  I_CLOCKING/occ_int1/cto_buf_33193/Y (NBUFFX2_LVT)
                                                     0.0304   0.9500            0.0528     5.4842 r
  I_CLOCKING/occ_int1/cts1 (net)
                               1   0.9271 
  I_CLOCKING/occ_int1/cto_buf_33112/A (NBUFFX8_LVT)
                                            0.0000   0.0304   0.9500   0.0000   0.0000     5.4842 r
  I_CLOCKING/occ_int1/cto_buf_33112/Y (NBUFFX8_LVT)
                                                     0.0327   0.9500            0.0639     5.5481 r
  I_CLOCKING/occ_int1/cts0 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701332362/A (NBUFFX16_LVT)
                                            0.0000   0.0327   0.9500   0.0000   0.0000     5.5481 r
  I_CLOCKING/occ_int1/cts_buf_701332362/Y (NBUFFX16_LVT)
                                                     0.0364   0.9500            0.0703     5.6185 r
  I_CLOCKING/occ_int1/ctsbuf_net_13721015 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_700032349/A (NBUFFX8_LVT)
                                            0.0000   0.0364   0.9500   0.0000   0.0000     5.6185 r
  I_CLOCKING/occ_int1/cts_buf_700032349/Y (NBUFFX8_LVT)
                                                     0.0505   0.9500            0.0806     5.6991 r
  I_CLOCKING/occ_int1/p_abuf23 (net)
                              22   9.8971 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0505   0.9500   0.0000   0.0000     5.6991 r
  clock reconvergence pessimism                                                 0.0014     5.7005
  clock uncertainty                                                            -0.1000     5.6005
  library setup time                                          1.0000            0.1197     5.7202
  data required time                                                                       5.7202
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7202
  data arrival time                                                                       -6.3539
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6338

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0472 
  total derate : arrival time                                                  -0.1881 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2353 

  slack (with derating applied) (VIOLATED)                                     -0.6338 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3985 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     3.3581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     3.3581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_/CLK (SDFFX2_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_/Q (SDFFX2_HVT)
                                                     0.1948   1.0500            1.3011     4.9972 f
  I_RISC_CORE/Xecutng_Instrn[8] (net)
                               5   1.9791 
  Xecutng_Instrn_8__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1948   1.0500   0.0000   0.0000     4.9972 f
  Xecutng_Instrn_8__UPF_LS/Y (LSDNSSX4_RVT)          0.1485   1.0500            0.3951     5.3923 f
  n371 (net)                   4   1.6976 
  U241/A2 (AO22X1_HVT)                      0.0000   0.1485   1.0500   0.0000   0.0000     5.3923 f
  U241/Y (AO22X1_HVT)                                0.1802   1.0500            0.6432     6.0356 f
  n697 (net)                   1   1.0990 
  I_SDRAM_TOP/HFSBUF_4_109/A (NBUFFX8_HVT)
                                            0.0000   0.1802   1.0500   0.0000   0.0000     6.0356 f
  I_SDRAM_TOP/HFSBUF_4_109/Y (NBUFFX8_HVT)           0.1100   1.0500            0.3157     6.3513 f
  I_SDRAM_TOP/HFSNET_41 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[8] (SRAM2RW64x32)
                                            0.0000   0.1100   1.0500   0.0000   0.0000     6.3513 f
  data arrival time                                                                        6.3513

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cto_buf_33233/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cto_buf_33233/Y (NBUFFX2_LVT)
                                                     0.0270   0.9500            0.0532     5.4315 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   0.4178 
  I_CLOCKING/occ_int1/cto_buf_33193/A (NBUFFX2_LVT)
                                            0.0000   0.0270   0.9500   0.0000  -0.0000     5.4315 r
  I_CLOCKING/occ_int1/cto_buf_33193/Y (NBUFFX2_LVT)
                                                     0.0304   0.9500            0.0528     5.4842 r
  I_CLOCKING/occ_int1/cts1 (net)
                               1   0.9271 
  I_CLOCKING/occ_int1/cto_buf_33112/A (NBUFFX8_LVT)
                                            0.0000   0.0304   0.9500   0.0000   0.0000     5.4842 r
  I_CLOCKING/occ_int1/cto_buf_33112/Y (NBUFFX8_LVT)
                                                     0.0327   0.9500            0.0639     5.5481 r
  I_CLOCKING/occ_int1/cts0 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701332362/A (NBUFFX16_LVT)
                                            0.0000   0.0327   0.9500   0.0000   0.0000     5.5481 r
  I_CLOCKING/occ_int1/cts_buf_701332362/Y (NBUFFX16_LVT)
                                                     0.0364   0.9500            0.0703     5.6185 r
  I_CLOCKING/occ_int1/ctsbuf_net_13721015 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_700032349/A (NBUFFX8_LVT)
                                            0.0000   0.0364   0.9500   0.0000   0.0000     5.6185 r
  I_CLOCKING/occ_int1/cts_buf_700032349/Y (NBUFFX8_LVT)
                                                     0.0505   0.9500            0.0806     5.6991 r
  I_CLOCKING/occ_int1/p_abuf23 (net)
                              22   9.8971 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0505   0.9500   0.0000   0.0000     5.6991 r
  clock reconvergence pessimism                                                 0.0014     5.7005
  clock uncertainty                                                            -0.1000     5.6005
  library setup time                                          1.0000            0.1197     5.7202
  data required time                                                                       5.7202
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7202
  data arrival time                                                                       -6.3513
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6311

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0472 
  total derate : arrival time                                                  -0.1880 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2352 

  slack (with derating applied) (VIOLATED)                                     -0.6311 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3959 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     3.3581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     3.3581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX2_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/Q (SDFFX2_HVT)
                                                     0.2091   1.0500            1.3214     5.0175 f
  I_RISC_CORE/Xecutng_Instrn[22] (net)
                               6   2.9344 
  Xecutng_Instrn_22__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.2091   1.0500   0.0000   0.0000     5.0175 f
  Xecutng_Instrn_22__UPF_LS/Y (LSDNSSX4_LVT)         0.0496   1.0500            0.2236     5.2411 f
  n357 (net)                   1   0.4372 
  U463/A4 (AO22X1_HVT)                      0.0000   0.0496   1.0500   0.0000   0.0000     5.2411 f
  U463/Y (AO22X1_HVT)                                0.1673   1.0500            0.3716     5.6127 f
  n340 (net)                   1   0.6880 
  U309/A (INVX1_RVT)                        0.0000   0.1673   1.0500   0.0000   0.0000     5.6127 f
  U309/Y (INVX1_RVT)                                 0.0852   1.0500            0.1403     5.7530 r
  n581 (net)                   1   0.5503 
  U466/A2 (NAND3X0_RVT)                     0.0000   0.0852   1.0500   0.0000   0.0000     5.7530 r
  U466/Y (NAND3X0_RVT)                               0.1886   1.0500            0.1979     5.9510 f
  n674 (net)                   1   1.5798 
  I_PCI_TOP/ZBUF_146_inst_23122/A (NBUFFX16_HVT)
                                            0.0000   0.1886   1.0500   0.0000   0.0000     5.9510 f
  I_PCI_TOP/ZBUF_146_inst_23122/Y (NBUFFX16_HVT)     0.1224   1.0500            0.3385     6.2895 f
  I_PCI_TOP/ZBUF_146_49 (net)
                               1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2/I1[2] (SRAM2RW32x4)
                                            0.0000   0.1224   1.0500   0.0000   0.0000     6.2895 f
  data arrival time                                                                        6.2895

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cts_buf_702232371/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cts_buf_702232371/Y (NBUFFX2_LVT)
                                                     0.0335   0.9500            0.0581     5.4364 r
  I_CLOCKING/occ_int1/ctsbuf_net_14021018 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701832367/A (NBUFFX16_LVT)
                                            0.0000   0.0335   0.9500   0.0000   0.0000     5.4364 r
  I_CLOCKING/occ_int1/cts_buf_701832367/Y (NBUFFX16_LVT)
                                                     0.0354   0.9500            0.0698     5.5062 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               2   2.2748 
  I_CLOCKING/occ_int1/cts_buf_701432363/A (NBUFFX16_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     5.5062 r
  I_CLOCKING/occ_int1/cts_buf_701432363/Y (NBUFFX16_LVT)
                                                     0.0375   0.9500            0.0727     5.5789 r
  I_CLOCKING/occ_int1/ctsbuf_net_13821016 (net)
                               4   4.1255 
  I_CLOCKING/occ_int1/cts_buf_700432353/A (NBUFFX8_LVT)
                                            0.0000   0.0375   0.9500   0.0000   0.0000     5.5789 r
  I_CLOCKING/occ_int1/cts_buf_700432353/Y (NBUFFX8_LVT)
                                                     0.0366   0.9500            0.0708     5.6498 r
  I_CLOCKING/occ_int1/ctsbuf_net_13621014 (net)
                              13   3.1722 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2/CE1 (SRAM2RW32x4)
                                            0.0000   0.0366   0.9500   0.0000   0.0000     5.6498 r
  clock reconvergence pessimism                                                 0.0014     5.6512
  clock uncertainty                                                            -0.1000     5.5512
  library setup time                                          1.0000            0.1078     5.6590
  data required time                                                                       5.6590
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6590
  data arrival time                                                                       -6.2895
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6305

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0446 
  total derate : arrival time                                                  -0.1850 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2296 

  slack (with derating applied) (VIOLATED)                                     -0.6305 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.4008 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0500            0.2433     1.2014 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0826   1.0500   0.0000   0.0000     1.2014 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/Q (SDFFARX2_HVT)
                                                     0.2911   1.0500            1.6940     2.8954 r
  I_RISC_CORE/PSW[8] (net)    13   5.5869 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_2_/SI (SDFFX1_HVT)
                                            0.0000   0.2911   1.0500   0.0000   0.0000     2.8954 r
  data arrival time                                                                        2.8954

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_8220960 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_665732006/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_665732006/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2675     2.2708
  data required time                                                                       2.2708
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2708
  data arrival time                                                                       -2.8954
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6245

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1377 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1958 

  slack (with derating applied) (VIOLATED)                                     -0.6245 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5175 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     3.3581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     3.3581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/CLK (SDFFX2_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/QN (SDFFX2_HVT)
                                                     0.4232   1.0500            1.0687     4.7648 r
  I_RISC_CORE/n294 (net)       1   5.2975 
  I_RISC_CORE/HFSINV_224_1790/A (INVX8_RVT)
                                            0.0000   0.4232   1.0500   0.0000   0.0000     4.7648 r
  I_RISC_CORE/HFSINV_224_1790/Y (INVX8_RVT)          0.1496   1.0500            0.1000     4.8648 f
  I_RISC_CORE/Xecutng_Instrn[21] (net)
                               8   1.9178 
  Xecutng_Instrn_21__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.1496   1.0500   0.0000   0.0000     4.8648 f
  Xecutng_Instrn_21__UPF_LS/Y (LSDNSSX4_LVT)         0.0414   1.0500            0.1801     5.0449 f
  n358 (net)                   1   0.5424 
  U457/A4 (AO22X1_LVT)                      0.0000   0.0414   1.0500   0.0000   0.0000     5.0449 f
  U457/Y (AO22X1_LVT)                                0.0516   1.0500            0.0939     5.1388 f
  n335 (net)                   1   0.6268 
  U315/A (INVX1_HVT)                        0.0000   0.0516   1.0500   0.0000   0.0000     5.1388 f
  U315/Y (INVX1_HVT)                                 0.0574   1.0500            0.0722     5.2110 r
  n582 (net)                   1   0.4035 
  U460/A2 (NAND3X1_HVT)                     0.0000   0.0574   1.0500   0.0000   0.0000     5.2110 r
  U460/Y (NAND3X1_HVT)                               0.1668   1.0500            0.7485     5.9595 f
  n671 (net)                   1   1.5798 
  I_PCI_TOP/HFSBUF_57_111/A (NBUFFX16_HVT)
                                            0.0000   0.1668   1.0500   0.0000   0.0000     5.9595 f
  I_PCI_TOP/HFSBUF_57_111/Y (NBUFFX16_HVT)           0.1225   1.0500            0.3208     6.2802 f
  I_PCI_TOP/HFSNET_27 (net)    1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2/I1[1] (SRAM2RW32x4)
                                            0.0000   0.1225   1.0500   0.0000   0.0000     6.2802 f
  data arrival time                                                                        6.2802

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cts_buf_702232371/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cts_buf_702232371/Y (NBUFFX2_LVT)
                                                     0.0335   0.9500            0.0581     5.4364 r
  I_CLOCKING/occ_int1/ctsbuf_net_14021018 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701832367/A (NBUFFX16_LVT)
                                            0.0000   0.0335   0.9500   0.0000   0.0000     5.4364 r
  I_CLOCKING/occ_int1/cts_buf_701832367/Y (NBUFFX16_LVT)
                                                     0.0354   0.9500            0.0698     5.5062 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               2   2.2748 
  I_CLOCKING/occ_int1/cts_buf_701432363/A (NBUFFX16_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     5.5062 r
  I_CLOCKING/occ_int1/cts_buf_701432363/Y (NBUFFX16_LVT)
                                                     0.0375   0.9500            0.0727     5.5789 r
  I_CLOCKING/occ_int1/ctsbuf_net_13821016 (net)
                               4   4.1255 
  I_CLOCKING/occ_int1/cts_buf_700432353/A (NBUFFX8_LVT)
                                            0.0000   0.0375   0.9500   0.0000   0.0000     5.5789 r
  I_CLOCKING/occ_int1/cts_buf_700432353/Y (NBUFFX8_LVT)
                                                     0.0366   0.9500            0.0708     5.6498 r
  I_CLOCKING/occ_int1/ctsbuf_net_13621014 (net)
                              13   3.1722 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2/CE1 (SRAM2RW32x4)
                                            0.0000   0.0366   0.9500   0.0000   0.0000     5.6498 r
  clock reconvergence pessimism                                                 0.0014     5.6512
  clock uncertainty                                                            -0.1000     5.5512
  library setup time                                          1.0000            0.1078     5.6590
  data required time                                                                       5.6590
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6590
  data arrival time                                                                       -6.2802
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6212

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0446 
  total derate : arrival time                                                  -0.1846 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2292 

  slack (with derating applied) (VIOLATED)                                     -0.6212 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3920 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFX2_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFX2_HVT)
                                                     0.1925   1.0500            1.2974     2.5935 f
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               4   1.8433 
  I_RISC_CORE/ZBUF_197_inst_23135/A (NBUFFX2_HVT)
                                            0.0000   0.1925   1.0500   0.0000   0.0000     2.5935 f
  I_RISC_CORE/ZBUF_197_inst_23135/Y (NBUFFX2_HVT)    0.1515   1.0500            0.3727     2.9662 f
  I_RISC_CORE/ZBUF_197_50 (net)
                               4   1.7684 
  I_RISC_CORE/U223/A2 (AO22X1_HVT)          0.0000   0.1515   1.0500   0.0000   0.0000     2.9662 f
  I_RISC_CORE/U223/Y (AO22X1_HVT)                    0.1695   1.0500            0.6315     3.5977 f
  I_RISC_CORE/RegPort_C[2] (net)
                               1   0.7585 
  I_RISC_CORE/ZINV_97_inst_23637/A (INVX1_LVT)
                                            0.0000   0.1695   1.0500   0.0000   0.0000     3.5977 f
  I_RISC_CORE/ZINV_97_inst_23637/Y (INVX1_LVT)       0.0868   1.0500            0.1141     3.7119 r
  I_RISC_CORE/ZINV_97_93 (net)
                               2   1.2263 
  I_RISC_CORE/ZINV_63_inst_23635/A (IBUFFX2_HVT)
                                            0.0000   0.0868   1.0500   0.0000   0.0000     3.7119 r
  I_RISC_CORE/ZINV_63_inst_23635/Y (IBUFFX2_HVT)     0.1151   1.0500            0.3643     4.0762 f
  I_RISC_CORE/ZINV_63_93 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[2] (SRAM2RW128x16)
                                            0.0000   0.1151   1.0500   0.0000   0.0000     4.0762 f
  data arrival time                                                                        4.0762

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1173     3.4503
  clock uncertainty                                                            -0.1000     3.3503
  library setup time                                          1.0000            0.1113     3.4616
  data required time                                                                       3.4616
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4616
  data arrival time                                                                       -4.0762
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6145

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1939 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2429 

  slack (with derating applied) (VIOLATED)                                     -0.6145 
  clock reconvergence pessimism (due to derating)                              -0.0804 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.4521 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFX2_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFX2_HVT)
                                                     0.1925   1.0500            1.2974     2.5935 f
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               4   1.8433 
  I_RISC_CORE/ZBUF_197_inst_23135/A (NBUFFX2_HVT)
                                            0.0000   0.1925   1.0500   0.0000   0.0000     2.5935 f
  I_RISC_CORE/ZBUF_197_inst_23135/Y (NBUFFX2_HVT)    0.1515   1.0500            0.3727     2.9662 f
  I_RISC_CORE/ZBUF_197_50 (net)
                               4   1.7684 
  I_RISC_CORE/U223/A2 (AO22X1_HVT)          0.0000   0.1515   1.0500   0.0000   0.0000     2.9662 f
  I_RISC_CORE/U223/Y (AO22X1_HVT)                    0.1695   1.0500            0.6315     3.5977 f
  I_RISC_CORE/RegPort_C[2] (net)
                               1   0.7585 
  I_RISC_CORE/ZINV_97_inst_23637/A (INVX1_LVT)
                                            0.0000   0.1695   1.0500   0.0000   0.0000     3.5977 f
  I_RISC_CORE/ZINV_97_inst_23637/Y (INVX1_LVT)       0.0868   1.0500            0.1141     3.7119 r
  I_RISC_CORE/ZINV_97_93 (net)
                               2   1.2263 
  I_RISC_CORE/ZINV_63_inst_23635/A (IBUFFX2_HVT)
                                            0.0000   0.0868   1.0500   0.0000   0.0000     3.7119 r
  I_RISC_CORE/ZINV_63_inst_23635/Y (IBUFFX2_HVT)     0.1151   1.0500            0.3643     4.0762 f
  I_RISC_CORE/ZINV_63_93 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[2] (SRAM2RW128x16)
                                            0.0000   0.1151   1.0500   0.0000   0.0000     4.0762 f
  data arrival time                                                                        4.0762

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1173     3.4503
  clock uncertainty                                                            -0.1000     3.3503
  library setup time                                          1.0000            0.1113     3.4616
  data required time                                                                       3.4616
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4616
  data arrival time                                                                       -4.0762
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6145

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1939 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2429 

  slack (with derating applied) (VIOLATED)                                     -0.6145 
  clock reconvergence pessimism (due to derating)                              -0.0804 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.4521 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFX2_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFX2_HVT)
                                                     0.1925   1.0500            1.2974     2.5935 f
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               4   1.8433 
  I_RISC_CORE/ZBUF_197_inst_23135/A (NBUFFX2_HVT)
                                            0.0000   0.1925   1.0500   0.0000   0.0000     2.5935 f
  I_RISC_CORE/ZBUF_197_inst_23135/Y (NBUFFX2_HVT)    0.1515   1.0500            0.3727     2.9662 f
  I_RISC_CORE/ZBUF_197_50 (net)
                               4   1.7684 
  I_RISC_CORE/U223/A2 (AO22X1_HVT)          0.0000   0.1515   1.0500   0.0000   0.0000     2.9662 f
  I_RISC_CORE/U223/Y (AO22X1_HVT)                    0.1695   1.0500            0.6315     3.5977 f
  I_RISC_CORE/RegPort_C[2] (net)
                               1   0.7585 
  I_RISC_CORE/ZINV_97_inst_23637/A (INVX1_LVT)
                                            0.0000   0.1695   1.0500   0.0000   0.0000     3.5977 f
  I_RISC_CORE/ZINV_97_inst_23637/Y (INVX1_LVT)       0.0868   1.0500            0.1141     3.7119 r
  I_RISC_CORE/ZINV_97_93 (net)
                               2   1.2263 
  I_RISC_CORE/ZINV_63_inst_23635/A (IBUFFX2_HVT)
                                            0.0000   0.0868   1.0500   0.0000   0.0000     3.7119 r
  I_RISC_CORE/ZINV_63_inst_23635/Y (IBUFFX2_HVT)     0.1151   1.0500            0.3643     4.0762 f
  I_RISC_CORE/ZINV_63_93 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[2] (SRAM2RW128x16)
                                            0.0000   0.1151   1.0500   0.0000   0.0000     4.0762 f
  data arrival time                                                                        4.0762

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1173     3.4503
  clock uncertainty                                                            -0.1000     3.3503
  library setup time                                          1.0000            0.1113     3.4616
  data required time                                                                       3.4616
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4616
  data arrival time                                                                       -4.0762
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6145

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1939 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2429 

  slack (with derating applied) (VIOLATED)                                     -0.6145 
  clock reconvergence pessimism (due to derating)                              -0.0804 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.4521 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFX2_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFX2_HVT)
                                                     0.1925   1.0500            1.2974     2.5935 f
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               4   1.8433 
  I_RISC_CORE/ZBUF_197_inst_23135/A (NBUFFX2_HVT)
                                            0.0000   0.1925   1.0500   0.0000   0.0000     2.5935 f
  I_RISC_CORE/ZBUF_197_inst_23135/Y (NBUFFX2_HVT)    0.1515   1.0500            0.3727     2.9662 f
  I_RISC_CORE/ZBUF_197_50 (net)
                               4   1.7684 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/SI (SDFFX1_HVT)
                                            0.0000   0.1515   1.0500   0.0000   0.0000     2.9662 f
  data arrival time                                                                        2.9662

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1982     3.4243 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.4243 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0939     3.5182 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4296 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/CLK (SDFFX1_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.5182 r
  clock reconvergence pessimism                                                 0.1779     3.6961
  clock uncertainty                                                            -0.1000     3.5961
  library setup time                                          1.0000           -1.2253     2.3708
  data required time                                                                       2.3708
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3708
  data arrival time                                                                       -2.9662
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5954

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0587 
  total derate : arrival time                                                  -0.1411 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1998 

  slack (with derating applied) (VIOLATED)                                     -0.5954 
  clock reconvergence pessimism (due to derating)                              -0.1203 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5159 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     3.3581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     3.3581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFX1_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFX1_HVT)
                                                     0.1432   1.0500            1.1138     4.8099 f
  I_RISC_CORE/n796 (net)       1   0.4816 
  I_RISC_CORE/ZINV_33_inst_54958/A (INVX0_HVT)
                                            0.0000   0.1432   1.0500   0.0000   0.0000     4.8099 f
  I_RISC_CORE/ZINV_33_inst_54958/Y (INVX0_HVT)       0.1270   1.0500            0.1783     4.9882 r
  I_RISC_CORE/ZINV_33_132 (net)
                               2   1.0514 
  I_RISC_CORE/ZINV_14_inst_54956/A (INVX0_HVT)
                                            0.0000   0.1270   1.0500   0.0000   0.0000     4.9882 r
  I_RISC_CORE/ZINV_14_inst_54956/Y (INVX0_HVT)       0.1445   1.0500            0.1787     5.1670 f
  I_RISC_CORE/Xecutng_Instrn[5] (net)
                               1   1.7541 
  Xecutng_Instrn_5__UPF_LS/A (LSDNSSX8_HVT)
                                            0.0000   0.1445   1.0500   0.0000   0.0000     5.1670 f
  Xecutng_Instrn_5__UPF_LS/Y (LSDNSSX8_HVT)          0.0779   1.0500            0.2482     5.4152 f
  n374 (net)                   4   1.7694 
  U249/A2 (AO22X1_HVT)                      0.0000   0.0779   1.0500   0.0000   0.0000     5.4152 f
  U249/Y (AO22X1_HVT)                                0.1802   1.0500            0.5827     5.9979 f
  n749 (net)                   1   1.0990 
  I_SDRAM_TOP/HFSBUF_23_89/A (NBUFFX8_HVT)
                                            0.0000   0.1802   1.0500   0.0000   0.0000     5.9979 f
  I_SDRAM_TOP/HFSBUF_23_89/Y (NBUFFX8_HVT)           0.1100   1.0500            0.3158     6.3137 f
  I_SDRAM_TOP/HFSNET_21 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[5] (SRAM2RW64x32)
                                            0.0000   0.1100   1.0500   0.0000   0.0000     6.3137 f
  data arrival time                                                                        6.3137

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cto_buf_33233/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cto_buf_33233/Y (NBUFFX2_LVT)
                                                     0.0270   0.9500            0.0532     5.4315 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   0.4178 
  I_CLOCKING/occ_int1/cto_buf_33193/A (NBUFFX2_LVT)
                                            0.0000   0.0270   0.9500   0.0000  -0.0000     5.4315 r
  I_CLOCKING/occ_int1/cto_buf_33193/Y (NBUFFX2_LVT)
                                                     0.0304   0.9500            0.0528     5.4842 r
  I_CLOCKING/occ_int1/cts1 (net)
                               1   0.9271 
  I_CLOCKING/occ_int1/cto_buf_33112/A (NBUFFX8_LVT)
                                            0.0000   0.0304   0.9500   0.0000   0.0000     5.4842 r
  I_CLOCKING/occ_int1/cto_buf_33112/Y (NBUFFX8_LVT)
                                                     0.0327   0.9500            0.0639     5.5481 r
  I_CLOCKING/occ_int1/cts0 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701332362/A (NBUFFX16_LVT)
                                            0.0000   0.0327   0.9500   0.0000   0.0000     5.5481 r
  I_CLOCKING/occ_int1/cts_buf_701332362/Y (NBUFFX16_LVT)
                                                     0.0364   0.9500            0.0703     5.6185 r
  I_CLOCKING/occ_int1/ctsbuf_net_13721015 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_700032349/A (NBUFFX8_LVT)
                                            0.0000   0.0364   0.9500   0.0000   0.0000     5.6185 r
  I_CLOCKING/occ_int1/cts_buf_700032349/Y (NBUFFX8_LVT)
                                                     0.0505   0.9500            0.0806     5.6991 r
  I_CLOCKING/occ_int1/p_abuf23 (net)
                              22   9.8971 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0505   0.9500   0.0000   0.0000     5.6991 r
  clock reconvergence pessimism                                                 0.0014     5.7005
  clock uncertainty                                                            -0.1000     5.6005
  library setup time                                          1.0000            0.1197     5.7202
  data required time                                                                       5.7202
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7202
  data arrival time                                                                       -6.3137
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5935

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0472 
  total derate : arrival time                                                  -0.1862 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2334 

  slack (with derating applied) (VIOLATED)                                     -0.5935 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3601 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     3.3581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     3.3581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/CLK (SDFFX1_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/QN (SDFFX1_HVT)
                                                     0.4396   1.0500            1.0673     4.7634 r
  I_RISC_CORE/n291 (net)       1   5.2975 
  I_RISC_CORE/HFSINV_249_1791/A (INVX8_RVT)
                                            0.0000   0.4396   1.0500   0.0000   0.0000     4.7634 r
  I_RISC_CORE/HFSINV_249_1791/Y (INVX8_RVT)          0.1552   1.0500            0.1025     4.8659 f
  I_RISC_CORE/Xecutng_Instrn[20] (net)
                               8   2.0135 
  Xecutng_Instrn_20__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.1552   1.0500   0.0000   0.0000     4.8659 f
  Xecutng_Instrn_20__UPF_LS/Y (LSDNSSX4_LVT)         0.0422   1.0500            0.1842     5.0501 f
  n359 (net)                   1   0.5424 
  U451/A4 (AO22X1_LVT)                      0.0000   0.0422   1.0500   0.0000   0.0000     5.0501 f
  U451/Y (AO22X1_LVT)                                0.0524   1.0500            0.0959     5.1460 f
  n330 (net)                   1   0.7595 
  U321/A (INVX1_LVT)                        0.0000   0.0524   1.0500   0.0000   0.0000     5.1460 f
  U321/Y (INVX1_LVT)                                 0.0312   1.0500            0.0463     5.1923 r
  n583 (net)                   1   0.4035 
  U454/A2 (NAND3X1_HVT)                     0.0000   0.0312   1.0500   0.0000   0.0000     5.1923 r
  U454/Y (NAND3X1_HVT)                               0.1668   1.0500            0.7320     5.9243 f
  n669 (net)                   1   1.5798 
  I_PCI_TOP/HFSBUF_57_113/A (NBUFFX16_HVT)
                                            0.0000   0.1668   1.0500   0.0000   0.0000     5.9243 f
  I_PCI_TOP/HFSBUF_57_113/Y (NBUFFX16_HVT)           0.1225   1.0500            0.3207     6.2450 f
  I_PCI_TOP/HFSNET_29 (net)    1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2/I1[0] (SRAM2RW32x4)
                                            0.0000   0.1225   1.0500   0.0000   0.0000     6.2450 f
  data arrival time                                                                        6.2450

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cts_buf_702232371/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cts_buf_702232371/Y (NBUFFX2_LVT)
                                                     0.0335   0.9500            0.0581     5.4364 r
  I_CLOCKING/occ_int1/ctsbuf_net_14021018 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701832367/A (NBUFFX16_LVT)
                                            0.0000   0.0335   0.9500   0.0000   0.0000     5.4364 r
  I_CLOCKING/occ_int1/cts_buf_701832367/Y (NBUFFX16_LVT)
                                                     0.0354   0.9500            0.0698     5.5062 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               2   2.2748 
  I_CLOCKING/occ_int1/cts_buf_701432363/A (NBUFFX16_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     5.5062 r
  I_CLOCKING/occ_int1/cts_buf_701432363/Y (NBUFFX16_LVT)
                                                     0.0375   0.9500            0.0727     5.5789 r
  I_CLOCKING/occ_int1/ctsbuf_net_13821016 (net)
                               4   4.1255 
  I_CLOCKING/occ_int1/cts_buf_700432353/A (NBUFFX8_LVT)
                                            0.0000   0.0375   0.9500   0.0000   0.0000     5.5789 r
  I_CLOCKING/occ_int1/cts_buf_700432353/Y (NBUFFX8_LVT)
                                                     0.0366   0.9500            0.0708     5.6498 r
  I_CLOCKING/occ_int1/ctsbuf_net_13621014 (net)
                              13   3.1722 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2/CE1 (SRAM2RW32x4)
                                            0.0000   0.0366   0.9500   0.0000   0.0000     5.6498 r
  clock reconvergence pessimism                                                 0.0014     5.6512
  clock uncertainty                                                            -0.1000     5.5512
  library setup time                                          1.0000            0.1078     5.6590
  data required time                                                                       5.6590
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6590
  data arrival time                                                                       -6.2450
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5860

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0446 
  total derate : arrival time                                                  -0.1829 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2275 

  slack (with derating applied) (VIOLATED)                                     -0.5860 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3585 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     0.9301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     0.9301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     0.9983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.9983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     1.0829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     1.0829 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0500            0.8467     1.9296 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0500   0.0000   0.0000     1.9296 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0500            0.4671     2.3967 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_694_455/A (INVX8_HVT)
                                            0.0000   0.2281   1.0500   0.0000   0.0000     2.3967 r
  I_RISC_CORE/HFSINV_694_455/Y (INVX8_HVT)           0.1211   1.0500            0.1995     2.5962 f
  I_RISC_CORE/HFSNET_8 (net)  19   7.6750 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg/SI (SDFFARX1_HVT)
                                            0.0000   0.1211   1.0500   0.0000   0.0000     2.5962 f
  data arrival time                                                                        2.5962

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1499     3.4829
  clock uncertainty                                                            -0.1000     3.3829
  library setup time                                          1.0000           -1.3488     2.0340
  data required time                                                                       2.0340
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0340
  data arrival time                                                                       -2.5962
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5622

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1234 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1724 

  slack (with derating applied) (VIOLATED)                                     -0.5622 
  clock reconvergence pessimism (due to derating)                              -0.1004 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.4901 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_PSWL_Zro_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0683   1.0500            0.2311     1.1893 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   2.8552 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_0_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0683   1.0500   0.0000   0.0000     1.1893 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_0_/Q (SDFFARX2_HVT)
                                                     0.2441   1.0500            1.6326     2.8218 r
  I_RISC_CORE/I_STACK_TOP_TOS_0_ (net)
                               6   2.5982 
  I_RISC_CORE/I_DATA_PATH_PSWL_Zro_reg/SI (SDFFARX1_HVT)
                                            0.0000   0.2441   1.0500   0.0000   0.0000     2.8218 r
  data arrival time                                                                        2.8218

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0413   0.9500   0.0000   0.0000     3.2261 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1102   0.9500            0.2878     3.5139 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/ENCLK (net)
                               4   1.9051 
  I_RISC_CORE/I_DATA_PATH_PSWL_Zro_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.1102   0.9500   0.0000   0.0000     3.5139 r
  clock reconvergence pessimism                                                 0.1320     3.6459
  clock uncertainty                                                            -0.1000     3.5459
  library setup time                                          1.0000           -1.2823     2.2637
  data required time                                                                       2.2637
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2637
  data arrival time                                                                       -2.8218
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5582

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0585 
  total derate : arrival time                                                  -0.1342 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1927 

  slack (with derating applied) (VIOLATED)                                     -0.5582 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.4543 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     0.9301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     0.9301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     0.9983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.9983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     1.0829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     1.0829 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0500            0.8467     1.9296 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0500   0.0000   0.0000     1.9296 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0500            0.4671     2.3967 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0500   0.0000   0.0000     2.3967 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0500            0.3000     2.6966 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0500   0.0000   0.0000     2.6966 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0500            0.2176     2.9142 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U224/A3 (AO22X2_HVT)          0.0000   0.1265   1.0500   0.0000   0.0000     2.9142 r
  I_RISC_CORE/U224/Y (AO22X2_HVT)                    0.2888   1.0500            0.6111     3.5253 r
  I_RISC_CORE/RegPort_C[1] (net)
                               1   0.4809 
  I_RISC_CORE/ZBUF_81_inst_23576/A (NBUFFX2_HVT)
                                            0.0000   0.2888   1.0500   0.0000   0.0000     3.5253 r
  I_RISC_CORE/ZBUF_81_inst_23576/Y (NBUFFX2_HVT)     0.1206   1.0500            0.4046     3.9299 r
  I_RISC_CORE/ZBUF_81_88 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[1] (SRAM2RW128x16)
                                            0.0000   0.1206   1.0500   0.0000   0.0000     3.9299 r
  data arrival time                                                                        3.9299

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1499     3.4829
  clock uncertainty                                                            -0.1000     3.3829
  library setup time                                          1.0000            0.0148     3.3977
  data required time                                                                       3.3977
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3977
  data arrival time                                                                       -3.9299
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5323

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1870 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2359 

  slack (with derating applied) (VIOLATED)                                     -0.5323 
  clock reconvergence pessimism (due to derating)                              -0.1004 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3967 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     0.9301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     0.9301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     0.9983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.9983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     1.0829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     1.0829 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0500            0.8467     1.9296 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0500   0.0000   0.0000     1.9296 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0500            0.4671     2.3967 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0500   0.0000   0.0000     2.3967 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0500            0.3000     2.6966 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0500   0.0000   0.0000     2.6966 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0500            0.2176     2.9142 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U224/A3 (AO22X2_HVT)          0.0000   0.1265   1.0500   0.0000   0.0000     2.9142 r
  I_RISC_CORE/U224/Y (AO22X2_HVT)                    0.2888   1.0500            0.6111     3.5253 r
  I_RISC_CORE/RegPort_C[1] (net)
                               1   0.4809 
  I_RISC_CORE/ZBUF_81_inst_23576/A (NBUFFX2_HVT)
                                            0.0000   0.2888   1.0500   0.0000   0.0000     3.5253 r
  I_RISC_CORE/ZBUF_81_inst_23576/Y (NBUFFX2_HVT)     0.1206   1.0500            0.4046     3.9299 r
  I_RISC_CORE/ZBUF_81_88 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[1] (SRAM2RW128x16)
                                            0.0000   0.1206   1.0500   0.0000   0.0000     3.9299 r
  data arrival time                                                                        3.9299

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1499     3.4829
  clock uncertainty                                                            -0.1000     3.3829
  library setup time                                          1.0000            0.0148     3.3977
  data required time                                                                       3.3977
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3977
  data arrival time                                                                       -3.9299
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5323

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1870 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2359 

  slack (with derating applied) (VIOLATED)                                     -0.5323 
  clock reconvergence pessimism (due to derating)                              -0.1004 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3967 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     0.9301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     0.9301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     0.9983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.9983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     1.0829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     1.0829 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0500            0.8467     1.9296 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0500   0.0000   0.0000     1.9296 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0500            0.4671     2.3967 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0500   0.0000   0.0000     2.3967 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0500            0.3000     2.6966 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0500   0.0000   0.0000     2.6966 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0500            0.2176     2.9142 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U224/A3 (AO22X2_HVT)          0.0000   0.1265   1.0500   0.0000   0.0000     2.9142 r
  I_RISC_CORE/U224/Y (AO22X2_HVT)                    0.2888   1.0500            0.6111     3.5253 r
  I_RISC_CORE/RegPort_C[1] (net)
                               1   0.4809 
  I_RISC_CORE/ZBUF_81_inst_23576/A (NBUFFX2_HVT)
                                            0.0000   0.2888   1.0500   0.0000   0.0000     3.5253 r
  I_RISC_CORE/ZBUF_81_inst_23576/Y (NBUFFX2_HVT)     0.1206   1.0500            0.4046     3.9299 r
  I_RISC_CORE/ZBUF_81_88 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[1] (SRAM2RW128x16)
                                            0.0000   0.1206   1.0500   0.0000   0.0000     3.9299 r
  data arrival time                                                                        3.9299

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1499     3.4829
  clock uncertainty                                                            -0.1000     3.3829
  library setup time                                          1.0000            0.0148     3.3977
  data required time                                                                       3.3977
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3977
  data arrival time                                                                       -3.9299
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5323

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1870 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2359 

  slack (with derating applied) (VIOLATED)                                     -0.5323 
  clock reconvergence pessimism (due to derating)                              -0.1004 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3967 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     0.9301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     0.9301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     0.9983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.9983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     1.0829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     1.0829 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0500            0.8467     1.9296 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0500   0.0000   0.0000     1.9296 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0500            0.4671     2.3967 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0500   0.0000   0.0000     2.3967 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0500            0.3000     2.6966 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0500   0.0000   0.0000     2.6966 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0500            0.2176     2.9142 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U224/A3 (AO22X2_HVT)          0.0000   0.1265   1.0500   0.0000   0.0000     2.9142 r
  I_RISC_CORE/U224/Y (AO22X2_HVT)                    0.2888   1.0500            0.6111     3.5253 r
  I_RISC_CORE/RegPort_C[1] (net)
                               1   0.4809 
  I_RISC_CORE/ZBUF_81_inst_23576/A (NBUFFX2_HVT)
                                            0.0000   0.2888   1.0500   0.0000   0.0000     3.5253 r
  I_RISC_CORE/ZBUF_81_inst_23576/Y (NBUFFX2_HVT)     0.1206   1.0500            0.4046     3.9299 r
  I_RISC_CORE/ZBUF_81_88 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[1] (SRAM2RW128x16)
                                            0.0000   0.1206   1.0500   0.0000   0.0000     3.9299 r
  data arrival time                                                                        3.9299

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1499     3.4829
  clock uncertainty                                                            -0.1000     3.3829
  library setup time                                          1.0000            0.0148     3.3977
  data required time                                                                       3.3977
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3977
  data arrival time                                                                       -3.9299
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5323

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1870 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2359 

  slack (with derating applied) (VIOLATED)                                     -0.5323 
  clock reconvergence pessimism (due to derating)                              -0.1004 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3967 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     3.3301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     3.3301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     3.3983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.3983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     3.4829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     3.4829 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[3] (SRAM2RW128x16)
                                                     0.0284   1.0500            0.0863     3.5692 r
  I_RISC_CORE/I_REG_FILE_data_out_A[3] (net)
                               1   0.4919 
  I_RISC_CORE/sram_fixcell_140/A (NBUFFX2_HVT)
                                            0.0000   0.0284   1.0500   0.0000   0.0000     3.5692 r
  I_RISC_CORE/sram_fixcell_140/Y (NBUFFX2_HVT)       0.1351   1.0500            0.2152     3.7844 r
  I_RISC_CORE/sram_fixnet_140 (net)
                               1   0.8843 
  I_RISC_CORE/U186/A0 (HADDX2_HVT)          0.0000   0.1351   1.0500   0.0000   0.0000     3.7844 r
  I_RISC_CORE/U186/SO (HADDX2_HVT)                   0.2905   1.0500            0.9927     4.7770 f
  I_RISC_CORE/RESULT_DATA[3] (net)
                               2   0.8868 
  RESULT_DATA_3__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2905   1.0500   0.0000   0.0000     4.7770 f
  RESULT_DATA_3__UPF_LS/Y (LSDNSSX4_RVT)             0.1434   1.0500            0.4686     5.2457 f
  n405 (net)                   2   0.8935 
  U269/A2 (AO22X1_HVT)                      0.0000   0.1434   1.0500   0.0000   0.0000     5.2457 f
  U269/Y (AO22X1_HVT)                                0.1948   1.0500            0.6556     5.9013 f
  n731 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_100/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0500   0.0000   0.0000     5.9013 f
  I_SDRAM_TOP/HFSBUF_23_100/Y (NBUFFX16_HVT)         0.1224   1.0500            0.3437     6.2449 f
  I_SDRAM_TOP/HFSNET_32 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[19] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0500   0.0000   0.0000     6.2449 f
  data arrival time                                                                        6.2449

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cto_buf_33233/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cto_buf_33233/Y (NBUFFX2_LVT)
                                                     0.0270   0.9500            0.0532     5.4315 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   0.4178 
  I_CLOCKING/occ_int1/cto_buf_33193/A (NBUFFX2_LVT)
                                            0.0000   0.0270   0.9500   0.0000  -0.0000     5.4315 r
  I_CLOCKING/occ_int1/cto_buf_33193/Y (NBUFFX2_LVT)
                                                     0.0304   0.9500            0.0528     5.4842 r
  I_CLOCKING/occ_int1/cts1 (net)
                               1   0.9271 
  I_CLOCKING/occ_int1/cto_buf_33112/A (NBUFFX8_LVT)
                                            0.0000   0.0304   0.9500   0.0000   0.0000     5.4842 r
  I_CLOCKING/occ_int1/cto_buf_33112/Y (NBUFFX8_LVT)
                                                     0.0327   0.9500            0.0639     5.5481 r
  I_CLOCKING/occ_int1/cts0 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701332362/A (NBUFFX16_LVT)
                                            0.0000   0.0327   0.9500   0.0000   0.0000     5.5481 r
  I_CLOCKING/occ_int1/cts_buf_701332362/Y (NBUFFX16_LVT)
                                                     0.0364   0.9500            0.0703     5.6185 r
  I_CLOCKING/occ_int1/ctsbuf_net_13721015 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_700032349/A (NBUFFX8_LVT)
                                            0.0000   0.0364   0.9500   0.0000   0.0000     5.6185 r
  I_CLOCKING/occ_int1/cts_buf_700032349/Y (NBUFFX8_LVT)
                                                     0.0505   0.9500            0.0806     5.6991 r
  I_CLOCKING/occ_int1/p_abuf23 (net)
                              22   9.8971 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0505   0.9500   0.0000   0.0000     5.6991 r
  clock reconvergence pessimism                                                 0.0014     5.7005
  clock uncertainty                                                            -0.1000     5.6005
  library setup time                                          1.0000            0.1142     5.7147
  data required time                                                                       5.7147
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7147
  data arrival time                                                                       -6.2449
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5302

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0472 
  total derate : arrival time                                                  -0.1829 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2301 

  slack (with derating applied) (VIOLATED)                                     -0.5302 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3001 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFX2_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/Q (SDFFX2_HVT)
                                                     0.2038   1.0500            1.2498     2.5459 r
  I_RISC_CORE/Xecutng_Instrn[6] (net)
                               3   3.2457 
  I_RISC_CORE/ZBUF_1802_inst_22760/A (NBUFFX4_HVT)
                                            0.0000   0.2038   1.0500   0.0000   0.0000     2.5459 r
  I_RISC_CORE/ZBUF_1802_inst_22760/Y (NBUFFX4_HVT)   0.1505   1.0500            0.3733     2.9192 r
  I_RISC_CORE/ZBUF_1802_22 (net)
                               6   1.6612 
  I_RISC_CORE/U371/A2 (AO22X1_HVT)          0.0000   0.1505   1.0500   0.0000   0.0000     2.9192 r
  I_RISC_CORE/U371/Y (AO22X1_HVT)                    0.1994   1.0500            0.6133     3.5325 r
  I_RISC_CORE/Addr_A[6] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_23515/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0500   0.0000   0.0000     3.5325 r
  I_RISC_CORE/ZBUF_37_inst_23515/Y (NBUFFX4_HVT)     0.1328   1.0500            0.3532     3.8857 r
  I_RISC_CORE/ZBUF_37_80 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[6] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0500   0.0000   0.0000     3.8857 r
  data arrival time                                                                        3.8857

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1173     3.4503
  clock uncertainty                                                            -0.1000     3.3503
  library setup time                                          1.0000            0.0101     3.3604
  data required time                                                                       3.3604
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3604
  data arrival time                                                                       -3.8857
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5253

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1849 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2338 

  slack (with derating applied) (VIOLATED)                                     -0.5253 
  clock reconvergence pessimism (due to derating)                              -0.0804 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3719 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFX2_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/Q (SDFFX2_HVT)
                                                     0.2038   1.0500            1.2498     2.5459 r
  I_RISC_CORE/Xecutng_Instrn[6] (net)
                               3   3.2457 
  I_RISC_CORE/ZBUF_1802_inst_22760/A (NBUFFX4_HVT)
                                            0.0000   0.2038   1.0500   0.0000   0.0000     2.5459 r
  I_RISC_CORE/ZBUF_1802_inst_22760/Y (NBUFFX4_HVT)   0.1505   1.0500            0.3733     2.9192 r
  I_RISC_CORE/ZBUF_1802_22 (net)
                               6   1.6612 
  I_RISC_CORE/U371/A2 (AO22X1_HVT)          0.0000   0.1505   1.0500   0.0000   0.0000     2.9192 r
  I_RISC_CORE/U371/Y (AO22X1_HVT)                    0.1994   1.0500            0.6133     3.5325 r
  I_RISC_CORE/Addr_A[6] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_23515/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0500   0.0000   0.0000     3.5325 r
  I_RISC_CORE/ZBUF_37_inst_23515/Y (NBUFFX4_HVT)     0.1328   1.0500            0.3532     3.8857 r
  I_RISC_CORE/ZBUF_37_80 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[6] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0500   0.0000   0.0000     3.8857 r
  data arrival time                                                                        3.8857

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1173     3.4503
  clock uncertainty                                                            -0.1000     3.3503
  library setup time                                          1.0000            0.0101     3.3604
  data required time                                                                       3.3604
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3604
  data arrival time                                                                       -3.8857
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5253

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1849 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2338 

  slack (with derating applied) (VIOLATED)                                     -0.5253 
  clock reconvergence pessimism (due to derating)                              -0.0804 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3719 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     3.3301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     3.3301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     3.3983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.3983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     3.4829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     3.4829 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/O2[12] (SRAM2RW128x16)
                                                     0.0284   1.0500            0.0863     3.5692 r
  I_RISC_CORE/I_REG_FILE_data_out_C[12] (net)
                               1   0.4919 
  I_RISC_CORE/sram_fixcell_155/A (NBUFFX2_HVT)
                                            0.0000   0.0284   1.0500   0.0000   0.0000     3.5692 r
  I_RISC_CORE/sram_fixcell_155/Y (NBUFFX2_HVT)       0.1351   1.0500            0.2151     3.7843 r
  I_RISC_CORE/sram_fixnet_155 (net)
                               1   0.8823 
  I_RISC_CORE/U197/B0 (HADDX2_HVT)          0.0000   0.1351   1.0500   0.0000   0.0000     3.7843 r
  I_RISC_CORE/U197/SO (HADDX2_HVT)                   0.3169   1.0500            0.9889     4.7732 f
  I_RISC_CORE/RESULT_DATA[12] (net)
                               2   2.2096 
  RESULT_DATA_12__UPF_LS/A (LSDNSSX8_HVT)   0.0000   0.3169   1.0500   0.0000   0.0000     4.7732 f
  RESULT_DATA_12__UPF_LS/Y (LSDNSSX8_HVT)            0.0773   1.0500            0.3977     5.1709 f
  n396 (net)                   2   0.8935 
  U350/A4 (AO22X1_RVT)                      0.0000   0.0773   1.0500   0.0000   0.0000     5.1709 f
  U350/Y (AO22X1_RVT)                                0.0826   1.0500            0.2104     5.3813 f
  n240 (net)                   1   0.6880 
  U396/A (INVX1_RVT)                        0.0000   0.0826   1.0500   0.0000   0.0000     5.3813 f
  U396/Y (INVX1_RVT)                                 0.0494   1.0500            0.0829     5.4643 r
  n599 (net)                   1   0.3942 
  U353/A2 (NAND3X2_HVT)                     0.0000   0.0494   1.0500   0.0000   0.0000     5.4643 r
  U353/Y (NAND3X2_HVT)                               0.1401   1.0500            0.7105     6.1748 f
  n683 (net)                   1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8/I1[0] (SRAM2RW32x4)
                                            0.0000   0.1401   1.0500   0.0000   0.0000     6.1748 f
  data arrival time                                                                        6.1748

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cts_buf_702232371/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cts_buf_702232371/Y (NBUFFX2_LVT)
                                                     0.0335   0.9500            0.0581     5.4364 r
  I_CLOCKING/occ_int1/ctsbuf_net_14021018 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701832367/A (NBUFFX16_LVT)
                                            0.0000   0.0335   0.9500   0.0000   0.0000     5.4364 r
  I_CLOCKING/occ_int1/cts_buf_701832367/Y (NBUFFX16_LVT)
                                                     0.0354   0.9500            0.0698     5.5062 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               2   2.2748 
  I_CLOCKING/occ_int1/cts_buf_701432363/A (NBUFFX16_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     5.5062 r
  I_CLOCKING/occ_int1/cts_buf_701432363/Y (NBUFFX16_LVT)
                                                     0.0375   0.9500            0.0727     5.5789 r
  I_CLOCKING/occ_int1/ctsbuf_net_13821016 (net)
                               4   4.1255 
  I_CLOCKING/occ_int1/cts_buf_700432353/A (NBUFFX8_LVT)
                                            0.0000   0.0375   0.9500   0.0000   0.0000     5.5789 r
  I_CLOCKING/occ_int1/cts_buf_700432353/Y (NBUFFX8_LVT)
                                                     0.0366   0.9500            0.0708     5.6498 r
  I_CLOCKING/occ_int1/ctsbuf_net_13621014 (net)
                              13   3.1722 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8/CE1 (SRAM2RW32x4)
                                            0.0000   0.0366   0.9500   0.0000   0.0000     5.6498 r
  clock reconvergence pessimism                                                 0.0014     5.6512
  clock uncertainty                                                            -0.1000     5.5512
  library setup time                                          1.0000            0.1025     5.6537
  data required time                                                                       5.6537
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6537
  data arrival time                                                                       -6.1748
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5210

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0446 
  total derate : arrival time                                                  -0.1796 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2242 

  slack (with derating applied) (VIOLATED)                                     -0.5210 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2969 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFX1_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFX1_HVT)
                                                     0.1402   1.0500            1.0290     2.3251 r
  I_RISC_CORE/n796 (net)       1   0.5252 
  I_RISC_CORE/ZINV_33_inst_54958/A (INVX0_HVT)
                                            0.0000   0.1402   1.0500   0.0000   0.0000     2.3251 r
  I_RISC_CORE/ZINV_33_inst_54958/Y (INVX0_HVT)       0.1044   1.0500            0.1622     2.4873 f
  I_RISC_CORE/ZINV_33_132 (net)
                               2   0.9641 
  I_RISC_CORE/ZINV_4_inst_54957/A (INVX0_HVT)
                                            0.0000   0.1044   1.0500   0.0000   0.0000     2.4873 f
  I_RISC_CORE/ZINV_4_inst_54957/Y (INVX0_HVT)        0.1275   1.0500            0.1495     2.6368 r
  I_RISC_CORE/ZINV_4_132 (net)
                               1   1.1433 
  I_RISC_CORE/ZBUF_1312_inst_23101/A (NBUFFX8_HVT)
                                            0.0000   0.1275   1.0500   0.0000   0.0000     2.6368 r
  I_RISC_CORE/ZBUF_1312_inst_23101/Y (NBUFFX8_HVT)   0.1305   1.0500            0.2926     2.9294 r
  I_RISC_CORE/ZBUF_1312_45 (net)
                               7   2.0396 
  I_RISC_CORE/U372/A2 (AO22X1_HVT)          0.0000   0.1305   1.0500   0.0000   0.0000     2.9294 r
  I_RISC_CORE/U372/Y (AO22X1_HVT)                    0.1994   1.0500            0.5973     3.5266 r
  I_RISC_CORE/Addr_A[5] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_23535/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0500   0.0000   0.0000     3.5266 r
  I_RISC_CORE/ZBUF_37_inst_23535/Y (NBUFFX4_HVT)     0.1328   1.0500            0.3532     3.8799 r
  I_RISC_CORE/ZBUF_37_82 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[5] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0500   0.0000   0.0000     3.8799 r
  data arrival time                                                                        3.8799

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1173     3.4503
  clock uncertainty                                                            -0.1000     3.3503
  library setup time                                          1.0000            0.0101     3.3604
  data required time                                                                       3.3604
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3604
  data arrival time                                                                       -3.8799
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5195

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1846 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2336 

  slack (with derating applied) (VIOLATED)                                     -0.5195 
  clock reconvergence pessimism (due to derating)                              -0.0804 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3663 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFX1_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFX1_HVT)
                                                     0.1402   1.0500            1.0290     2.3251 r
  I_RISC_CORE/n796 (net)       1   0.5252 
  I_RISC_CORE/ZINV_33_inst_54958/A (INVX0_HVT)
                                            0.0000   0.1402   1.0500   0.0000   0.0000     2.3251 r
  I_RISC_CORE/ZINV_33_inst_54958/Y (INVX0_HVT)       0.1044   1.0500            0.1622     2.4873 f
  I_RISC_CORE/ZINV_33_132 (net)
                               2   0.9641 
  I_RISC_CORE/ZINV_4_inst_54957/A (INVX0_HVT)
                                            0.0000   0.1044   1.0500   0.0000   0.0000     2.4873 f
  I_RISC_CORE/ZINV_4_inst_54957/Y (INVX0_HVT)        0.1275   1.0500            0.1495     2.6368 r
  I_RISC_CORE/ZINV_4_132 (net)
                               1   1.1433 
  I_RISC_CORE/ZBUF_1312_inst_23101/A (NBUFFX8_HVT)
                                            0.0000   0.1275   1.0500   0.0000   0.0000     2.6368 r
  I_RISC_CORE/ZBUF_1312_inst_23101/Y (NBUFFX8_HVT)   0.1305   1.0500            0.2926     2.9294 r
  I_RISC_CORE/ZBUF_1312_45 (net)
                               7   2.0396 
  I_RISC_CORE/U372/A2 (AO22X1_HVT)          0.0000   0.1305   1.0500   0.0000   0.0000     2.9294 r
  I_RISC_CORE/U372/Y (AO22X1_HVT)                    0.1994   1.0500            0.5973     3.5266 r
  I_RISC_CORE/Addr_A[5] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_23535/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0500   0.0000   0.0000     3.5266 r
  I_RISC_CORE/ZBUF_37_inst_23535/Y (NBUFFX4_HVT)     0.1328   1.0500            0.3532     3.8799 r
  I_RISC_CORE/ZBUF_37_82 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[5] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0500   0.0000   0.0000     3.8799 r
  data arrival time                                                                        3.8799

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1173     3.4503
  clock uncertainty                                                            -0.1000     3.3503
  library setup time                                          1.0000            0.0101     3.3604
  data required time                                                                       3.3604
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3604
  data arrival time                                                                       -3.8799
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5195

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1846 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2336 

  slack (with derating applied) (VIOLATED)                                     -0.5195 
  clock reconvergence pessimism (due to derating)                              -0.0804 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3663 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0683   1.0500            0.2311     1.1893 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   2.8552 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0683   1.0500   0.0000   0.0000     1.1893 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2577   1.0500            1.4329     2.6221 r
  I_RISC_CORE/I_STACK_TOP_TOS_1_ (net)
                               7   2.9417 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_0_/SI (SDFFARX2_HVT)
                                            0.0000   0.2577   1.0500   0.0000   0.0000     2.6221 r
  data arrival time                                                                        2.6221

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000   0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0638   0.9500            0.2036     3.4297 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   2.3126 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_0_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0638   0.9500   0.0000   0.0000     3.4297 r
  clock reconvergence pessimism                                                 0.1595     3.5893
  clock uncertainty                                                            -0.1000     3.4893
  library setup time                                          1.0000           -1.3797     2.1096
  data required time                                                                       2.1096
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1096
  data arrival time                                                                       -2.6221
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5126

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0541 
  total derate : arrival time                                                  -0.1247 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1788 

  slack (with derating applied) (VIOLATED)                                     -0.5126 
  clock reconvergence pessimism (due to derating)                              -0.1105 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.4443 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0683   1.0500            0.2311     1.1893 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   2.8552 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0683   1.0500   0.0000   0.0000     1.1893 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/Q (SDFFARX1_HVT)
                                                     0.1796   1.0500            1.3586     2.5479 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_0_ (net)
                               1   0.5561 
  I_RISC_CORE/ropt_mt_inst_54967/A (NBUFFX2_RVT)
                                            0.0000   0.1796   1.0500   0.0000   0.0000     2.5479 r
  I_RISC_CORE/ropt_mt_inst_54967/Y (NBUFFX2_RVT)     0.0941   1.0500            0.2177     2.7656 r
  I_RISC_CORE/ropt_net_41826 (net)
                               7   3.1017 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/SI (SDFFARX1_HVT)
                                            0.0000   0.0941   1.0500   0.0000   0.0000     2.7656 r
  data arrival time                                                                        2.7656

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000   0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0638   0.9500            0.2036     3.4297 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   2.3126 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0638   0.9500   0.0000   0.0000     3.4297 r
  clock reconvergence pessimism                                                 0.1595     3.5893
  clock uncertainty                                                            -0.1000     3.4893
  library setup time                                          1.0000           -1.2250     2.2643
  data required time                                                                       2.2643
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2643
  data arrival time                                                                       -2.7656
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5014

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0541 
  total derate : arrival time                                                  -0.1315 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1856 

  slack (with derating applied) (VIOLATED)                                     -0.5014 
  clock reconvergence pessimism (due to derating)                              -0.1105 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.4263 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     0.9301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     0.9301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     0.9983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.9983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     1.0829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     1.0829 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2697   1.0500            1.6398     2.7227 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.2105 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/SI (SDFFX2_HVT)
                                            0.0000   0.2697   1.0500   0.0000   0.0000     2.7227 r
  data arrival time                                                                        2.7227

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1982     3.4243 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.4243 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0939     3.5182 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4296 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFX2_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.5182 r
  clock reconvergence pessimism                                                 0.1173     3.6356
  clock uncertainty                                                            -0.1000     3.5356
  library setup time                                          1.0000           -1.3035     2.2320
  data required time                                                                       2.2320
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2320
  data arrival time                                                                       -2.7227
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4907

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0587 
  total derate : arrival time                                                  -0.1295 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1882 

  slack (with derating applied) (VIOLATED)                                     -0.4907 
  clock reconvergence pessimism (due to derating)                              -0.0804 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3829 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     3.3581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     3.3581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/CLK (SDFFX1_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/Q (SDFFX1_HVT)
                                                     0.1423   1.0500            1.1125     4.8086 f
  I_RISC_CORE/n762 (net)       1   0.4533 
  I_RISC_CORE/U43/A (NBUFFX2_HVT)           0.0000   0.1423   1.0500   0.0000   0.0000     4.8086 f
  I_RISC_CORE/U43/Y (NBUFFX2_HVT)                    0.1833   1.0500            0.3574     5.1660 f
  I_RISC_CORE/Xecutng_Instrn[7] (net)
                               5   3.6680 
  Xecutng_Instrn_7__UPF_LS/A (LSDNSSX8_LVT)
                                            0.0000   0.1833   1.0500   0.0000   0.0000     5.1660 f
  Xecutng_Instrn_7__UPF_LS/Y (LSDNSSX8_LVT)          0.0384   1.0500            0.1783     5.3443 f
  n372 (net)                   4   2.1853 
  U248/A2 (AO22X1_HVT)                      0.0000   0.0384   1.0500   0.0000   0.0000     5.3443 f
  U248/Y (AO22X1_HVT)                                0.1798   1.0500            0.5495     5.8938 f
  n756 (net)                   1   1.0990 
  I_SDRAM_TOP/HFSBUF_23_77/A (NBUFFX8_HVT)
                                            0.0000   0.1798   1.0500   0.0000   0.0000     5.8938 f
  I_SDRAM_TOP/HFSBUF_23_77/Y (NBUFFX8_HVT)           0.1100   1.0500            0.3155     6.2093 f
  I_SDRAM_TOP/HFSNET_9 (net)   1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[7] (SRAM2RW64x32)
                                            0.0000   0.1100   1.0500   0.0000   0.0000     6.2093 f
  data arrival time                                                                        6.2093

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cto_buf_33233/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cto_buf_33233/Y (NBUFFX2_LVT)
                                                     0.0270   0.9500            0.0532     5.4315 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   0.4178 
  I_CLOCKING/occ_int1/cto_buf_33193/A (NBUFFX2_LVT)
                                            0.0000   0.0270   0.9500   0.0000  -0.0000     5.4315 r
  I_CLOCKING/occ_int1/cto_buf_33193/Y (NBUFFX2_LVT)
                                                     0.0304   0.9500            0.0528     5.4842 r
  I_CLOCKING/occ_int1/cts1 (net)
                               1   0.9271 
  I_CLOCKING/occ_int1/cto_buf_33112/A (NBUFFX8_LVT)
                                            0.0000   0.0304   0.9500   0.0000   0.0000     5.4842 r
  I_CLOCKING/occ_int1/cto_buf_33112/Y (NBUFFX8_LVT)
                                                     0.0327   0.9500            0.0639     5.5481 r
  I_CLOCKING/occ_int1/cts0 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701332362/A (NBUFFX16_LVT)
                                            0.0000   0.0327   0.9500   0.0000   0.0000     5.5481 r
  I_CLOCKING/occ_int1/cts_buf_701332362/Y (NBUFFX16_LVT)
                                                     0.0364   0.9500            0.0703     5.6185 r
  I_CLOCKING/occ_int1/ctsbuf_net_13721015 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_700032349/A (NBUFFX8_LVT)
                                            0.0000   0.0364   0.9500   0.0000   0.0000     5.6185 r
  I_CLOCKING/occ_int1/cts_buf_700032349/Y (NBUFFX8_LVT)
                                                     0.0505   0.9500            0.0806     5.6991 r
  I_CLOCKING/occ_int1/p_abuf23 (net)
                              22   9.8971 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0505   0.9500   0.0000   0.0000     5.6991 r
  clock reconvergence pessimism                                                 0.0014     5.7005
  clock uncertainty                                                            -0.1000     5.6005
  library setup time                                          1.0000            0.1197     5.7202
  data required time                                                                       5.7202
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7202
  data arrival time                                                                       -6.2093
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4891

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0472 
  total derate : arrival time                                                  -0.1812 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2284 

  slack (with derating applied) (VIOLATED)                                     -0.4891 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2607 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     3.3581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     3.3581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/CLK (SDFFX1_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/Q (SDFFX1_HVT)
                                                     0.1423   1.0500            1.1125     4.8086 f
  I_RISC_CORE/aps_rename_20_ (net)
                               1   0.4533 
  I_RISC_CORE/ZBUF_41_inst_23807/A (NBUFFX2_HVT)
                                            0.0000   0.1423   1.0500   0.0000   0.0000     4.8086 f
  I_RISC_CORE/ZBUF_41_inst_23807/Y (NBUFFX2_HVT)     0.1759   1.0500            0.3514     5.1600 f
  I_RISC_CORE/Xecutng_Instrn[11] (net)
                               4   3.2394 
  Xecutng_Instrn_11__UPF_LS/A (LSDNSSX8_LVT)
                                            0.0000   0.1759   1.0500   0.0000   0.0000     5.1600 f
  Xecutng_Instrn_11__UPF_LS/Y (LSDNSSX8_LVT)         0.0373   1.0500            0.1734     5.3334 f
  n368 (net)                   3   2.1637 
  U243/A2 (AO22X1_HVT)                      0.0000   0.0373   1.0500   0.0000   0.0000     5.3334 f
  U243/Y (AO22X1_HVT)                                0.1798   1.0500            0.5486     5.8820 f
  n753 (net)                   1   1.0990 
  I_SDRAM_TOP/HFSBUF_4_79/A (NBUFFX8_HVT)   0.0000   0.1798   1.0500   0.0000   0.0000     5.8820 f
  I_SDRAM_TOP/HFSBUF_4_79/Y (NBUFFX8_HVT)            0.1100   1.0500            0.3154     6.1975 f
  I_SDRAM_TOP/HFSNET_11 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[11] (SRAM2RW64x32)
                                            0.0000   0.1100   1.0500   0.0000   0.0000     6.1975 f
  data arrival time                                                                        6.1975

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cto_buf_33233/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cto_buf_33233/Y (NBUFFX2_LVT)
                                                     0.0270   0.9500            0.0532     5.4315 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   0.4178 
  I_CLOCKING/occ_int1/cto_buf_33193/A (NBUFFX2_LVT)
                                            0.0000   0.0270   0.9500   0.0000  -0.0000     5.4315 r
  I_CLOCKING/occ_int1/cto_buf_33193/Y (NBUFFX2_LVT)
                                                     0.0304   0.9500            0.0528     5.4842 r
  I_CLOCKING/occ_int1/cts1 (net)
                               1   0.9271 
  I_CLOCKING/occ_int1/cto_buf_33112/A (NBUFFX8_LVT)
                                            0.0000   0.0304   0.9500   0.0000   0.0000     5.4842 r
  I_CLOCKING/occ_int1/cto_buf_33112/Y (NBUFFX8_LVT)
                                                     0.0327   0.9500            0.0639     5.5481 r
  I_CLOCKING/occ_int1/cts0 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701332362/A (NBUFFX16_LVT)
                                            0.0000   0.0327   0.9500   0.0000   0.0000     5.5481 r
  I_CLOCKING/occ_int1/cts_buf_701332362/Y (NBUFFX16_LVT)
                                                     0.0364   0.9500            0.0703     5.6185 r
  I_CLOCKING/occ_int1/ctsbuf_net_13721015 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_700032349/A (NBUFFX8_LVT)
                                            0.0000   0.0364   0.9500   0.0000   0.0000     5.6185 r
  I_CLOCKING/occ_int1/cts_buf_700032349/Y (NBUFFX8_LVT)
                                                     0.0505   0.9500            0.0806     5.6991 r
  I_CLOCKING/occ_int1/p_abuf23 (net)
                              22   9.8971 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0505   0.9500   0.0000   0.0000     5.6991 r
  clock reconvergence pessimism                                                 0.0014     5.7005
  clock uncertainty                                                            -0.1000     5.6005
  library setup time                                          1.0000            0.1197     5.7202
  data required time                                                                       5.7202
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7202
  data arrival time                                                                       -6.1975
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4773

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0472 
  total derate : arrival time                                                  -0.1807 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2278 

  slack (with derating applied) (VIOLATED)                                     -0.4773 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2494 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     0.9301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     0.9301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     0.9983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.9983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     1.0829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_2_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     1.0829 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_2_/Q (SDFFARX2_HVT)
                                                     0.2055   1.0500            1.5540     2.6369 r
  I_RISC_CORE/n1543 (net)      1   0.3892 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_1_/SI (SDFFARX1_HVT)
                                            0.0000   0.2055   1.0500   0.0000   0.0000     2.6369 r
  data arrival time                                                                        2.6369

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000   0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0638   0.9500            0.2036     3.4297 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   2.3126 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0638   0.9500   0.0000   0.0000     3.4297 r
  clock reconvergence pessimism                                                 0.1173     3.5470
  clock uncertainty                                                            -0.1000     3.4470
  library setup time                                          1.0000           -1.2865     2.1606
  data required time                                                                       2.1606
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1606
  data arrival time                                                                       -2.6369
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4763

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0541 
  total derate : arrival time                                                  -0.1254 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1795 

  slack (with derating applied) (VIOLATED)                                     -0.4763 
  clock reconvergence pessimism (due to derating)                              -0.0804 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3773 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     3.3581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     3.3581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/CLK (SDFFX2_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/QN (SDFFX2_HVT)
                                                     0.4131   1.0500            0.9640     4.6602 f
  I_RISC_CORE/n282 (net)       1   5.2803 
  I_RISC_CORE/HFSINV_252_1793/A (INVX8_LVT)
                                            0.0000   0.4131   1.0500   0.0000   0.0000     4.6602 f
  I_RISC_CORE/HFSINV_252_1793/Y (INVX8_LVT)          0.1513   1.0500            0.1350     4.7952 r
  I_RISC_CORE/Xecutng_Instrn[18] (net)
                               8   2.0078 
  Xecutng_Instrn_18__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.1513   1.0500   0.0000   0.0000     4.7952 r
  Xecutng_Instrn_18__UPF_LS/Y (LSDNSSX4_LVT)         0.0423   1.0500            0.1009     4.8961 r
  n361 (net)                   1   0.4180 
  U283/A4 (AOI22X1_HVT)                     0.0000   0.0423   1.0500   0.0000   0.0000     4.8961 r
  U283/Y (AOI22X1_HVT)                               0.1279   1.0500            0.6080     5.5041 f
  n610 (net)                   1   0.4803 
  U329/A2 (NAND3X0_RVT)                     0.0000   0.1279   1.0500   0.0000   0.0000     5.5041 f
  U329/Y (NAND3X0_RVT)                               0.1651   1.0500            0.1874     5.6915 r
  n673 (net)                   1   1.6433 
  I_PCI_TOP/ZBUF_215_inst_23121/A (NBUFFX16_HVT)
                                            0.0000   0.1651   1.0500   0.0000   0.0000     5.6915 r
  I_PCI_TOP/ZBUF_215_inst_23121/Y (NBUFFX16_HVT)     0.1349   1.0500            0.3319     6.0234 r
  I_PCI_TOP/ZBUF_215_49 (net)
                               1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/I1[2] (SRAM2RW32x4)
                                            0.0000   0.1349   1.0500   0.0000   0.0000     6.0234 r
  data arrival time                                                                        6.0234

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cts_buf_702232371/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cts_buf_702232371/Y (NBUFFX2_LVT)
                                                     0.0335   0.9500            0.0581     5.4364 r
  I_CLOCKING/occ_int1/ctsbuf_net_14021018 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701832367/A (NBUFFX16_LVT)
                                            0.0000   0.0335   0.9500   0.0000   0.0000     5.4364 r
  I_CLOCKING/occ_int1/cts_buf_701832367/Y (NBUFFX16_LVT)
                                                     0.0354   0.9500            0.0698     5.5062 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               2   2.2748 
  I_CLOCKING/occ_int1/cts_buf_701432363/A (NBUFFX16_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     5.5062 r
  I_CLOCKING/occ_int1/cts_buf_701432363/Y (NBUFFX16_LVT)
                                                     0.0375   0.9500            0.0727     5.5789 r
  I_CLOCKING/occ_int1/ctsbuf_net_13821016 (net)
                               4   4.1255 
  I_CLOCKING/occ_int1/cts_buf_700432353/A (NBUFFX8_LVT)
                                            0.0000   0.0375   0.9500   0.0000   0.0000     5.5789 r
  I_CLOCKING/occ_int1/cts_buf_700432353/Y (NBUFFX8_LVT)
                                                     0.0366   0.9500            0.0708     5.6498 r
  I_CLOCKING/occ_int1/ctsbuf_net_13621014 (net)
                              13   3.1722 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/CE1 (SRAM2RW32x4)
                                            0.0000   0.0366   0.9500   0.0000   0.0000     5.6498 r
  clock reconvergence pessimism                                                 0.0014     5.6512
  clock uncertainty                                                            -0.1000     5.5512
  library setup time                                          1.0000            0.0093     5.5605
  data required time                                                                       5.5605
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.5605
  data arrival time                                                                       -6.0234
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4629

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0446 
  total derate : arrival time                                                  -0.1724 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2170 

  slack (with derating applied) (VIOLATED)                                     -0.4629 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2459 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     3.3301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     3.3301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     3.3983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.3983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     3.4829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     3.4829 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[14] (SRAM2RW128x16)
                                                     0.0295   1.0500            0.0876     3.5704 r
  I_RISC_CORE/I_REG_FILE_data_out_A[14] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_129/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0500   0.0000   0.0000     3.5704 r
  I_RISC_CORE/sram_fixcell_129/Y (NBUFFX4_HVT)       0.1428   1.0500            0.2317     3.8022 r
  I_RISC_CORE/sram_fixnet_129 (net)
                               1   0.9037 
  I_RISC_CORE/U193/A0 (HADDX1_HVT)          0.0000   0.1428   1.0500   0.0000   0.0000     3.8022 r
  I_RISC_CORE/U193/SO (HADDX1_HVT)                   0.2840   1.0500            0.9067     4.7089 f
  I_RISC_CORE/RESULT_DATA[14] (net)
                               2   2.2096 
  RESULT_DATA_14__UPF_LS/A (LSDNSSX8_HVT)   0.0000   0.2840   1.0500   0.0000   0.0000     4.7089 f
  RESULT_DATA_14__UPF_LS/Y (LSDNSSX8_HVT)            0.0749   1.0500            0.3684     5.0773 f
  n394 (net)                   2   0.8935 
  U320/A4 (AO22X1_RVT)                      0.0000   0.0749   1.0500   0.0000   0.0000     5.0773 f
  U320/Y (AO22X1_RVT)                                0.0798   1.0500            0.2044     5.2817 f
  n215 (net)                   1   0.4825 
  U422/A (INVX0_HVT)                        0.0000   0.0798   1.0500   0.0000   0.0000     5.2817 f
  U422/Y (INVX0_HVT)                                 0.0719   1.0500            0.1021     5.3838 r
  n604 (net)                   1   0.3942 
  U323/A2 (NAND3X2_HVT)                     0.0000   0.0719   1.0500   0.0000   0.0000     5.3838 r
  U323/Y (NAND3X2_HVT)                               0.1401   1.0500            0.7251     6.1089 f
  n682 (net)                   1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8/I1[2] (SRAM2RW32x4)
                                            0.0000   0.1401   1.0500   0.0000   0.0000     6.1089 f
  data arrival time                                                                        6.1089

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cts_buf_702232371/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cts_buf_702232371/Y (NBUFFX2_LVT)
                                                     0.0335   0.9500            0.0581     5.4364 r
  I_CLOCKING/occ_int1/ctsbuf_net_14021018 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701832367/A (NBUFFX16_LVT)
                                            0.0000   0.0335   0.9500   0.0000   0.0000     5.4364 r
  I_CLOCKING/occ_int1/cts_buf_701832367/Y (NBUFFX16_LVT)
                                                     0.0354   0.9500            0.0698     5.5062 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               2   2.2748 
  I_CLOCKING/occ_int1/cts_buf_701432363/A (NBUFFX16_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     5.5062 r
  I_CLOCKING/occ_int1/cts_buf_701432363/Y (NBUFFX16_LVT)
                                                     0.0375   0.9500            0.0727     5.5789 r
  I_CLOCKING/occ_int1/ctsbuf_net_13821016 (net)
                               4   4.1255 
  I_CLOCKING/occ_int1/cts_buf_700432353/A (NBUFFX8_LVT)
                                            0.0000   0.0375   0.9500   0.0000   0.0000     5.5789 r
  I_CLOCKING/occ_int1/cts_buf_700432353/Y (NBUFFX8_LVT)
                                                     0.0366   0.9500            0.0708     5.6498 r
  I_CLOCKING/occ_int1/ctsbuf_net_13621014 (net)
                              13   3.1722 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8/CE1 (SRAM2RW32x4)
                                            0.0000   0.0366   0.9500   0.0000   0.0000     5.6498 r
  clock reconvergence pessimism                                                 0.0014     5.6512
  clock uncertainty                                                            -0.1000     5.5512
  library setup time                                          1.0000            0.1025     5.6537
  data required time                                                                       5.6537
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6537
  data arrival time                                                                       -6.1089
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4552

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0446 
  total derate : arrival time                                                  -0.1764 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2210 

  slack (with derating applied) (VIOLATED)                                     -0.4552 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2341 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     3.3301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     3.3301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     3.3983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.3983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     3.4829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     3.4829 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[13] (SRAM2RW128x16)
                                                     0.0295   1.0500            0.0876     3.5704 r
  I_RISC_CORE/I_REG_FILE_data_out_A[13] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_130/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0500   0.0000   0.0000     3.5704 r
  I_RISC_CORE/sram_fixcell_130/Y (NBUFFX4_HVT)       0.1428   1.0500            0.2317     3.8022 r
  I_RISC_CORE/sram_fixnet_130 (net)
                               1   0.9037 
  I_RISC_CORE/U195/A0 (HADDX1_HVT)          0.0000   0.1428   1.0500   0.0000   0.0000     3.8022 r
  I_RISC_CORE/U195/SO (HADDX1_HVT)                   0.2840   1.0500            0.9067     4.7089 f
  I_RISC_CORE/RESULT_DATA[13] (net)
                               2   2.2096 
  RESULT_DATA_13__UPF_LS/A (LSDNSSX8_HVT)   0.0000   0.2840   1.0500   0.0000   0.0000     4.7089 f
  RESULT_DATA_13__UPF_LS/Y (LSDNSSX8_HVT)            0.0749   1.0500            0.3684     5.0773 f
  n395 (net)                   2   0.8935 
  U332/A4 (AO22X1_RVT)                      0.0000   0.0749   1.0500   0.0000   0.0000     5.0773 f
  U332/Y (AO22X1_RVT)                                0.0798   1.0500            0.2044     5.2817 f
  n225 (net)                   1   0.4825 
  U410/A (INVX0_HVT)                        0.0000   0.0798   1.0500   0.0000   0.0000     5.2817 f
  U410/Y (INVX0_HVT)                                 0.0719   1.0500            0.1021     5.3838 r
  n602 (net)                   1   0.3942 
  U335/A2 (NAND3X2_HVT)                     0.0000   0.0719   1.0500   0.0000   0.0000     5.3838 r
  U335/Y (NAND3X2_HVT)                               0.1401   1.0500            0.7251     6.1089 f
  n685 (net)                   1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8/I1[1] (SRAM2RW32x4)
                                            0.0000   0.1401   1.0500   0.0000   0.0000     6.1089 f
  data arrival time                                                                        6.1089

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cts_buf_702232371/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cts_buf_702232371/Y (NBUFFX2_LVT)
                                                     0.0335   0.9500            0.0581     5.4364 r
  I_CLOCKING/occ_int1/ctsbuf_net_14021018 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701832367/A (NBUFFX16_LVT)
                                            0.0000   0.0335   0.9500   0.0000   0.0000     5.4364 r
  I_CLOCKING/occ_int1/cts_buf_701832367/Y (NBUFFX16_LVT)
                                                     0.0354   0.9500            0.0698     5.5062 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               2   2.2748 
  I_CLOCKING/occ_int1/cts_buf_701432363/A (NBUFFX16_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     5.5062 r
  I_CLOCKING/occ_int1/cts_buf_701432363/Y (NBUFFX16_LVT)
                                                     0.0375   0.9500            0.0727     5.5789 r
  I_CLOCKING/occ_int1/ctsbuf_net_13821016 (net)
                               4   4.1255 
  I_CLOCKING/occ_int1/cts_buf_700432353/A (NBUFFX8_LVT)
                                            0.0000   0.0375   0.9500   0.0000   0.0000     5.5789 r
  I_CLOCKING/occ_int1/cts_buf_700432353/Y (NBUFFX8_LVT)
                                                     0.0366   0.9500            0.0708     5.6498 r
  I_CLOCKING/occ_int1/ctsbuf_net_13621014 (net)
                              13   3.1722 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8/CE1 (SRAM2RW32x4)
                                            0.0000   0.0366   0.9500   0.0000   0.0000     5.6498 r
  clock reconvergence pessimism                                                 0.0014     5.6512
  clock uncertainty                                                            -0.1000     5.5512
  library setup time                                          1.0000            0.1025     5.6537
  data required time                                                                       5.6537
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6537
  data arrival time                                                                       -6.1089
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4552

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0446 
  total derate : arrival time                                                  -0.1764 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2210 

  slack (with derating applied) (VIOLATED)                                     -0.4552 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2341 



  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_8720965 (net)
                               1   0.9749 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_668832037/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_668832037/Y (NBUFFX4_LVT)
                                                     0.0780   1.0500            0.1182     1.2920 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  10.2185 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_10_/CLK (SDFFX1_HVT)
                                            0.0000   0.0780   1.0500   0.0000   0.0000     1.2920 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_10_/Q (SDFFX1_HVT)
                                                     0.1539   1.0500            1.1459     2.4378 f
  I_RISC_CORE/Op_Result[10] (net)
                               2   0.8260 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/SI (SDFFARX1_HVT)
                                            0.0000   0.1539   1.0500   0.0000   0.0000     2.4378 f
  data arrival time                                                                        2.4378

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1173     3.4503
  clock uncertainty                                                            -0.1000     3.3503
  library setup time                                          1.0000           -1.3667     1.9836
  data required time                                                                       1.9836
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9836
  data arrival time                                                                       -2.4378
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4542

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1159 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1649 

  slack (with derating applied) (VIOLATED)                                     -0.4542 
  clock reconvergence pessimism (due to derating)                              -0.0804 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3697 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFX2_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/Q (SDFFX2_HVT)
                                                     0.1945   1.0500            1.2377     2.5338 r
  I_RISC_CORE/Xecutng_Instrn[4] (net)
                               4   2.5508 
  I_RISC_CORE/ZBUF_328_inst_22748/A (NBUFFX8_HVT)
                                            0.0000   0.1945   1.0500   0.0000   0.0000     2.5338 r
  I_RISC_CORE/ZBUF_328_inst_22748/Y (NBUFFX8_HVT)    0.1267   1.0500            0.3411     2.8749 r
  I_RISC_CORE/ZBUF_328_20 (net)
                               5   1.2486 
  I_RISC_CORE/U221/A2 (AO22X1_HVT)          0.0000   0.1267   1.0500   0.0000   0.0000     2.8749 r
  I_RISC_CORE/U221/Y (AO22X1_HVT)                    0.1964   1.0500            0.5909     3.4658 r
  I_RISC_CORE/RegPort_C[4] (net)
                               1   0.5252 
  I_RISC_CORE/ZINV_97_inst_23621/A (INVX0_HVT)
                                            0.0000   0.1964   1.0500   0.0000   0.0000     3.4658 r
  I_RISC_CORE/ZINV_97_inst_23621/Y (INVX0_HVT)       0.1556   1.0500            0.2284     3.6941 f
  I_RISC_CORE/ZINV_97_92 (net)
                               2   1.6567 
  I_RISC_CORE/ZINV_6_inst_23620/A (INVX0_HVT)
                                            0.0000   0.1556   1.0500   0.0000   0.0000     3.6941 f
  I_RISC_CORE/ZINV_6_inst_23620/Y (INVX0_HVT)        0.0718   1.0500            0.1445     3.8386 r
  I_RISC_CORE/ZINV_6_92 (net)
                               1   0.0039 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[4] (SRAM2RW128x16)
                                            0.0000   0.0718   1.0500   0.0000   0.0000     3.8386 r
  data arrival time                                                                        3.8386

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1173     3.4503
  clock uncertainty                                                            -0.1000     3.3503
  library setup time                                          1.0000            0.0348     3.3851
  data required time                                                                       3.3851
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3851
  data arrival time                                                                       -3.8386
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4535

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1826 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2316 

  slack (with derating applied) (VIOLATED)                                     -0.4535 
  clock reconvergence pessimism (due to derating)                              -0.0804 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3023 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFX2_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/Q (SDFFX2_HVT)
                                                     0.1927   1.0500            1.2354     2.5315 r
  I_RISC_CORE/Xecutng_Instrn[3] (net)
                               5   2.4196 
  I_RISC_CORE/ZBUF_284_inst_22751/A (NBUFFX2_HVT)
                                            0.0000   0.1927   1.0500   0.0000   0.0000     2.5315 r
  I_RISC_CORE/ZBUF_284_inst_22751/Y (NBUFFX2_HVT)    0.1462   1.0500            0.3507     2.8822 r
  I_RISC_CORE/ZBUF_284_20 (net)
                               3   1.4199 
  I_RISC_CORE/U222/A2 (AO22X1_HVT)          0.0000   0.1462   1.0500   0.0000   0.0000     2.8822 r
  I_RISC_CORE/U222/Y (AO22X1_HVT)                    0.1946   1.0500            0.6044     3.4866 r
  I_RISC_CORE/RegPort_C[3] (net)
                               1   0.4809 
  I_RISC_CORE/U430/A (NBUFFX2_HVT)          0.0000   0.1946   1.0500   0.0000   0.0000     3.4866 r
  I_RISC_CORE/U430/Y (NBUFFX2_HVT)                   0.1182   1.0500            0.3294     3.8160 r
  I_RISC_CORE/n1374 (net)      4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[3] (SRAM2RW128x16)
                                            0.0000   0.1182   1.0500   0.0000   0.0000     3.8160 r
  data arrival time                                                                        3.8160

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1173     3.4503
  clock uncertainty                                                            -0.1000     3.3503
  library setup time                                          1.0000            0.0158     3.3661
  data required time                                                                       3.3661
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3661
  data arrival time                                                                       -3.8160
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4499

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1815 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2305 

  slack (with derating applied) (VIOLATED)                                     -0.4499 
  clock reconvergence pessimism (due to derating)                              -0.0804 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2998 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFX2_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/Q (SDFFX2_HVT)
                                                     0.1927   1.0500            1.2354     2.5315 r
  I_RISC_CORE/Xecutng_Instrn[3] (net)
                               5   2.4196 
  I_RISC_CORE/ZBUF_284_inst_22751/A (NBUFFX2_HVT)
                                            0.0000   0.1927   1.0500   0.0000   0.0000     2.5315 r
  I_RISC_CORE/ZBUF_284_inst_22751/Y (NBUFFX2_HVT)    0.1462   1.0500            0.3507     2.8822 r
  I_RISC_CORE/ZBUF_284_20 (net)
                               3   1.4199 
  I_RISC_CORE/U222/A2 (AO22X1_HVT)          0.0000   0.1462   1.0500   0.0000   0.0000     2.8822 r
  I_RISC_CORE/U222/Y (AO22X1_HVT)                    0.1946   1.0500            0.6044     3.4866 r
  I_RISC_CORE/RegPort_C[3] (net)
                               1   0.4809 
  I_RISC_CORE/U430/A (NBUFFX2_HVT)          0.0000   0.1946   1.0500   0.0000   0.0000     3.4866 r
  I_RISC_CORE/U430/Y (NBUFFX2_HVT)                   0.1182   1.0500            0.3294     3.8160 r
  I_RISC_CORE/n1374 (net)      4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[3] (SRAM2RW128x16)
                                            0.0000   0.1182   1.0500   0.0000   0.0000     3.8160 r
  data arrival time                                                                        3.8160

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1173     3.4503
  clock uncertainty                                                            -0.1000     3.3503
  library setup time                                          1.0000            0.0158     3.3661
  data required time                                                                       3.3661
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3661
  data arrival time                                                                       -3.8160
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4499

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1815 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2305 

  slack (with derating applied) (VIOLATED)                                     -0.4499 
  clock reconvergence pessimism (due to derating)                              -0.0804 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2998 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFX2_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/Q (SDFFX2_HVT)
                                                     0.1927   1.0500            1.2354     2.5315 r
  I_RISC_CORE/Xecutng_Instrn[3] (net)
                               5   2.4196 
  I_RISC_CORE/ZBUF_284_inst_22751/A (NBUFFX2_HVT)
                                            0.0000   0.1927   1.0500   0.0000   0.0000     2.5315 r
  I_RISC_CORE/ZBUF_284_inst_22751/Y (NBUFFX2_HVT)    0.1462   1.0500            0.3507     2.8822 r
  I_RISC_CORE/ZBUF_284_20 (net)
                               3   1.4199 
  I_RISC_CORE/U222/A2 (AO22X1_HVT)          0.0000   0.1462   1.0500   0.0000   0.0000     2.8822 r
  I_RISC_CORE/U222/Y (AO22X1_HVT)                    0.1946   1.0500            0.6044     3.4866 r
  I_RISC_CORE/RegPort_C[3] (net)
                               1   0.4809 
  I_RISC_CORE/U430/A (NBUFFX2_HVT)          0.0000   0.1946   1.0500   0.0000   0.0000     3.4866 r
  I_RISC_CORE/U430/Y (NBUFFX2_HVT)                   0.1182   1.0500            0.3294     3.8160 r
  I_RISC_CORE/n1374 (net)      4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[3] (SRAM2RW128x16)
                                            0.0000   0.1182   1.0500   0.0000   0.0000     3.8160 r
  data arrival time                                                                        3.8160

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1173     3.4503
  clock uncertainty                                                            -0.1000     3.3503
  library setup time                                          1.0000            0.0158     3.3661
  data required time                                                                       3.3661
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3661
  data arrival time                                                                       -3.8160
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4499

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1815 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2305 

  slack (with derating applied) (VIOLATED)                                     -0.4499 
  clock reconvergence pessimism (due to derating)                              -0.0804 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2998 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFX2_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/Q (SDFFX2_HVT)
                                                     0.1927   1.0500            1.2354     2.5315 r
  I_RISC_CORE/Xecutng_Instrn[3] (net)
                               5   2.4196 
  I_RISC_CORE/ZBUF_284_inst_22751/A (NBUFFX2_HVT)
                                            0.0000   0.1927   1.0500   0.0000   0.0000     2.5315 r
  I_RISC_CORE/ZBUF_284_inst_22751/Y (NBUFFX2_HVT)    0.1462   1.0500            0.3507     2.8822 r
  I_RISC_CORE/ZBUF_284_20 (net)
                               3   1.4199 
  I_RISC_CORE/U222/A2 (AO22X1_HVT)          0.0000   0.1462   1.0500   0.0000   0.0000     2.8822 r
  I_RISC_CORE/U222/Y (AO22X1_HVT)                    0.1946   1.0500            0.6044     3.4866 r
  I_RISC_CORE/RegPort_C[3] (net)
                               1   0.4809 
  I_RISC_CORE/U430/A (NBUFFX2_HVT)          0.0000   0.1946   1.0500   0.0000   0.0000     3.4866 r
  I_RISC_CORE/U430/Y (NBUFFX2_HVT)                   0.1182   1.0500            0.3294     3.8160 r
  I_RISC_CORE/n1374 (net)      4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[3] (SRAM2RW128x16)
                                            0.0000   0.1182   1.0500   0.0000   0.0000     3.8160 r
  data arrival time                                                                        3.8160

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1173     3.4503
  clock uncertainty                                                            -0.1000     3.3503
  library setup time                                          1.0000            0.0158     3.3661
  data required time                                                                       3.3661
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3661
  data arrival time                                                                       -3.8160
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4499

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1815 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2305 

  slack (with derating applied) (VIOLATED)                                     -0.4499 
  clock reconvergence pessimism (due to derating)                              -0.0804 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2998 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFX2_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/Q (SDFFX2_HVT)
                                                     0.1945   1.0500            1.2377     2.5338 r
  I_RISC_CORE/Xecutng_Instrn[4] (net)
                               4   2.5508 
  I_RISC_CORE/ZBUF_328_inst_22748/A (NBUFFX8_HVT)
                                            0.0000   0.1945   1.0500   0.0000   0.0000     2.5338 r
  I_RISC_CORE/ZBUF_328_inst_22748/Y (NBUFFX8_HVT)    0.1267   1.0500            0.3411     2.8749 r
  I_RISC_CORE/ZBUF_328_20 (net)
                               5   1.2486 
  I_RISC_CORE/U221/A2 (AO22X1_HVT)          0.0000   0.1267   1.0500   0.0000   0.0000     2.8749 r
  I_RISC_CORE/U221/Y (AO22X1_HVT)                    0.1964   1.0500            0.5909     3.4658 r
  I_RISC_CORE/RegPort_C[4] (net)
                               1   0.5252 
  I_RISC_CORE/ZINV_97_inst_23621/A (INVX0_HVT)
                                            0.0000   0.1964   1.0500   0.0000   0.0000     3.4658 r
  I_RISC_CORE/ZINV_97_inst_23621/Y (INVX0_HVT)       0.1556   1.0500            0.2284     3.6941 f
  I_RISC_CORE/ZINV_97_92 (net)
                               2   1.6567 
  I_RISC_CORE/ZINV_63_inst_23619/A (INVX2_HVT)
                                            0.0000   0.1556   1.0500   0.0000   0.0000     3.6941 f
  I_RISC_CORE/ZINV_63_inst_23619/Y (INVX2_HVT)       0.0730   1.0500            0.1357     3.8299 r
  I_RISC_CORE/ZINV_63_92 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[4] (SRAM2RW128x16)
                                            0.0000   0.0730   1.0500   0.0000   0.0000     3.8299 r
  data arrival time                                                                        3.8299

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1173     3.4503
  clock uncertainty                                                            -0.1000     3.3503
  library setup time                                          1.0000            0.0344     3.3847
  data required time                                                                       3.3847
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3847
  data arrival time                                                                       -3.8299
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4452

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1822 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2312 

  slack (with derating applied) (VIOLATED)                                     -0.4452 
  clock reconvergence pessimism (due to derating)                              -0.0804 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2944 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFX2_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/Q (SDFFX2_HVT)
                                                     0.1945   1.0500            1.2377     2.5338 r
  I_RISC_CORE/Xecutng_Instrn[4] (net)
                               4   2.5508 
  I_RISC_CORE/ZBUF_328_inst_22748/A (NBUFFX8_HVT)
                                            0.0000   0.1945   1.0500   0.0000   0.0000     2.5338 r
  I_RISC_CORE/ZBUF_328_inst_22748/Y (NBUFFX8_HVT)    0.1267   1.0500            0.3411     2.8749 r
  I_RISC_CORE/ZBUF_328_20 (net)
                               5   1.2486 
  I_RISC_CORE/U221/A2 (AO22X1_HVT)          0.0000   0.1267   1.0500   0.0000   0.0000     2.8749 r
  I_RISC_CORE/U221/Y (AO22X1_HVT)                    0.1964   1.0500            0.5909     3.4658 r
  I_RISC_CORE/RegPort_C[4] (net)
                               1   0.5252 
  I_RISC_CORE/ZINV_97_inst_23621/A (INVX0_HVT)
                                            0.0000   0.1964   1.0500   0.0000   0.0000     3.4658 r
  I_RISC_CORE/ZINV_97_inst_23621/Y (INVX0_HVT)       0.1556   1.0500            0.2284     3.6941 f
  I_RISC_CORE/ZINV_97_92 (net)
                               2   1.6567 
  I_RISC_CORE/ZINV_63_inst_23619/A (INVX2_HVT)
                                            0.0000   0.1556   1.0500   0.0000   0.0000     3.6941 f
  I_RISC_CORE/ZINV_63_inst_23619/Y (INVX2_HVT)       0.0730   1.0500            0.1357     3.8299 r
  I_RISC_CORE/ZINV_63_92 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[4] (SRAM2RW128x16)
                                            0.0000   0.0730   1.0500   0.0000   0.0000     3.8299 r
  data arrival time                                                                        3.8299

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1173     3.4503
  clock uncertainty                                                            -0.1000     3.3503
  library setup time                                          1.0000            0.0344     3.3847
  data required time                                                                       3.3847
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3847
  data arrival time                                                                       -3.8299
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4452

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1822 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2312 

  slack (with derating applied) (VIOLATED)                                     -0.4452 
  clock reconvergence pessimism (due to derating)                              -0.0804 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2944 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFX2_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/Q (SDFFX2_HVT)
                                                     0.1945   1.0500            1.2377     2.5338 r
  I_RISC_CORE/Xecutng_Instrn[4] (net)
                               4   2.5508 
  I_RISC_CORE/ZBUF_328_inst_22748/A (NBUFFX8_HVT)
                                            0.0000   0.1945   1.0500   0.0000   0.0000     2.5338 r
  I_RISC_CORE/ZBUF_328_inst_22748/Y (NBUFFX8_HVT)    0.1267   1.0500            0.3411     2.8749 r
  I_RISC_CORE/ZBUF_328_20 (net)
                               5   1.2486 
  I_RISC_CORE/U221/A2 (AO22X1_HVT)          0.0000   0.1267   1.0500   0.0000   0.0000     2.8749 r
  I_RISC_CORE/U221/Y (AO22X1_HVT)                    0.1964   1.0500            0.5909     3.4658 r
  I_RISC_CORE/RegPort_C[4] (net)
                               1   0.5252 
  I_RISC_CORE/ZINV_97_inst_23621/A (INVX0_HVT)
                                            0.0000   0.1964   1.0500   0.0000   0.0000     3.4658 r
  I_RISC_CORE/ZINV_97_inst_23621/Y (INVX0_HVT)       0.1556   1.0500            0.2284     3.6941 f
  I_RISC_CORE/ZINV_97_92 (net)
                               2   1.6567 
  I_RISC_CORE/ZINV_63_inst_23619/A (INVX2_HVT)
                                            0.0000   0.1556   1.0500   0.0000   0.0000     3.6941 f
  I_RISC_CORE/ZINV_63_inst_23619/Y (INVX2_HVT)       0.0730   1.0500            0.1357     3.8299 r
  I_RISC_CORE/ZINV_63_92 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[4] (SRAM2RW128x16)
                                            0.0000   0.0730   1.0500   0.0000   0.0000     3.8299 r
  data arrival time                                                                        3.8299

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1173     3.4503
  clock uncertainty                                                            -0.1000     3.3503
  library setup time                                          1.0000            0.0344     3.3847
  data required time                                                                       3.3847
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3847
  data arrival time                                                                       -3.8299
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4452

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1822 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2312 

  slack (with derating applied) (VIOLATED)                                     -0.4452 
  clock reconvergence pessimism (due to derating)                              -0.0804 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2944 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0500            0.2433     1.2014 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0826   1.0500   0.0000   0.0000     1.2014 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2039   1.0500            1.3956     2.5970 r
  I_RISC_CORE/n1541 (net)      3   1.2774 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/SI (SDFFARX2_HVT)
                                            0.0000   0.2039   1.0500   0.0000   0.0000     2.5970 r
  data arrival time                                                                        2.5970

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000   0.0000     3.2261 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0755   0.9500            0.2130     3.4391 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   3.7095 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0755   0.9500   0.0000   0.0000     3.4391 r
  clock reconvergence pessimism                                                 0.1623     3.6014
  clock uncertainty                                                            -0.1000     3.5014
  library setup time                                          1.0000           -1.3439     2.1575
  data required time                                                                       2.1575
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1575
  data arrival time                                                                       -2.5970
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4394

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0546 
  total derate : arrival time                                                  -0.1235 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1780 

  slack (with derating applied) (VIOLATED)                                     -0.4394 
  clock reconvergence pessimism (due to derating)                              -0.1116 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3730 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     3.3581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     3.3581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/CLK (SDFFX1_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/Q (SDFFX1_HVT)
                                                     0.1524   1.0500            1.1258     4.8219 f
  I_RISC_CORE/Xecutng_Instrn[10] (net)
                               2   0.7795 
  Xecutng_Instrn_10__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1524   1.0500   0.0000   0.0000     4.8219 f
  Xecutng_Instrn_10__UPF_LS/Y (LSDNSSX4_RVT)         0.1512   1.0500            0.3637     5.1856 f
  n369 (net)                   4   2.1853 
  U246/A2 (AO22X1_HVT)                      0.0000   0.1512   1.0500   0.0000   0.0000     5.1856 f
  U246/Y (AO22X1_HVT)                                0.1802   1.0500            0.6455     5.8311 f
  n758 (net)                   1   1.0990 
  I_SDRAM_TOP/HFSBUF_4_76/A (NBUFFX8_HVT)   0.0000   0.1802   1.0500   0.0000   0.0000     5.8311 f
  I_SDRAM_TOP/HFSBUF_4_76/Y (NBUFFX8_HVT)            0.1100   1.0500            0.3157     6.1468 f
  I_SDRAM_TOP/HFSNET_8 (net)   1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[10] (SRAM2RW64x32)
                                            0.0000   0.1100   1.0500   0.0000   0.0000     6.1468 f
  data arrival time                                                                        6.1468

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cto_buf_33233/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cto_buf_33233/Y (NBUFFX2_LVT)
                                                     0.0270   0.9500            0.0532     5.4315 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   0.4178 
  I_CLOCKING/occ_int1/cto_buf_33193/A (NBUFFX2_LVT)
                                            0.0000   0.0270   0.9500   0.0000  -0.0000     5.4315 r
  I_CLOCKING/occ_int1/cto_buf_33193/Y (NBUFFX2_LVT)
                                                     0.0304   0.9500            0.0528     5.4842 r
  I_CLOCKING/occ_int1/cts1 (net)
                               1   0.9271 
  I_CLOCKING/occ_int1/cto_buf_33112/A (NBUFFX8_LVT)
                                            0.0000   0.0304   0.9500   0.0000   0.0000     5.4842 r
  I_CLOCKING/occ_int1/cto_buf_33112/Y (NBUFFX8_LVT)
                                                     0.0327   0.9500            0.0639     5.5481 r
  I_CLOCKING/occ_int1/cts0 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701332362/A (NBUFFX16_LVT)
                                            0.0000   0.0327   0.9500   0.0000   0.0000     5.5481 r
  I_CLOCKING/occ_int1/cts_buf_701332362/Y (NBUFFX16_LVT)
                                                     0.0364   0.9500            0.0703     5.6185 r
  I_CLOCKING/occ_int1/ctsbuf_net_13721015 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_700032349/A (NBUFFX8_LVT)
                                            0.0000   0.0364   0.9500   0.0000   0.0000     5.6185 r
  I_CLOCKING/occ_int1/cts_buf_700032349/Y (NBUFFX8_LVT)
                                                     0.0505   0.9500            0.0806     5.6991 r
  I_CLOCKING/occ_int1/p_abuf23 (net)
                              22   9.8971 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0505   0.9500   0.0000   0.0000     5.6991 r
  clock reconvergence pessimism                                                 0.0014     5.7005
  clock uncertainty                                                            -0.1000     5.6005
  library setup time                                          1.0000            0.1197     5.7202
  data required time                                                                       5.7202
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7202
  data arrival time                                                                       -6.1468
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4266

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0472 
  total derate : arrival time                                                  -0.1782 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2254 

  slack (with derating applied) (VIOLATED)                                     -0.4266 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2012 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     0.9301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     0.9301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     0.9983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.9983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     1.0829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     1.0829 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/Q (SDFFARX1_HVT)
                                                     0.2658   1.0500            1.4167     2.4995 r
  I_RISC_CORE/Current_State[0] (net)
                               7   3.1922 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/SI (SDFFARX2_HVT)
                                            0.0000   0.2658   1.0500   0.0000   0.0000     2.4995 r
  data arrival time                                                                        2.4995

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000   0.0000     3.2261 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0755   0.9500            0.2130     3.4391 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   3.7095 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0755   0.9500   0.0000   0.0000     3.4391 r
  clock reconvergence pessimism                                                 0.1173     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  library setup time                                          1.0000           -1.3776     2.0788
  data required time                                                                       2.0788
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0788
  data arrival time                                                                       -2.4995
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4207

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0546 
  total derate : arrival time                                                  -0.1188 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1734 

  slack (with derating applied) (VIOLATED)                                     -0.4207 
  clock reconvergence pessimism (due to derating)                              -0.0804 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3277 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/CLK (SDFFX1_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/Q (SDFFX1_HVT)
                                                     0.1423   1.0500            1.1125     2.4086 f
  I_RISC_CORE/aps_rename_20_ (net)
                               1   0.4533 
  I_RISC_CORE/ZBUF_41_inst_23807/A (NBUFFX2_HVT)
                                            0.0000   0.1423   1.0500   0.0000   0.0000     2.4086 f
  I_RISC_CORE/ZBUF_41_inst_23807/Y (NBUFFX2_HVT)     0.1759   1.0500            0.3514     2.7600 f
  I_RISC_CORE/Xecutng_Instrn[11] (net)
                               4   3.2394 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_/SI (SDFFX1_HVT)
                                            0.0000   0.1759   1.0500   0.0000   0.0000     2.7600 f
  data arrival time                                                                        2.7600

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1982     3.4243 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.4243 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0939     3.5182 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4296 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_/CLK (SDFFX1_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.5182 r
  clock reconvergence pessimism                                                 0.1779     3.6961
  clock uncertainty                                                            -0.1000     3.5961
  library setup time                                          1.0000           -1.2388     2.3573
  data required time                                                                       2.3573
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3573
  data arrival time                                                                       -2.7600
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4027

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0587 
  total derate : arrival time                                                  -0.1312 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1900 

  slack (with derating applied) (VIOLATED)                                     -0.4027 
  clock reconvergence pessimism (due to derating)                              -0.1203 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3330 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     3.3301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     3.3301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     3.3983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.3983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     3.4829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     3.4829 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/O2[12] (SRAM2RW128x16)
                                                     0.0284   1.0500            0.0863     3.5692 r
  I_RISC_CORE/I_REG_FILE_data_out_C[12] (net)
                               1   0.4919 
  I_RISC_CORE/sram_fixcell_155/A (NBUFFX2_HVT)
                                            0.0000   0.0284   1.0500   0.0000   0.0000     3.5692 r
  I_RISC_CORE/sram_fixcell_155/Y (NBUFFX2_HVT)       0.1351   1.0500            0.2151     3.7843 r
  I_RISC_CORE/sram_fixnet_155 (net)
                               1   0.8823 
  I_RISC_CORE/U197/B0 (HADDX2_HVT)          0.0000   0.1351   1.0500   0.0000   0.0000     3.7843 r
  I_RISC_CORE/U197/SO (HADDX2_HVT)                   0.3169   1.0500            0.9889     4.7732 f
  I_RISC_CORE/RESULT_DATA[12] (net)
                               2   2.2096 
  RESULT_DATA_12__UPF_LS/A (LSDNSSX8_HVT)   0.0000   0.3169   1.0500   0.0000   0.0000     4.7732 f
  RESULT_DATA_12__UPF_LS/Y (LSDNSSX8_HVT)            0.0773   1.0500            0.3977     5.1709 f
  n396 (net)                   2   0.8935 
  U260/A2 (AO22X1_HVT)                      0.0000   0.0773   1.0500   0.0000   0.0000     5.1709 f
  U260/Y (AO22X1_HVT)                                0.1948   1.0500            0.5990     5.7699 f
  n732 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_101/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0500   0.0000   0.0000     5.7699 f
  I_SDRAM_TOP/HFSBUF_23_101/Y (NBUFFX16_HVT)         0.1224   1.0500            0.3436     6.1135 f
  I_SDRAM_TOP/HFSNET_33 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[28] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0500   0.0000   0.0000     6.1135 f
  data arrival time                                                                        6.1135

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cto_buf_33233/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cto_buf_33233/Y (NBUFFX2_LVT)
                                                     0.0270   0.9500            0.0532     5.4315 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   0.4178 
  I_CLOCKING/occ_int1/cto_buf_33193/A (NBUFFX2_LVT)
                                            0.0000   0.0270   0.9500   0.0000  -0.0000     5.4315 r
  I_CLOCKING/occ_int1/cto_buf_33193/Y (NBUFFX2_LVT)
                                                     0.0304   0.9500            0.0528     5.4842 r
  I_CLOCKING/occ_int1/cts1 (net)
                               1   0.9271 
  I_CLOCKING/occ_int1/cto_buf_33112/A (NBUFFX8_LVT)
                                            0.0000   0.0304   0.9500   0.0000   0.0000     5.4842 r
  I_CLOCKING/occ_int1/cto_buf_33112/Y (NBUFFX8_LVT)
                                                     0.0327   0.9500            0.0639     5.5481 r
  I_CLOCKING/occ_int1/cts0 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701332362/A (NBUFFX16_LVT)
                                            0.0000   0.0327   0.9500   0.0000   0.0000     5.5481 r
  I_CLOCKING/occ_int1/cts_buf_701332362/Y (NBUFFX16_LVT)
                                                     0.0364   0.9500            0.0703     5.6185 r
  I_CLOCKING/occ_int1/ctsbuf_net_13721015 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_700032349/A (NBUFFX8_LVT)
                                            0.0000   0.0364   0.9500   0.0000   0.0000     5.6185 r
  I_CLOCKING/occ_int1/cts_buf_700032349/Y (NBUFFX8_LVT)
                                                     0.0505   0.9500            0.0806     5.6991 r
  I_CLOCKING/occ_int1/p_abuf23 (net)
                              22   9.8971 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0505   0.9500   0.0000   0.0000     5.6991 r
  clock reconvergence pessimism                                                 0.0014     5.7005
  clock uncertainty                                                            -0.1000     5.6005
  library setup time                                          1.0000            0.1142     5.7147
  data required time                                                                       5.7147
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7147
  data arrival time                                                                       -6.1135
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3988

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0472 
  total derate : arrival time                                                  -0.1767 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2238 

  slack (with derating applied) (VIOLATED)                                     -0.3988 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1749 



  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0582   1.0500            0.2218     1.1799 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ctsbuf_net_8620964 (net)
                               1   1.6601 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_668232031/A (NBUFFX8_LVT)
                                            0.0000   0.0582   1.0500   0.0000   0.0000     1.1799 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_668232031/Y (NBUFFX8_LVT)
                                                     0.0524   1.0500            0.1029     1.2828 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16  10.6812 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_12_/CLK (SDFFX2_HVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.2828 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_12_/Q (SDFFX2_HVT)
                                                     0.2379   1.0500            1.3563     2.6391 f
  I_RISC_CORE/Oprnd_B[12] (net)
                               9   4.8711 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_13_/SI (SDFFX2_HVT)
                                            0.0000   0.2379   1.0500   0.0000   0.0000     2.6391 f
  data arrival time                                                                        2.6391

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000   0.0000     3.2261 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1948     3.4209 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ctsbuf_net_8520963 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_667732026/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.4209 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_667732026/Y (NBUFFX8_LVT)
                                                     0.0461   0.9500            0.0866     3.5075 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16   7.6495 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_13_/CLK (SDFFX2_HVT)
                                            0.0000   0.0461   0.9500   0.0000   0.0000     3.5075 r
  clock reconvergence pessimism                                                 0.1320     3.6396
  clock uncertainty                                                            -0.1000     3.5396
  library setup time                                          1.0000           -1.2957     2.2439
  data required time                                                                       2.2439
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2439
  data arrival time                                                                       -2.6391
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3952

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0582 
  total derate : arrival time                                                  -0.1255 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1837 

  slack (with derating applied) (VIOLATED)                                     -0.3952 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3003 



  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_668832037/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_8720965 (net)
                               1   0.9749 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_668832037/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_668832037/Y (NBUFFX4_LVT)
                                                     0.0780   1.0500            0.1182     1.2920 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  10.2185 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0780   1.0500   0.0000   0.0000     1.2920 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_2_/Q (SDFFX1_HVT)
                                                     0.1432   1.0500            1.1320     2.4240 f
  I_RISC_CORE/Op_Result[2] (net)
                               1   0.4816 
  I_RISC_CORE/ZINV_408_inst_22961/A (INVX0_HVT)
                                            0.0000   0.1432   1.0500   0.0000   0.0000     2.4240 f
  I_RISC_CORE/ZINV_408_inst_22961/Y (INVX0_HVT)      0.1903   1.0500            0.2101     2.6341 r
  I_RISC_CORE/ZINV_408_34 (net)
                               2   1.9622 
  I_RISC_CORE/ZINV_381_inst_22959/A (INVX0_HVT)
                                            0.0000   0.1903   1.0500   0.0000   0.0000     2.6341 r
  I_RISC_CORE/ZINV_381_inst_22959/Y (INVX0_HVT)      0.0968   1.0500            0.1721     2.8062 f
  I_RISC_CORE/ZINV_381_34 (net)
                               1   0.3899 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_9_/SI (SDFFX1_HVT)
                                            0.0000   0.0968   1.0500   0.0000   0.0000     2.8062 f
  data arrival time                                                                        2.8062

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_8720965 (net)
                               1   0.7344 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_668832037/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_668832037/Y (NBUFFX4_LVT)
                                                     0.0682   0.9500            0.1001     3.5172 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17   7.9945 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_9_/CLK (SDFFX1_HVT)
                                            0.0000   0.0682   0.9500   0.0000   0.0000     3.5172 r
  clock reconvergence pessimism                                                 0.1748     3.6920
  clock uncertainty                                                            -0.1000     3.5920
  library setup time                                          1.0000           -1.1801     2.4119
  data required time                                                                       2.4119
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.4119
  data arrival time                                                                       -2.8062
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3943

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0587 
  total derate : arrival time                                                  -0.1334 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1921 

  slack (with derating applied) (VIOLATED)                                     -0.3943 
  clock reconvergence pessimism (due to derating)                              -0.1200 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3222 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     3.3581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     3.3581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFX2_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/Q (SDFFX2_HVT)
                                                     0.1993   1.0500            1.3076     5.0037 f
  I_RISC_CORE/Xecutng_Instrn[3] (net)
                               5   2.2781 
  Xecutng_Instrn_3__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.1993   1.0500   0.0000   0.0000     5.0037 f
  Xecutng_Instrn_3__UPF_LS/Y (LSDNSSX4_LVT)          0.0532   1.0500            0.2269     5.2306 f
  n376 (net)                   4   2.2195 
  U251/A2 (AO22X1_HVT)                      0.0000   0.0532   1.0500   0.0000   0.0000     5.2306 f
  U251/Y (AO22X1_HVT)                                0.1800   1.0500            0.5619     5.7925 f
  n757 (net)                   1   1.0990 
  I_SDRAM_TOP/HFSBUF_4_78/A (NBUFFX8_HVT)   0.0000   0.1800   1.0500   0.0000   0.0000     5.7925 f
  I_SDRAM_TOP/HFSBUF_4_78/Y (NBUFFX8_HVT)            0.1100   1.0500            0.3156     6.1081 f
  I_SDRAM_TOP/HFSNET_10 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[3] (SRAM2RW64x32)
                                            0.0000   0.1100   1.0500   0.0000   0.0000     6.1081 f
  data arrival time                                                                        6.1081

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cto_buf_33233/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cto_buf_33233/Y (NBUFFX2_LVT)
                                                     0.0270   0.9500            0.0532     5.4315 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   0.4178 
  I_CLOCKING/occ_int1/cto_buf_33193/A (NBUFFX2_LVT)
                                            0.0000   0.0270   0.9500   0.0000  -0.0000     5.4315 r
  I_CLOCKING/occ_int1/cto_buf_33193/Y (NBUFFX2_LVT)
                                                     0.0304   0.9500            0.0528     5.4842 r
  I_CLOCKING/occ_int1/cts1 (net)
                               1   0.9271 
  I_CLOCKING/occ_int1/cto_buf_33112/A (NBUFFX8_LVT)
                                            0.0000   0.0304   0.9500   0.0000   0.0000     5.4842 r
  I_CLOCKING/occ_int1/cto_buf_33112/Y (NBUFFX8_LVT)
                                                     0.0327   0.9500            0.0639     5.5481 r
  I_CLOCKING/occ_int1/cts0 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701332362/A (NBUFFX16_LVT)
                                            0.0000   0.0327   0.9500   0.0000   0.0000     5.5481 r
  I_CLOCKING/occ_int1/cts_buf_701332362/Y (NBUFFX16_LVT)
                                                     0.0364   0.9500            0.0703     5.6185 r
  I_CLOCKING/occ_int1/ctsbuf_net_13721015 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_700032349/A (NBUFFX8_LVT)
                                            0.0000   0.0364   0.9500   0.0000   0.0000     5.6185 r
  I_CLOCKING/occ_int1/cts_buf_700032349/Y (NBUFFX8_LVT)
                                                     0.0505   0.9500            0.0806     5.6991 r
  I_CLOCKING/occ_int1/p_abuf23 (net)
                              22   9.8971 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0505   0.9500   0.0000   0.0000     5.6991 r
  clock reconvergence pessimism                                                 0.0014     5.7005
  clock uncertainty                                                            -0.1000     5.6005
  library setup time                                          1.0000            0.1197     5.7202
  data required time                                                                       5.7202
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7202
  data arrival time                                                                       -6.1081
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3879

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0472 
  total derate : arrival time                                                  -0.1764 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2236 

  slack (with derating applied) (VIOLATED)                                     -0.3879 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1644 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     0.9301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     0.9301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     0.9983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.9983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     1.0829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     1.0829 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg/Q (SDFFARX1_HVT)
                                                     0.2745   1.0500            1.4240     2.5069 r
  I_RISC_CORE/aps_rename_21_ (net)
                               8   3.4634 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/SI (SDFFARX1_HVT)
                                            0.0000   0.2745   1.0500   0.0000   0.0000     2.5069 r
  data arrival time                                                                        2.5069

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000   0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0638   0.9500            0.2036     3.4297 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   2.3126 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0638   0.9500   0.0000   0.0000     3.4297 r
  clock reconvergence pessimism                                                 0.1173     3.5470
  clock uncertainty                                                            -0.1000     3.4470
  library setup time                                          1.0000           -1.3265     2.1205
  data required time                                                                       2.1205
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1205
  data arrival time                                                                       -2.5069
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3863

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0541 
  total derate : arrival time                                                  -0.1192 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1733 

  slack (with derating applied) (VIOLATED)                                     -0.3863 
  clock reconvergence pessimism (due to derating)                              -0.0804 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2935 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFX2_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/QN (SDFFX2_HVT)
                                                     0.4919   1.0500            1.1529     2.4490 r
  I_RISC_CORE/n283 (net)       1   9.7092 
  I_RISC_CORE/HFSINV_270_1792/A (INVX16_HVT)
                                            0.0000   0.4919   1.0500   0.0000   0.0000     2.4490 r
  I_RISC_CORE/HFSINV_270_1792/Y (INVX16_HVT)         0.1957   1.0500            0.2738     2.7228 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               8   3.3796 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_/SI (SDFFX1_HVT)
                                            0.0000   0.1957   1.0500   0.0000   0.0000     2.7228 f
  data arrival time                                                                        2.7228

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1982     3.4243 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.4243 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0939     3.5182 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4296 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_/CLK (SDFFX1_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.5182 r
  clock reconvergence pessimism                                                 0.1779     3.6961
  clock uncertainty                                                            -0.1000     3.5961
  library setup time                                          1.0000           -1.2498     2.3463
  data required time                                                                       2.3463
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3463
  data arrival time                                                                       -2.7228
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3765

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0587 
  total derate : arrival time                                                  -0.1295 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1882 

  slack (with derating applied) (VIOLATED)                                     -0.3765 
  clock reconvergence pessimism (due to derating)                              -0.1203 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3085 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/CLK (SDFFX1_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/Q (SDFFX1_HVT)
                                                     0.1524   1.0500            1.1258     2.4219 f
  I_RISC_CORE/Xecutng_Instrn[10] (net)
                               2   0.7795 
  I_RISC_CORE/ZBUF_58_inst_22828/A (NBUFFX2_HVT)
                                            0.0000   0.1524   1.0500   0.0000   0.0000     2.4219 f
  I_RISC_CORE/ZBUF_58_inst_22828/Y (NBUFFX2_HVT)     0.1417   1.0500            0.3297     2.7516 f
  I_RISC_CORE/ZBUF_58_26 (net)
                               3   1.2350 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/SI (SDFFX1_HVT)
                                            0.0000   0.1417   1.0500   0.0000   0.0000     2.7516 f
  data arrival time                                                                        2.7516

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1982     3.4243 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.4243 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0939     3.5182 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4296 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/CLK (SDFFX1_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.5182 r
  clock reconvergence pessimism                                                 0.1779     3.6961
  clock uncertainty                                                            -0.1000     3.5961
  library setup time                                          1.0000           -1.2199     2.3762
  data required time                                                                       2.3762
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3762
  data arrival time                                                                       -2.7516
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3754

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0587 
  total derate : arrival time                                                  -0.1308 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1896 

  slack (with derating applied) (VIOLATED)                                     -0.3754 
  clock reconvergence pessimism (due to derating)                              -0.1203 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3061 



  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_14_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_668232031/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0582   1.0500            0.2218     1.1799 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ctsbuf_net_8620964 (net)
                               1   1.6601 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_668232031/A (NBUFFX8_LVT)
                                            0.0000   0.0582   1.0500   0.0000   0.0000     1.1799 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_668232031/Y (NBUFFX8_LVT)
                                                     0.0524   1.0500            0.1029     1.2828 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16  10.6812 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_14_/CLK (SDFFX2_HVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.2828 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_14_/Q (SDFFX2_HVT)
                                                     0.2526   1.0500            1.3718     2.6545 f
  I_RISC_CORE/Oprnd_B[14] (net)
                               8   5.8688 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_15_/SI (SDFFX2_HVT)
                                            0.0000   0.2526   1.0500   0.0000   0.0000     2.6545 f
  data arrival time                                                                        2.6545

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000   0.0000     3.2261 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1948     3.4209 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ctsbuf_net_8620964 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_668232031/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.4209 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_668232031/Y (NBUFFX8_LVT)
                                                     0.0464   0.9500            0.0869     3.5077 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16   7.7948 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_15_/CLK (SDFFX2_HVT)
                                            0.0000   0.0464   0.9500   0.0000   0.0000     3.5077 r
  clock reconvergence pessimism                                                 0.1750     3.6828
  clock uncertainty                                                            -0.1000     3.5828
  library setup time                                          1.0000           -1.3032     2.2796
  data required time                                                                       2.2796
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2796
  data arrival time                                                                       -2.6545
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3749

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0582 
  total derate : arrival time                                                  -0.1262 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1844 

  slack (with derating applied) (VIOLATED)                                     -0.3749 
  clock reconvergence pessimism (due to derating)                              -0.1191 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3096 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0500            0.2433     1.2014 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0826   1.0500   0.0000   0.0000     1.2014 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/Q (SDFFARX1_HVT)
                                                     0.2031   1.0500            1.3948     2.5962 r
  I_RISC_CORE/n1539 (net)      3   1.2529 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/SI (SDFFARX1_HVT)
                                            0.0000   0.2031   1.0500   0.0000   0.0000     2.5962 r
  data arrival time                                                                        2.5962

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000   0.0000     3.2261 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0755   0.9500            0.2130     3.4391 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   3.7095 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0755   0.9500   0.0000   0.0000     3.4391 r
  clock reconvergence pessimism                                                 0.1623     3.6014
  clock uncertainty                                                            -0.1000     3.5014
  library setup time                                          1.0000           -1.2787     2.2227
  data required time                                                                       2.2227
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2227
  data arrival time                                                                       -2.5962
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3735

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0546 
  total derate : arrival time                                                  -0.1234 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1780 

  slack (with derating applied) (VIOLATED)                                     -0.3735 
  clock reconvergence pessimism (due to derating)                              -0.1116 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3071 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     3.3581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     3.3581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFX2_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFX2_HVT)
                                                     0.1925   1.0500            1.2974     4.9935 f
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               4   1.8433 
  Xecutng_Instrn_2__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.1925   1.0500   0.0000   0.0000     4.9935 f
  Xecutng_Instrn_2__UPF_LS/Y (LSDNSSX4_LVT)          0.0523   1.0500            0.2216     5.2151 f
  n377 (net)                   4   2.1998 
  U254/A2 (AO22X1_HVT)                      0.0000   0.0523   1.0500   0.0000   0.0000     5.2151 f
  U254/Y (AO22X1_HVT)                                0.1800   1.0500            0.5612     5.7763 f
  n733 (net)                   1   1.0990 
  I_SDRAM_TOP/HFSBUF_4_103/A (NBUFFX8_HVT)
                                            0.0000   0.1800   1.0500   0.0000   0.0000     5.7763 f
  I_SDRAM_TOP/HFSBUF_4_103/Y (NBUFFX8_HVT)           0.1100   1.0500            0.3156     6.0919 f
  I_SDRAM_TOP/HFSNET_35 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[2] (SRAM2RW64x32)
                                            0.0000   0.1100   1.0500   0.0000   0.0000     6.0919 f
  data arrival time                                                                        6.0919

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cto_buf_33233/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cto_buf_33233/Y (NBUFFX2_LVT)
                                                     0.0270   0.9500            0.0532     5.4315 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   0.4178 
  I_CLOCKING/occ_int1/cto_buf_33193/A (NBUFFX2_LVT)
                                            0.0000   0.0270   0.9500   0.0000  -0.0000     5.4315 r
  I_CLOCKING/occ_int1/cto_buf_33193/Y (NBUFFX2_LVT)
                                                     0.0304   0.9500            0.0528     5.4842 r
  I_CLOCKING/occ_int1/cts1 (net)
                               1   0.9271 
  I_CLOCKING/occ_int1/cto_buf_33112/A (NBUFFX8_LVT)
                                            0.0000   0.0304   0.9500   0.0000   0.0000     5.4842 r
  I_CLOCKING/occ_int1/cto_buf_33112/Y (NBUFFX8_LVT)
                                                     0.0327   0.9500            0.0639     5.5481 r
  I_CLOCKING/occ_int1/cts0 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701332362/A (NBUFFX16_LVT)
                                            0.0000   0.0327   0.9500   0.0000   0.0000     5.5481 r
  I_CLOCKING/occ_int1/cts_buf_701332362/Y (NBUFFX16_LVT)
                                                     0.0364   0.9500            0.0703     5.6185 r
  I_CLOCKING/occ_int1/ctsbuf_net_13721015 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_700032349/A (NBUFFX8_LVT)
                                            0.0000   0.0364   0.9500   0.0000   0.0000     5.6185 r
  I_CLOCKING/occ_int1/cts_buf_700032349/Y (NBUFFX8_LVT)
                                                     0.0505   0.9500            0.0806     5.6991 r
  I_CLOCKING/occ_int1/p_abuf23 (net)
                              22   9.8971 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0505   0.9500   0.0000   0.0000     5.6991 r
  clock reconvergence pessimism                                                 0.0014     5.7005
  clock uncertainty                                                            -0.1000     5.6005
  library setup time                                          1.0000            0.1197     5.7202
  data required time                                                                       5.7202
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7202
  data arrival time                                                                       -6.0919
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3717

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0472 
  total derate : arrival time                                                  -0.1756 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2228 

  slack (with derating applied) (VIOLATED)                                     -0.3717 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1489 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     3.3301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     3.3301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     3.3983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.3983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     3.4829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     3.4829 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[0] (SRAM2RW128x16)
                                                     0.0295   1.0500            0.0876     3.5704 r
  I_RISC_CORE/I_REG_FILE_data_out_A[0] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_143/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0500   0.0000   0.0000     3.5704 r
  I_RISC_CORE/sram_fixcell_143/Y (NBUFFX4_HVT)       0.1428   1.0500            0.2317     3.8022 r
  I_RISC_CORE/sram_fixnet_143 (net)
                               1   0.9037 
  I_RISC_CORE/U184/A0 (HADDX1_HVT)          0.0000   0.1428   1.0500   0.0000   0.0000     3.8022 r
  I_RISC_CORE/U184/SO (HADDX1_HVT)                   0.2425   1.0500            0.8585     4.6606 f
  I_RISC_CORE/RESULT_DATA[0] (net)
                               2   0.8868 
  RESULT_DATA_0__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2425   1.0500   0.0000   0.0000     4.6606 f
  RESULT_DATA_0__UPF_LS/Y (LSDNSSX4_RVT)             0.1426   1.0500            0.4266     5.0873 f
  n408 (net)                   2   0.8460 
  U272/A2 (AO22X1_HVT)                      0.0000   0.1426   1.0500   0.0000   0.0000     5.0873 f
  U272/Y (AO22X1_HVT)                                0.1948   1.0500            0.6549     5.7421 f
  n743 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_66_88/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0500   0.0000   0.0000     5.7421 f
  I_SDRAM_TOP/HFSBUF_66_88/Y (NBUFFX16_HVT)          0.1224   1.0500            0.3437     6.0858 f
  I_SDRAM_TOP/HFSNET_20 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[16] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0500   0.0000   0.0000     6.0858 f
  data arrival time                                                                        6.0858

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cto_buf_33233/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cto_buf_33233/Y (NBUFFX2_LVT)
                                                     0.0270   0.9500            0.0532     5.4315 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   0.4178 
  I_CLOCKING/occ_int1/cto_buf_33193/A (NBUFFX2_LVT)
                                            0.0000   0.0270   0.9500   0.0000  -0.0000     5.4315 r
  I_CLOCKING/occ_int1/cto_buf_33193/Y (NBUFFX2_LVT)
                                                     0.0304   0.9500            0.0528     5.4842 r
  I_CLOCKING/occ_int1/cts1 (net)
                               1   0.9271 
  I_CLOCKING/occ_int1/cto_buf_33112/A (NBUFFX8_LVT)
                                            0.0000   0.0304   0.9500   0.0000   0.0000     5.4842 r
  I_CLOCKING/occ_int1/cto_buf_33112/Y (NBUFFX8_LVT)
                                                     0.0327   0.9500            0.0639     5.5481 r
  I_CLOCKING/occ_int1/cts0 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701332362/A (NBUFFX16_LVT)
                                            0.0000   0.0327   0.9500   0.0000   0.0000     5.5481 r
  I_CLOCKING/occ_int1/cts_buf_701332362/Y (NBUFFX16_LVT)
                                                     0.0364   0.9500            0.0703     5.6185 r
  I_CLOCKING/occ_int1/ctsbuf_net_13721015 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_700032349/A (NBUFFX8_LVT)
                                            0.0000   0.0364   0.9500   0.0000   0.0000     5.6185 r
  I_CLOCKING/occ_int1/cts_buf_700032349/Y (NBUFFX8_LVT)
                                                     0.0505   0.9500            0.0806     5.6991 r
  I_CLOCKING/occ_int1/p_abuf23 (net)
                              22   9.8971 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0505   0.9500   0.0000   0.0000     5.6991 r
  clock reconvergence pessimism                                                 0.0014     5.7005
  clock uncertainty                                                            -0.1000     5.6005
  library setup time                                          1.0000            0.1142     5.7147
  data required time                                                                       5.7147
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7147
  data arrival time                                                                       -6.0858
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3711

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0472 
  total derate : arrival time                                                  -0.1753 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2225 

  slack (with derating applied) (VIOLATED)                                     -0.3711 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1485 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     3.3301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     3.3301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     3.3983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.3983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     3.4829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     3.4829 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[1] (SRAM2RW128x16)
                                                     0.0295   1.0500            0.0876     3.5704 r
  I_RISC_CORE/I_REG_FILE_data_out_A[1] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_142/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0500   0.0000   0.0000     3.5704 r
  I_RISC_CORE/sram_fixcell_142/Y (NBUFFX4_HVT)       0.1428   1.0500            0.2317     3.8022 r
  I_RISC_CORE/sram_fixnet_142 (net)
                               1   0.9037 
  I_RISC_CORE/U188/A0 (HADDX1_HVT)          0.0000   0.1428   1.0500   0.0000   0.0000     3.8022 r
  I_RISC_CORE/U188/SO (HADDX1_HVT)                   0.2424   1.0500            0.8585     4.6606 f
  I_RISC_CORE/RESULT_DATA[1] (net)
                               2   0.8868 
  RESULT_DATA_1__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2424   1.0500   0.0000   0.0000     4.6606 f
  RESULT_DATA_1__UPF_LS/Y (LSDNSSX4_RVT)             0.1426   1.0500            0.4266     5.0872 f
  n407 (net)                   2   0.8460 
  U271/A2 (AO22X1_HVT)                      0.0000   0.1426   1.0500   0.0000   0.0000     5.0872 f
  U271/Y (AO22X1_HVT)                                0.1948   1.0500            0.6549     5.7421 f
  n752 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_66_81/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0500   0.0000   0.0000     5.7421 f
  I_SDRAM_TOP/HFSBUF_66_81/Y (NBUFFX16_HVT)          0.1224   1.0500            0.3437     6.0857 f
  I_SDRAM_TOP/HFSNET_13 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[17] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0500   0.0000   0.0000     6.0857 f
  data arrival time                                                                        6.0857

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cto_buf_33233/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cto_buf_33233/Y (NBUFFX2_LVT)
                                                     0.0270   0.9500            0.0532     5.4315 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   0.4178 
  I_CLOCKING/occ_int1/cto_buf_33193/A (NBUFFX2_LVT)
                                            0.0000   0.0270   0.9500   0.0000  -0.0000     5.4315 r
  I_CLOCKING/occ_int1/cto_buf_33193/Y (NBUFFX2_LVT)
                                                     0.0304   0.9500            0.0528     5.4842 r
  I_CLOCKING/occ_int1/cts1 (net)
                               1   0.9271 
  I_CLOCKING/occ_int1/cto_buf_33112/A (NBUFFX8_LVT)
                                            0.0000   0.0304   0.9500   0.0000   0.0000     5.4842 r
  I_CLOCKING/occ_int1/cto_buf_33112/Y (NBUFFX8_LVT)
                                                     0.0327   0.9500            0.0639     5.5481 r
  I_CLOCKING/occ_int1/cts0 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701332362/A (NBUFFX16_LVT)
                                            0.0000   0.0327   0.9500   0.0000   0.0000     5.5481 r
  I_CLOCKING/occ_int1/cts_buf_701332362/Y (NBUFFX16_LVT)
                                                     0.0364   0.9500            0.0703     5.6185 r
  I_CLOCKING/occ_int1/ctsbuf_net_13721015 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_700032349/A (NBUFFX8_LVT)
                                            0.0000   0.0364   0.9500   0.0000   0.0000     5.6185 r
  I_CLOCKING/occ_int1/cts_buf_700032349/Y (NBUFFX8_LVT)
                                                     0.0505   0.9500            0.0806     5.6991 r
  I_CLOCKING/occ_int1/p_abuf23 (net)
                              22   9.8971 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0505   0.9500   0.0000   0.0000     5.6991 r
  clock reconvergence pessimism                                                 0.0014     5.7005
  clock uncertainty                                                            -0.1000     5.6005
  library setup time                                          1.0000            0.1142     5.7147
  data required time                                                                       5.7147
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7147
  data arrival time                                                                       -6.0857
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3710

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0472 
  total derate : arrival time                                                  -0.1753 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2225 

  slack (with derating applied) (VIOLATED)                                     -0.3710 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1485 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     3.3301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     3.3301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     3.3983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.3983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     3.4829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     3.4829 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[4] (SRAM2RW128x16)
                                                     0.0295   1.0500            0.0876     3.5704 r
  I_RISC_CORE/I_REG_FILE_data_out_A[4] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_139/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0500   0.0000   0.0000     3.5704 r
  I_RISC_CORE/sram_fixcell_139/Y (NBUFFX4_HVT)       0.1428   1.0500            0.2317     3.8022 r
  I_RISC_CORE/sram_fixnet_139 (net)
                               1   0.9037 
  I_RISC_CORE/U189/A0 (HADDX1_HVT)          0.0000   0.1428   1.0500   0.0000   0.0000     3.8022 r
  I_RISC_CORE/U189/SO (HADDX1_HVT)                   0.2424   1.0500            0.8585     4.6606 f
  I_RISC_CORE/RESULT_DATA[4] (net)
                               2   0.8868 
  RESULT_DATA_4__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2424   1.0500   0.0000   0.0000     4.6606 f
  RESULT_DATA_4__UPF_LS/Y (LSDNSSX4_RVT)             0.1426   1.0500            0.4266     5.0872 f
  n404 (net)                   2   0.8460 
  U268/A2 (AO22X1_HVT)                      0.0000   0.1426   1.0500   0.0000   0.0000     5.0872 f
  U268/Y (AO22X1_HVT)                                0.1948   1.0500            0.6549     5.7421 f
  n742 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_66_91/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0500   0.0000   0.0000     5.7421 f
  I_SDRAM_TOP/HFSBUF_66_91/Y (NBUFFX16_HVT)          0.1224   1.0500            0.3437     6.0857 f
  I_SDRAM_TOP/HFSNET_23 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[20] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0500   0.0000   0.0000     6.0857 f
  data arrival time                                                                        6.0857

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cto_buf_33233/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cto_buf_33233/Y (NBUFFX2_LVT)
                                                     0.0270   0.9500            0.0532     5.4315 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   0.4178 
  I_CLOCKING/occ_int1/cto_buf_33193/A (NBUFFX2_LVT)
                                            0.0000   0.0270   0.9500   0.0000  -0.0000     5.4315 r
  I_CLOCKING/occ_int1/cto_buf_33193/Y (NBUFFX2_LVT)
                                                     0.0304   0.9500            0.0528     5.4842 r
  I_CLOCKING/occ_int1/cts1 (net)
                               1   0.9271 
  I_CLOCKING/occ_int1/cto_buf_33112/A (NBUFFX8_LVT)
                                            0.0000   0.0304   0.9500   0.0000   0.0000     5.4842 r
  I_CLOCKING/occ_int1/cto_buf_33112/Y (NBUFFX8_LVT)
                                                     0.0327   0.9500            0.0639     5.5481 r
  I_CLOCKING/occ_int1/cts0 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701332362/A (NBUFFX16_LVT)
                                            0.0000   0.0327   0.9500   0.0000   0.0000     5.5481 r
  I_CLOCKING/occ_int1/cts_buf_701332362/Y (NBUFFX16_LVT)
                                                     0.0364   0.9500            0.0703     5.6185 r
  I_CLOCKING/occ_int1/ctsbuf_net_13721015 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_700032349/A (NBUFFX8_LVT)
                                            0.0000   0.0364   0.9500   0.0000   0.0000     5.6185 r
  I_CLOCKING/occ_int1/cts_buf_700032349/Y (NBUFFX8_LVT)
                                                     0.0505   0.9500            0.0806     5.6991 r
  I_CLOCKING/occ_int1/p_abuf23 (net)
                              22   9.8971 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0505   0.9500   0.0000   0.0000     5.6991 r
  clock reconvergence pessimism                                                 0.0014     5.7005
  clock uncertainty                                                            -0.1000     5.6005
  library setup time                                          1.0000            0.1142     5.7147
  data required time                                                                       5.7147
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7147
  data arrival time                                                                       -6.0857
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3710

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0472 
  total derate : arrival time                                                  -0.1753 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2225 

  slack (with derating applied) (VIOLATED)                                     -0.3710 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1485 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     3.3581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     3.3581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/CLK (SDFFX2_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/Q (SDFFX2_HVT)
                                                     0.2137   1.0500            1.3278     5.0240 f
  I_RISC_CORE/Xecutng_Instrn[12] (net)
                               4   3.2394 
  Xecutng_Instrn_12__UPF_LS/A (LSDNSSX8_LVT)
                                            0.0000   0.2137   1.0500   0.0000   0.0000     5.0240 f
  Xecutng_Instrn_12__UPF_LS/Y (LSDNSSX8_LVT)         0.0427   1.0500            0.1980     5.2219 f
  n367 (net)                   3   2.1637 
  U242/A2 (AO22X1_HVT)                      0.0000   0.0427   1.0500   0.0000   0.0000     5.2219 f
  U242/Y (AO22X1_HVT)                                0.1799   1.0500            0.5532     5.7751 f
  n759 (net)                   1   1.0990 
  I_SDRAM_TOP/HFSBUF_4_128/A (NBUFFX8_HVT)
                                            0.0000   0.1799   1.0500   0.0000   0.0000     5.7751 f
  I_SDRAM_TOP/HFSBUF_4_128/Y (NBUFFX8_HVT)           0.1100   1.0500            0.3155     6.0906 f
  I_SDRAM_TOP/HFSNET_47 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[12] (SRAM2RW64x32)
                                            0.0000   0.1100   1.0500   0.0000   0.0000     6.0906 f
  data arrival time                                                                        6.0906

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cto_buf_33233/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cto_buf_33233/Y (NBUFFX2_LVT)
                                                     0.0270   0.9500            0.0532     5.4315 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   0.4178 
  I_CLOCKING/occ_int1/cto_buf_33193/A (NBUFFX2_LVT)
                                            0.0000   0.0270   0.9500   0.0000  -0.0000     5.4315 r
  I_CLOCKING/occ_int1/cto_buf_33193/Y (NBUFFX2_LVT)
                                                     0.0304   0.9500            0.0528     5.4842 r
  I_CLOCKING/occ_int1/cts1 (net)
                               1   0.9271 
  I_CLOCKING/occ_int1/cto_buf_33112/A (NBUFFX8_LVT)
                                            0.0000   0.0304   0.9500   0.0000   0.0000     5.4842 r
  I_CLOCKING/occ_int1/cto_buf_33112/Y (NBUFFX8_LVT)
                                                     0.0327   0.9500            0.0639     5.5481 r
  I_CLOCKING/occ_int1/cts0 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701332362/A (NBUFFX16_LVT)
                                            0.0000   0.0327   0.9500   0.0000   0.0000     5.5481 r
  I_CLOCKING/occ_int1/cts_buf_701332362/Y (NBUFFX16_LVT)
                                                     0.0364   0.9500            0.0703     5.6185 r
  I_CLOCKING/occ_int1/ctsbuf_net_13721015 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_700032349/A (NBUFFX8_LVT)
                                            0.0000   0.0364   0.9500   0.0000   0.0000     5.6185 r
  I_CLOCKING/occ_int1/cts_buf_700032349/Y (NBUFFX8_LVT)
                                                     0.0505   0.9500            0.0806     5.6991 r
  I_CLOCKING/occ_int1/p_abuf23 (net)
                              22   9.8971 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0505   0.9500   0.0000   0.0000     5.6991 r
  clock reconvergence pessimism                                                 0.0014     5.7005
  clock uncertainty                                                            -0.1000     5.6005
  library setup time                                          1.0000            0.1197     5.7202
  data required time                                                                       5.7202
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7202
  data arrival time                                                                       -6.0906
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3704

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0472 
  total derate : arrival time                                                  -0.1756 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2228 

  slack (with derating applied) (VIOLATED)                                     -0.3704 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1477 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     0.9301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     0.9301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     0.9983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.9983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     1.0829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     1.0829 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0500            0.8467     1.9296 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0500   0.0000   0.0000     1.9296 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0500            0.4671     2.3967 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0500   0.0000   0.0000     2.3967 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0500            0.3000     2.6966 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0500   0.0000   0.0000     2.6966 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0500            0.2176     2.9142 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U227/A3 (AO22X1_HVT)          0.0000   0.1265   1.0500   0.0000   0.0000     2.9142 r
  I_RISC_CORE/U227/Y (AO22X1_HVT)                    0.2205   1.0500            0.4938     3.4081 r
  I_RISC_CORE/RegPort_C_12 (net)
                               1   1.1433 
  I_RISC_CORE/ZBUF_81_inst_23395/A (NBUFFX8_HVT)
                                            0.0000   0.2205   1.0500   0.0000   0.0000     3.4081 r
  I_RISC_CORE/ZBUF_81_inst_23395/Y (NBUFFX8_HVT)     0.1210   1.0500            0.3552     3.7633 r
  I_RISC_CORE/ZBUF_81_69 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[12] (SRAM2RW128x16)
                                            0.0000   0.1210   1.0500   0.0000   0.0000     3.7633 r
  data arrival time                                                                        3.7633

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1499     3.4829
  clock uncertainty                                                            -0.1000     3.3829
  library setup time                                          1.0000            0.0146     3.3975
  data required time                                                                       3.3975
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3975
  data arrival time                                                                       -3.7633
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3658

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1790 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2280 

  slack (with derating applied) (VIOLATED)                                     -0.3658 
  clock reconvergence pessimism (due to derating)                              -0.1004 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2382 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     0.9301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     0.9301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     0.9983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.9983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     1.0829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     1.0829 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0500            0.8467     1.9296 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0500   0.0000   0.0000     1.9296 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0500            0.4671     2.3967 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0500   0.0000   0.0000     2.3967 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0500            0.3000     2.6966 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0500   0.0000   0.0000     2.6966 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0500            0.2176     2.9142 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U227/A3 (AO22X1_HVT)          0.0000   0.1265   1.0500   0.0000   0.0000     2.9142 r
  I_RISC_CORE/U227/Y (AO22X1_HVT)                    0.2205   1.0500            0.4938     3.4081 r
  I_RISC_CORE/RegPort_C_12 (net)
                               1   1.1433 
  I_RISC_CORE/ZBUF_81_inst_23395/A (NBUFFX8_HVT)
                                            0.0000   0.2205   1.0500   0.0000   0.0000     3.4081 r
  I_RISC_CORE/ZBUF_81_inst_23395/Y (NBUFFX8_HVT)     0.1210   1.0500            0.3552     3.7633 r
  I_RISC_CORE/ZBUF_81_69 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[12] (SRAM2RW128x16)
                                            0.0000   0.1210   1.0500   0.0000   0.0000     3.7633 r
  data arrival time                                                                        3.7633

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1499     3.4829
  clock uncertainty                                                            -0.1000     3.3829
  library setup time                                          1.0000            0.0146     3.3975
  data required time                                                                       3.3975
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3975
  data arrival time                                                                       -3.7633
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3658

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1790 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2280 

  slack (with derating applied) (VIOLATED)                                     -0.3658 
  clock reconvergence pessimism (due to derating)                              -0.1004 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2382 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     0.9301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     0.9301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     0.9983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.9983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     1.0829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     1.0829 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0500            0.8467     1.9296 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0500   0.0000   0.0000     1.9296 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0500            0.4671     2.3967 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0500   0.0000   0.0000     2.3967 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0500            0.3000     2.6966 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0500   0.0000   0.0000     2.6966 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0500            0.2176     2.9142 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U227/A3 (AO22X1_HVT)          0.0000   0.1265   1.0500   0.0000   0.0000     2.9142 r
  I_RISC_CORE/U227/Y (AO22X1_HVT)                    0.2205   1.0500            0.4938     3.4081 r
  I_RISC_CORE/RegPort_C_12 (net)
                               1   1.1433 
  I_RISC_CORE/ZBUF_81_inst_23395/A (NBUFFX8_HVT)
                                            0.0000   0.2205   1.0500   0.0000   0.0000     3.4081 r
  I_RISC_CORE/ZBUF_81_inst_23395/Y (NBUFFX8_HVT)     0.1210   1.0500            0.3552     3.7633 r
  I_RISC_CORE/ZBUF_81_69 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[12] (SRAM2RW128x16)
                                            0.0000   0.1210   1.0500   0.0000   0.0000     3.7633 r
  data arrival time                                                                        3.7633

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1499     3.4829
  clock uncertainty                                                            -0.1000     3.3829
  library setup time                                          1.0000            0.0146     3.3975
  data required time                                                                       3.3975
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3975
  data arrival time                                                                       -3.7633
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3658

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1790 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2280 

  slack (with derating applied) (VIOLATED)                                     -0.3658 
  clock reconvergence pessimism (due to derating)                              -0.1004 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2382 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     0.9301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     0.9301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     0.9983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.9983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     1.0829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     1.0829 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0500            0.8467     1.9296 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0500   0.0000   0.0000     1.9296 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0500            0.4671     2.3967 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0500   0.0000   0.0000     2.3967 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0500            0.3000     2.6966 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0500   0.0000   0.0000     2.6966 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0500            0.2176     2.9142 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U227/A3 (AO22X1_HVT)          0.0000   0.1265   1.0500   0.0000   0.0000     2.9142 r
  I_RISC_CORE/U227/Y (AO22X1_HVT)                    0.2205   1.0500            0.4938     3.4081 r
  I_RISC_CORE/RegPort_C_12 (net)
                               1   1.1433 
  I_RISC_CORE/ZBUF_81_inst_23395/A (NBUFFX8_HVT)
                                            0.0000   0.2205   1.0500   0.0000   0.0000     3.4081 r
  I_RISC_CORE/ZBUF_81_inst_23395/Y (NBUFFX8_HVT)     0.1210   1.0500            0.3552     3.7633 r
  I_RISC_CORE/ZBUF_81_69 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[12] (SRAM2RW128x16)
                                            0.0000   0.1210   1.0500   0.0000   0.0000     3.7633 r
  data arrival time                                                                        3.7633

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1499     3.4829
  clock uncertainty                                                            -0.1000     3.3829
  library setup time                                          1.0000            0.0146     3.3975
  data required time                                                                       3.3975
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3975
  data arrival time                                                                       -3.7633
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3658

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1790 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2280 

  slack (with derating applied) (VIOLATED)                                     -0.3658 
  clock reconvergence pessimism (due to derating)                              -0.1004 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2382 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     3.3301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     3.3301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     3.3983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.3983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     3.4829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     3.4829 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[5] (SRAM2RW128x16)
                                                     0.0295   1.0500            0.0876     3.5704 r
  I_RISC_CORE/I_REG_FILE_data_out_A[5] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_138/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0500   0.0000   0.0000     3.5704 r
  I_RISC_CORE/sram_fixcell_138/Y (NBUFFX4_HVT)       0.1428   1.0500            0.2317     3.8022 r
  I_RISC_CORE/sram_fixnet_138 (net)
                               1   0.9037 
  I_RISC_CORE/U190/A0 (HADDX1_HVT)          0.0000   0.1428   1.0500   0.0000   0.0000     3.8022 r
  I_RISC_CORE/U190/SO (HADDX1_HVT)                   0.2389   1.0500            0.8533     4.6555 f
  I_RISC_CORE/RESULT_DATA[5] (net)
                               2   0.7793 
  RESULT_DATA_5__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2389   1.0500   0.0000   0.0000     4.6555 f
  RESULT_DATA_5__UPF_LS/Y (LSDNSSX4_RVT)             0.1426   1.0500            0.4236     5.0791 f
  n403 (net)                   2   0.8460 
  U267/A2 (AO22X1_HVT)                      0.0000   0.1426   1.0500   0.0000   0.0000     5.0791 f
  U267/Y (AO22X1_HVT)                                0.1948   1.0500            0.6548     5.7339 f
  n746 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_66_84/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0500   0.0000   0.0000     5.7339 f
  I_SDRAM_TOP/HFSBUF_66_84/Y (NBUFFX16_HVT)          0.1224   1.0500            0.3437     6.0776 f
  I_SDRAM_TOP/HFSNET_16 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[21] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0500   0.0000   0.0000     6.0776 f
  data arrival time                                                                        6.0776

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cto_buf_33233/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cto_buf_33233/Y (NBUFFX2_LVT)
                                                     0.0270   0.9500            0.0532     5.4315 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   0.4178 
  I_CLOCKING/occ_int1/cto_buf_33193/A (NBUFFX2_LVT)
                                            0.0000   0.0270   0.9500   0.0000  -0.0000     5.4315 r
  I_CLOCKING/occ_int1/cto_buf_33193/Y (NBUFFX2_LVT)
                                                     0.0304   0.9500            0.0528     5.4842 r
  I_CLOCKING/occ_int1/cts1 (net)
                               1   0.9271 
  I_CLOCKING/occ_int1/cto_buf_33112/A (NBUFFX8_LVT)
                                            0.0000   0.0304   0.9500   0.0000   0.0000     5.4842 r
  I_CLOCKING/occ_int1/cto_buf_33112/Y (NBUFFX8_LVT)
                                                     0.0327   0.9500            0.0639     5.5481 r
  I_CLOCKING/occ_int1/cts0 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701332362/A (NBUFFX16_LVT)
                                            0.0000   0.0327   0.9500   0.0000   0.0000     5.5481 r
  I_CLOCKING/occ_int1/cts_buf_701332362/Y (NBUFFX16_LVT)
                                                     0.0364   0.9500            0.0703     5.6185 r
  I_CLOCKING/occ_int1/ctsbuf_net_13721015 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_700032349/A (NBUFFX8_LVT)
                                            0.0000   0.0364   0.9500   0.0000   0.0000     5.6185 r
  I_CLOCKING/occ_int1/cts_buf_700032349/Y (NBUFFX8_LVT)
                                                     0.0505   0.9500            0.0806     5.6991 r
  I_CLOCKING/occ_int1/p_abuf23 (net)
                              22   9.8971 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0505   0.9500   0.0000   0.0000     5.6991 r
  clock reconvergence pessimism                                                 0.0014     5.7005
  clock uncertainty                                                            -0.1000     5.6005
  library setup time                                          1.0000            0.1142     5.7147
  data required time                                                                       5.7147
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7147
  data arrival time                                                                       -6.0776
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3629

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0472 
  total derate : arrival time                                                  -0.1749 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2221 

  slack (with derating applied) (VIOLATED)                                     -0.3629 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1407 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     3.3301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     3.3301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     3.3983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.3983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     3.4829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     3.4829 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[6] (SRAM2RW128x16)
                                                     0.0295   1.0500            0.0876     3.5704 r
  I_RISC_CORE/I_REG_FILE_data_out_A[6] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_137/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0500   0.0000   0.0000     3.5704 r
  I_RISC_CORE/sram_fixcell_137/Y (NBUFFX4_HVT)       0.1428   1.0500            0.2317     3.8022 r
  I_RISC_CORE/sram_fixnet_137 (net)
                               1   0.9037 
  I_RISC_CORE/U191/A0 (HADDX1_HVT)          0.0000   0.1428   1.0500   0.0000   0.0000     3.8022 r
  I_RISC_CORE/U191/SO (HADDX1_HVT)                   0.2389   1.0500            0.8533     4.6555 f
  I_RISC_CORE/RESULT_DATA[6] (net)
                               2   0.7793 
  RESULT_DATA_6__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2389   1.0500   0.0000   0.0000     4.6555 f
  RESULT_DATA_6__UPF_LS/Y (LSDNSSX4_RVT)             0.1426   1.0500            0.4236     5.0791 f
  n402 (net)                   2   0.8460 
  U266/A2 (AO22X1_HVT)                      0.0000   0.1426   1.0500   0.0000   0.0000     5.0791 f
  U266/Y (AO22X1_HVT)                                0.1948   1.0500            0.6548     5.7339 f
  n736 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_60_99/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0500   0.0000   0.0000     5.7339 f
  I_SDRAM_TOP/HFSBUF_60_99/Y (NBUFFX16_HVT)          0.1224   1.0500            0.3437     6.0776 f
  I_SDRAM_TOP/HFSNET_31 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[22] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0500   0.0000   0.0000     6.0776 f
  data arrival time                                                                        6.0776

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cto_buf_33233/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cto_buf_33233/Y (NBUFFX2_LVT)
                                                     0.0270   0.9500            0.0532     5.4315 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   0.4178 
  I_CLOCKING/occ_int1/cto_buf_33193/A (NBUFFX2_LVT)
                                            0.0000   0.0270   0.9500   0.0000  -0.0000     5.4315 r
  I_CLOCKING/occ_int1/cto_buf_33193/Y (NBUFFX2_LVT)
                                                     0.0304   0.9500            0.0528     5.4842 r
  I_CLOCKING/occ_int1/cts1 (net)
                               1   0.9271 
  I_CLOCKING/occ_int1/cto_buf_33112/A (NBUFFX8_LVT)
                                            0.0000   0.0304   0.9500   0.0000   0.0000     5.4842 r
  I_CLOCKING/occ_int1/cto_buf_33112/Y (NBUFFX8_LVT)
                                                     0.0327   0.9500            0.0639     5.5481 r
  I_CLOCKING/occ_int1/cts0 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701332362/A (NBUFFX16_LVT)
                                            0.0000   0.0327   0.9500   0.0000   0.0000     5.5481 r
  I_CLOCKING/occ_int1/cts_buf_701332362/Y (NBUFFX16_LVT)
                                                     0.0364   0.9500            0.0703     5.6185 r
  I_CLOCKING/occ_int1/ctsbuf_net_13721015 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_700032349/A (NBUFFX8_LVT)
                                            0.0000   0.0364   0.9500   0.0000   0.0000     5.6185 r
  I_CLOCKING/occ_int1/cts_buf_700032349/Y (NBUFFX8_LVT)
                                                     0.0505   0.9500            0.0806     5.6991 r
  I_CLOCKING/occ_int1/p_abuf23 (net)
                              22   9.8971 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0505   0.9500   0.0000   0.0000     5.6991 r
  clock reconvergence pessimism                                                 0.0014     5.7005
  clock uncertainty                                                            -0.1000     5.6005
  library setup time                                          1.0000            0.1142     5.7147
  data required time                                                                       5.7147
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7147
  data arrival time                                                                       -6.0776
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3629

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0472 
  total derate : arrival time                                                  -0.1749 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2221 

  slack (with derating applied) (VIOLATED)                                     -0.3629 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1407 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     3.3301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     3.3301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     3.3983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.3983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     3.4829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     3.4829 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[7] (SRAM2RW128x16)
                                                     0.0295   1.0500            0.0876     3.5704 r
  I_RISC_CORE/I_REG_FILE_data_out_A[7] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_136/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0500   0.0000   0.0000     3.5704 r
  I_RISC_CORE/sram_fixcell_136/Y (NBUFFX4_HVT)       0.1428   1.0500            0.2317     3.8022 r
  I_RISC_CORE/sram_fixnet_136 (net)
                               1   0.9037 
  I_RISC_CORE/U187/A0 (HADDX1_HVT)          0.0000   0.1428   1.0500   0.0000   0.0000     3.8022 r
  I_RISC_CORE/U187/SO (HADDX1_HVT)                   0.2389   1.0500            0.8533     4.6555 f
  I_RISC_CORE/RESULT_DATA[7] (net)
                               2   0.7793 
  RESULT_DATA_7__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2389   1.0500   0.0000   0.0000     4.6555 f
  RESULT_DATA_7__UPF_LS/Y (LSDNSSX4_RVT)             0.1426   1.0500            0.4236     5.0791 f
  n401 (net)                   2   0.8460 
  U265/A2 (AO22X1_HVT)                      0.0000   0.1426   1.0500   0.0000   0.0000     5.0791 f
  U265/Y (AO22X1_HVT)                                0.1948   1.0500            0.6548     5.7339 f
  n735 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_96/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0500   0.0000   0.0000     5.7339 f
  I_SDRAM_TOP/HFSBUF_23_96/Y (NBUFFX16_HVT)          0.1224   1.0500            0.3437     6.0776 f
  I_SDRAM_TOP/HFSNET_28 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[23] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0500   0.0000   0.0000     6.0776 f
  data arrival time                                                                        6.0776

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cto_buf_33233/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cto_buf_33233/Y (NBUFFX2_LVT)
                                                     0.0270   0.9500            0.0532     5.4315 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   0.4178 
  I_CLOCKING/occ_int1/cto_buf_33193/A (NBUFFX2_LVT)
                                            0.0000   0.0270   0.9500   0.0000  -0.0000     5.4315 r
  I_CLOCKING/occ_int1/cto_buf_33193/Y (NBUFFX2_LVT)
                                                     0.0304   0.9500            0.0528     5.4842 r
  I_CLOCKING/occ_int1/cts1 (net)
                               1   0.9271 
  I_CLOCKING/occ_int1/cto_buf_33112/A (NBUFFX8_LVT)
                                            0.0000   0.0304   0.9500   0.0000   0.0000     5.4842 r
  I_CLOCKING/occ_int1/cto_buf_33112/Y (NBUFFX8_LVT)
                                                     0.0327   0.9500            0.0639     5.5481 r
  I_CLOCKING/occ_int1/cts0 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701332362/A (NBUFFX16_LVT)
                                            0.0000   0.0327   0.9500   0.0000   0.0000     5.5481 r
  I_CLOCKING/occ_int1/cts_buf_701332362/Y (NBUFFX16_LVT)
                                                     0.0364   0.9500            0.0703     5.6185 r
  I_CLOCKING/occ_int1/ctsbuf_net_13721015 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_700032349/A (NBUFFX8_LVT)
                                            0.0000   0.0364   0.9500   0.0000   0.0000     5.6185 r
  I_CLOCKING/occ_int1/cts_buf_700032349/Y (NBUFFX8_LVT)
                                                     0.0505   0.9500            0.0806     5.6991 r
  I_CLOCKING/occ_int1/p_abuf23 (net)
                              22   9.8971 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0505   0.9500   0.0000   0.0000     5.6991 r
  clock reconvergence pessimism                                                 0.0014     5.7005
  clock uncertainty                                                            -0.1000     5.6005
  library setup time                                          1.0000            0.1142     5.7147
  data required time                                                                       5.7147
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7147
  data arrival time                                                                       -6.0776
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3629

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0472 
  total derate : arrival time                                                  -0.1749 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2221 

  slack (with derating applied) (VIOLATED)                                     -0.3629 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1407 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     3.3581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     3.3581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFX2_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/Q (SDFFX2_HVT)
                                                     0.2096   1.0500            1.3221     5.0182 f
  I_RISC_CORE/Xecutng_Instrn[6] (net)
                               3   2.9678 
  Xecutng_Instrn_6__UPF_LS/A (LSDNSSX8_LVT)
                                            0.0000   0.2096   1.0500   0.0000   0.0000     5.0182 f
  Xecutng_Instrn_6__UPF_LS/Y (LSDNSSX8_LVT)          0.0421   1.0500            0.1953     5.2135 f
  n373 (net)                   4   2.1477 
  U252/A2 (AO22X1_HVT)                      0.0000   0.0421   1.0500   0.0000   0.0000     5.2135 f
  U252/Y (AO22X1_HVT)                                0.1799   1.0500            0.5527     5.7662 f
  n729 (net)                   1   1.0990 
  I_SDRAM_TOP/HFSBUF_23_104/A (NBUFFX8_HVT)
                                            0.0000   0.1799   1.0500   0.0000   0.0000     5.7662 f
  I_SDRAM_TOP/HFSBUF_23_104/Y (NBUFFX8_HVT)          0.1100   1.0500            0.3155     6.0817 f
  I_SDRAM_TOP/HFSNET_36 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[6] (SRAM2RW64x32)
                                            0.0000   0.1100   1.0500   0.0000   0.0000     6.0817 f
  data arrival time                                                                        6.0817

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cto_buf_33233/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cto_buf_33233/Y (NBUFFX2_LVT)
                                                     0.0270   0.9500            0.0532     5.4315 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   0.4178 
  I_CLOCKING/occ_int1/cto_buf_33193/A (NBUFFX2_LVT)
                                            0.0000   0.0270   0.9500   0.0000  -0.0000     5.4315 r
  I_CLOCKING/occ_int1/cto_buf_33193/Y (NBUFFX2_LVT)
                                                     0.0304   0.9500            0.0528     5.4842 r
  I_CLOCKING/occ_int1/cts1 (net)
                               1   0.9271 
  I_CLOCKING/occ_int1/cto_buf_33112/A (NBUFFX8_LVT)
                                            0.0000   0.0304   0.9500   0.0000   0.0000     5.4842 r
  I_CLOCKING/occ_int1/cto_buf_33112/Y (NBUFFX8_LVT)
                                                     0.0327   0.9500            0.0639     5.5481 r
  I_CLOCKING/occ_int1/cts0 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701332362/A (NBUFFX16_LVT)
                                            0.0000   0.0327   0.9500   0.0000   0.0000     5.5481 r
  I_CLOCKING/occ_int1/cts_buf_701332362/Y (NBUFFX16_LVT)
                                                     0.0364   0.9500            0.0703     5.6185 r
  I_CLOCKING/occ_int1/ctsbuf_net_13721015 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_700032349/A (NBUFFX8_LVT)
                                            0.0000   0.0364   0.9500   0.0000   0.0000     5.6185 r
  I_CLOCKING/occ_int1/cts_buf_700032349/Y (NBUFFX8_LVT)
                                                     0.0505   0.9500            0.0806     5.6991 r
  I_CLOCKING/occ_int1/p_abuf23 (net)
                              22   9.8971 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0505   0.9500   0.0000   0.0000     5.6991 r
  clock reconvergence pessimism                                                 0.0014     5.7005
  clock uncertainty                                                            -0.1000     5.6005
  library setup time                                          1.0000            0.1197     5.7202
  data required time                                                                       5.7202
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7202
  data arrival time                                                                       -6.0817
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3615

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0472 
  total derate : arrival time                                                  -0.1751 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2223 

  slack (with derating applied) (VIOLATED)                                     -0.3615 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1392 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/CLK (SDFFX1_RVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/QN (SDFFX1_RVT)
                                                     0.1244   1.0500            0.3842     1.6803 r
  I_RISC_CORE/n1287 (net)      2   1.0183 
  I_RISC_CORE/U164/A1 (NAND2X1_LVT)         0.0000   0.1244   1.0500   0.0000   0.0000     1.6803 r
  I_RISC_CORE/U164/Y (NAND2X1_LVT)                   0.0430   1.0500            0.1385     1.8188 f
  I_RISC_CORE/n117 (net)       6   2.7538 
  I_RISC_CORE/U465/A (INVX1_HVT)            0.0000   0.0430   1.0500   0.0000   0.0000     1.8188 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                     0.1489   1.0500            0.1093     1.9281 r
  I_RISC_CORE/n1381 (net)      5   2.3714 
  I_RISC_CORE/U208/A2 (NAND2X4_HVT)         0.0000   0.1489   1.0500   0.0000   0.0000     1.9281 r
  I_RISC_CORE/U208/Y (NAND2X4_HVT)                   0.1741   1.0500            0.6806     2.6087 f
  I_RISC_CORE/n112 (net)       8   4.2726 
  I_RISC_CORE/U753/A (INVX2_HVT)            0.0000   0.1741   1.0500   0.0000   0.0000     2.6087 f
  I_RISC_CORE/U753/Y (INVX2_HVT)                     0.1291   1.0500            0.1942     2.8028 r
  I_RISC_CORE/n1394 (net)      8   3.2456 
  I_RISC_CORE/U377/A1 (AO22X1_HVT)          0.0000   0.1291   1.0500   0.0000   0.0000     2.8028 r
  I_RISC_CORE/U377/Y (AO22X1_HVT)                    0.1994   1.0500            0.5573     3.3602 r
  I_RISC_CORE/Addr_A[0] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_63_inst_23496/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0500   0.0000   0.0000     3.3602 r
  I_RISC_CORE/ZBUF_63_inst_23496/Y (NBUFFX4_HVT)     0.1328   1.0500            0.3532     3.7134 r
  I_RISC_CORE/ZBUF_63_77 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[0] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0500   0.0000   0.0000     3.7134 r
  data arrival time                                                                        3.7134

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1173     3.4503
  clock uncertainty                                                            -0.1000     3.3503
  library setup time                                          1.0000            0.0101     3.3604
  data required time                                                                       3.3604
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3604
  data arrival time                                                                       -3.7134
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3530

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1766 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2256 

  slack (with derating applied) (VIOLATED)                                     -0.3530 
  clock reconvergence pessimism (due to derating)                              -0.0804 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2078 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/CLK (SDFFX1_RVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/QN (SDFFX1_RVT)
                                                     0.1244   1.0500            0.3842     1.6803 r
  I_RISC_CORE/n1287 (net)      2   1.0183 
  I_RISC_CORE/U164/A1 (NAND2X1_LVT)         0.0000   0.1244   1.0500   0.0000   0.0000     1.6803 r
  I_RISC_CORE/U164/Y (NAND2X1_LVT)                   0.0430   1.0500            0.1385     1.8188 f
  I_RISC_CORE/n117 (net)       6   2.7538 
  I_RISC_CORE/U465/A (INVX1_HVT)            0.0000   0.0430   1.0500   0.0000   0.0000     1.8188 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                     0.1489   1.0500            0.1093     1.9281 r
  I_RISC_CORE/n1381 (net)      5   2.3714 
  I_RISC_CORE/U208/A2 (NAND2X4_HVT)         0.0000   0.1489   1.0500   0.0000   0.0000     1.9281 r
  I_RISC_CORE/U208/Y (NAND2X4_HVT)                   0.1741   1.0500            0.6806     2.6087 f
  I_RISC_CORE/n112 (net)       8   4.2726 
  I_RISC_CORE/U753/A (INVX2_HVT)            0.0000   0.1741   1.0500   0.0000   0.0000     2.6087 f
  I_RISC_CORE/U753/Y (INVX2_HVT)                     0.1291   1.0500            0.1942     2.8028 r
  I_RISC_CORE/n1394 (net)      8   3.2456 
  I_RISC_CORE/U377/A1 (AO22X1_HVT)          0.0000   0.1291   1.0500   0.0000   0.0000     2.8028 r
  I_RISC_CORE/U377/Y (AO22X1_HVT)                    0.1994   1.0500            0.5573     3.3602 r
  I_RISC_CORE/Addr_A[0] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_63_inst_23496/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0500   0.0000   0.0000     3.3602 r
  I_RISC_CORE/ZBUF_63_inst_23496/Y (NBUFFX4_HVT)     0.1328   1.0500            0.3532     3.7134 r
  I_RISC_CORE/ZBUF_63_77 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[0] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0500   0.0000   0.0000     3.7134 r
  data arrival time                                                                        3.7134

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1173     3.4503
  clock uncertainty                                                            -0.1000     3.3503
  library setup time                                          1.0000            0.0101     3.3604
  data required time                                                                       3.3604
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3604
  data arrival time                                                                       -3.7134
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3530

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1766 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2256 

  slack (with derating applied) (VIOLATED)                                     -0.3530 
  clock reconvergence pessimism (due to derating)                              -0.0804 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2078 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/CLK (SDFFX1_RVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/QN (SDFFX1_RVT)
                                                     0.1244   1.0500            0.3842     1.6803 r
  I_RISC_CORE/n1287 (net)      2   1.0183 
  I_RISC_CORE/U164/A1 (NAND2X1_LVT)         0.0000   0.1244   1.0500   0.0000   0.0000     1.6803 r
  I_RISC_CORE/U164/Y (NAND2X1_LVT)                   0.0430   1.0500            0.1385     1.8188 f
  I_RISC_CORE/n117 (net)       6   2.7538 
  I_RISC_CORE/U465/A (INVX1_HVT)            0.0000   0.0430   1.0500   0.0000   0.0000     1.8188 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                     0.1489   1.0500            0.1093     1.9281 r
  I_RISC_CORE/n1381 (net)      5   2.3714 
  I_RISC_CORE/U208/A2 (NAND2X4_HVT)         0.0000   0.1489   1.0500   0.0000   0.0000     1.9281 r
  I_RISC_CORE/U208/Y (NAND2X4_HVT)                   0.1741   1.0500            0.6806     2.6087 f
  I_RISC_CORE/n112 (net)       8   4.2726 
  I_RISC_CORE/U753/A (INVX2_HVT)            0.0000   0.1741   1.0500   0.0000   0.0000     2.6087 f
  I_RISC_CORE/U753/Y (INVX2_HVT)                     0.1291   1.0500            0.1942     2.8028 r
  I_RISC_CORE/n1394 (net)      8   3.2456 
  I_RISC_CORE/U375/A1 (AO22X1_HVT)          0.0000   0.1291   1.0500   0.0000   0.0000     2.8028 r
  I_RISC_CORE/U375/Y (AO22X1_HVT)                    0.1994   1.0500            0.5573     3.3602 r
  I_RISC_CORE/n791 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_23442/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0500   0.0000   0.0000     3.3602 r
  I_RISC_CORE/ZBUF_37_inst_23442/Y (NBUFFX4_HVT)     0.1328   1.0500            0.3532     3.7134 r
  I_RISC_CORE/ZBUF_37_72 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[2] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0500   0.0000   0.0000     3.7134 r
  data arrival time                                                                        3.7134

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1173     3.4503
  clock uncertainty                                                            -0.1000     3.3503
  library setup time                                          1.0000            0.0101     3.3604
  data required time                                                                       3.3604
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3604
  data arrival time                                                                       -3.7134
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3530

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1766 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2256 

  slack (with derating applied) (VIOLATED)                                     -0.3530 
  clock reconvergence pessimism (due to derating)                              -0.0804 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2078 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/CLK (SDFFX1_RVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/QN (SDFFX1_RVT)
                                                     0.1244   1.0500            0.3842     1.6803 r
  I_RISC_CORE/n1287 (net)      2   1.0183 
  I_RISC_CORE/U164/A1 (NAND2X1_LVT)         0.0000   0.1244   1.0500   0.0000   0.0000     1.6803 r
  I_RISC_CORE/U164/Y (NAND2X1_LVT)                   0.0430   1.0500            0.1385     1.8188 f
  I_RISC_CORE/n117 (net)       6   2.7538 
  I_RISC_CORE/U465/A (INVX1_HVT)            0.0000   0.0430   1.0500   0.0000   0.0000     1.8188 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                     0.1489   1.0500            0.1093     1.9281 r
  I_RISC_CORE/n1381 (net)      5   2.3714 
  I_RISC_CORE/U208/A2 (NAND2X4_HVT)         0.0000   0.1489   1.0500   0.0000   0.0000     1.9281 r
  I_RISC_CORE/U208/Y (NAND2X4_HVT)                   0.1741   1.0500            0.6806     2.6087 f
  I_RISC_CORE/n112 (net)       8   4.2726 
  I_RISC_CORE/U753/A (INVX2_HVT)            0.0000   0.1741   1.0500   0.0000   0.0000     2.6087 f
  I_RISC_CORE/U753/Y (INVX2_HVT)                     0.1291   1.0500            0.1942     2.8028 r
  I_RISC_CORE/n1394 (net)      8   3.2456 
  I_RISC_CORE/U375/A1 (AO22X1_HVT)          0.0000   0.1291   1.0500   0.0000   0.0000     2.8028 r
  I_RISC_CORE/U375/Y (AO22X1_HVT)                    0.1994   1.0500            0.5573     3.3602 r
  I_RISC_CORE/n791 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_23442/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0500   0.0000   0.0000     3.3602 r
  I_RISC_CORE/ZBUF_37_inst_23442/Y (NBUFFX4_HVT)     0.1328   1.0500            0.3532     3.7134 r
  I_RISC_CORE/ZBUF_37_72 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[2] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0500   0.0000   0.0000     3.7134 r
  data arrival time                                                                        3.7134

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1173     3.4503
  clock uncertainty                                                            -0.1000     3.3503
  library setup time                                          1.0000            0.0101     3.3604
  data required time                                                                       3.3604
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3604
  data arrival time                                                                       -3.7134
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3530

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1766 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2256 

  slack (with derating applied) (VIOLATED)                                     -0.3530 
  clock reconvergence pessimism (due to derating)                              -0.0804 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2078 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/CLK (SDFFX1_RVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/QN (SDFFX1_RVT)
                                                     0.1244   1.0500            0.3842     1.6803 r
  I_RISC_CORE/n1287 (net)      2   1.0183 
  I_RISC_CORE/U164/A1 (NAND2X1_LVT)         0.0000   0.1244   1.0500   0.0000   0.0000     1.6803 r
  I_RISC_CORE/U164/Y (NAND2X1_LVT)                   0.0430   1.0500            0.1385     1.8188 f
  I_RISC_CORE/n117 (net)       6   2.7538 
  I_RISC_CORE/U465/A (INVX1_HVT)            0.0000   0.0430   1.0500   0.0000   0.0000     1.8188 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                     0.1489   1.0500            0.1093     1.9281 r
  I_RISC_CORE/n1381 (net)      5   2.3714 
  I_RISC_CORE/U208/A2 (NAND2X4_HVT)         0.0000   0.1489   1.0500   0.0000   0.0000     1.9281 r
  I_RISC_CORE/U208/Y (NAND2X4_HVT)                   0.1741   1.0500            0.6806     2.6087 f
  I_RISC_CORE/n112 (net)       8   4.2726 
  I_RISC_CORE/U753/A (INVX2_HVT)            0.0000   0.1741   1.0500   0.0000   0.0000     2.6087 f
  I_RISC_CORE/U753/Y (INVX2_HVT)                     0.1291   1.0500            0.1942     2.8028 r
  I_RISC_CORE/n1394 (net)      8   3.2456 
  I_RISC_CORE/U374/A1 (AO22X1_HVT)          0.0000   0.1291   1.0500   0.0000   0.0000     2.8028 r
  I_RISC_CORE/U374/Y (AO22X1_HVT)                    0.1994   1.0500            0.5573     3.3602 r
  I_RISC_CORE/Addr_A[3] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_23396/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0500   0.0000   0.0000     3.3602 r
  I_RISC_CORE/ZBUF_37_inst_23396/Y (NBUFFX4_HVT)     0.1328   1.0500            0.3532     3.7134 r
  I_RISC_CORE/ZBUF_37_69 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[3] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0500   0.0000   0.0000     3.7134 r
  data arrival time                                                                        3.7134

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1173     3.4503
  clock uncertainty                                                            -0.1000     3.3503
  library setup time                                          1.0000            0.0101     3.3604
  data required time                                                                       3.3604
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3604
  data arrival time                                                                       -3.7134
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3530

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1766 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2256 

  slack (with derating applied) (VIOLATED)                                     -0.3530 
  clock reconvergence pessimism (due to derating)                              -0.0804 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2078 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/CLK (SDFFX1_RVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/QN (SDFFX1_RVT)
                                                     0.1244   1.0500            0.3842     1.6803 r
  I_RISC_CORE/n1287 (net)      2   1.0183 
  I_RISC_CORE/U164/A1 (NAND2X1_LVT)         0.0000   0.1244   1.0500   0.0000   0.0000     1.6803 r
  I_RISC_CORE/U164/Y (NAND2X1_LVT)                   0.0430   1.0500            0.1385     1.8188 f
  I_RISC_CORE/n117 (net)       6   2.7538 
  I_RISC_CORE/U465/A (INVX1_HVT)            0.0000   0.0430   1.0500   0.0000   0.0000     1.8188 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                     0.1489   1.0500            0.1093     1.9281 r
  I_RISC_CORE/n1381 (net)      5   2.3714 
  I_RISC_CORE/U208/A2 (NAND2X4_HVT)         0.0000   0.1489   1.0500   0.0000   0.0000     1.9281 r
  I_RISC_CORE/U208/Y (NAND2X4_HVT)                   0.1741   1.0500            0.6806     2.6087 f
  I_RISC_CORE/n112 (net)       8   4.2726 
  I_RISC_CORE/U753/A (INVX2_HVT)            0.0000   0.1741   1.0500   0.0000   0.0000     2.6087 f
  I_RISC_CORE/U753/Y (INVX2_HVT)                     0.1291   1.0500            0.1942     2.8028 r
  I_RISC_CORE/n1394 (net)      8   3.2456 
  I_RISC_CORE/U373/A1 (AO22X1_HVT)          0.0000   0.1291   1.0500   0.0000   0.0000     2.8028 r
  I_RISC_CORE/U373/Y (AO22X1_HVT)                    0.1994   1.0500            0.5573     3.3602 r
  I_RISC_CORE/n714 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_23474/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0500   0.0000   0.0000     3.3602 r
  I_RISC_CORE/ZBUF_37_inst_23474/Y (NBUFFX4_HVT)     0.1328   1.0500            0.3532     3.7134 r
  I_RISC_CORE/ZBUF_37_74 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[4] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0500   0.0000   0.0000     3.7134 r
  data arrival time                                                                        3.7134

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1173     3.4503
  clock uncertainty                                                            -0.1000     3.3503
  library setup time                                          1.0000            0.0101     3.3604
  data required time                                                                       3.3604
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3604
  data arrival time                                                                       -3.7134
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3530

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1766 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2256 

  slack (with derating applied) (VIOLATED)                                     -0.3530 
  clock reconvergence pessimism (due to derating)                              -0.0804 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2078 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/CLK (SDFFX1_RVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/QN (SDFFX1_RVT)
                                                     0.1244   1.0500            0.3842     1.6803 r
  I_RISC_CORE/n1287 (net)      2   1.0183 
  I_RISC_CORE/U164/A1 (NAND2X1_LVT)         0.0000   0.1244   1.0500   0.0000   0.0000     1.6803 r
  I_RISC_CORE/U164/Y (NAND2X1_LVT)                   0.0430   1.0500            0.1385     1.8188 f
  I_RISC_CORE/n117 (net)       6   2.7538 
  I_RISC_CORE/U465/A (INVX1_HVT)            0.0000   0.0430   1.0500   0.0000   0.0000     1.8188 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                     0.1489   1.0500            0.1093     1.9281 r
  I_RISC_CORE/n1381 (net)      5   2.3714 
  I_RISC_CORE/U208/A2 (NAND2X4_HVT)         0.0000   0.1489   1.0500   0.0000   0.0000     1.9281 r
  I_RISC_CORE/U208/Y (NAND2X4_HVT)                   0.1741   1.0500            0.6806     2.6087 f
  I_RISC_CORE/n112 (net)       8   4.2726 
  I_RISC_CORE/U753/A (INVX2_HVT)            0.0000   0.1741   1.0500   0.0000   0.0000     2.6087 f
  I_RISC_CORE/U753/Y (INVX2_HVT)                     0.1291   1.0500            0.1942     2.8028 r
  I_RISC_CORE/n1394 (net)      8   3.2456 
  I_RISC_CORE/U374/A1 (AO22X1_HVT)          0.0000   0.1291   1.0500   0.0000   0.0000     2.8028 r
  I_RISC_CORE/U374/Y (AO22X1_HVT)                    0.1994   1.0500            0.5573     3.3602 r
  I_RISC_CORE/Addr_A[3] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_23396/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0500   0.0000   0.0000     3.3602 r
  I_RISC_CORE/ZBUF_37_inst_23396/Y (NBUFFX4_HVT)     0.1328   1.0500            0.3532     3.7134 r
  I_RISC_CORE/ZBUF_37_69 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[3] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0500   0.0000   0.0000     3.7134 r
  data arrival time                                                                        3.7134

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1173     3.4503
  clock uncertainty                                                            -0.1000     3.3503
  library setup time                                          1.0000            0.0101     3.3604
  data required time                                                                       3.3604
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3604
  data arrival time                                                                       -3.7134
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3530

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1766 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2256 

  slack (with derating applied) (VIOLATED)                                     -0.3530 
  clock reconvergence pessimism (due to derating)                              -0.0804 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2078 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/CLK (SDFFX1_RVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/QN (SDFFX1_RVT)
                                                     0.1244   1.0500            0.3842     1.6803 r
  I_RISC_CORE/n1287 (net)      2   1.0183 
  I_RISC_CORE/U164/A1 (NAND2X1_LVT)         0.0000   0.1244   1.0500   0.0000   0.0000     1.6803 r
  I_RISC_CORE/U164/Y (NAND2X1_LVT)                   0.0430   1.0500            0.1385     1.8188 f
  I_RISC_CORE/n117 (net)       6   2.7538 
  I_RISC_CORE/U465/A (INVX1_HVT)            0.0000   0.0430   1.0500   0.0000   0.0000     1.8188 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                     0.1489   1.0500            0.1093     1.9281 r
  I_RISC_CORE/n1381 (net)      5   2.3714 
  I_RISC_CORE/U208/A2 (NAND2X4_HVT)         0.0000   0.1489   1.0500   0.0000   0.0000     1.9281 r
  I_RISC_CORE/U208/Y (NAND2X4_HVT)                   0.1741   1.0500            0.6806     2.6087 f
  I_RISC_CORE/n112 (net)       8   4.2726 
  I_RISC_CORE/U753/A (INVX2_HVT)            0.0000   0.1741   1.0500   0.0000   0.0000     2.6087 f
  I_RISC_CORE/U753/Y (INVX2_HVT)                     0.1291   1.0500            0.1942     2.8028 r
  I_RISC_CORE/n1394 (net)      8   3.2456 
  I_RISC_CORE/U373/A1 (AO22X1_HVT)          0.0000   0.1291   1.0500   0.0000   0.0000     2.8028 r
  I_RISC_CORE/U373/Y (AO22X1_HVT)                    0.1994   1.0500            0.5573     3.3602 r
  I_RISC_CORE/n714 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_23474/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0500   0.0000   0.0000     3.3602 r
  I_RISC_CORE/ZBUF_37_inst_23474/Y (NBUFFX4_HVT)     0.1328   1.0500            0.3532     3.7134 r
  I_RISC_CORE/ZBUF_37_74 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[4] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0500   0.0000   0.0000     3.7134 r
  data arrival time                                                                        3.7134

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1173     3.4503
  clock uncertainty                                                            -0.1000     3.3503
  library setup time                                          1.0000            0.0101     3.3604
  data required time                                                                       3.3604
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3604
  data arrival time                                                                       -3.7134
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3530

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1766 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2256 

  slack (with derating applied) (VIOLATED)                                     -0.3530 
  clock reconvergence pessimism (due to derating)                              -0.0804 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2078 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/CLK (SDFFX1_RVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/QN (SDFFX1_RVT)
                                                     0.1244   1.0500            0.3842     1.6803 r
  I_RISC_CORE/n1287 (net)      2   1.0183 
  I_RISC_CORE/U164/A1 (NAND2X1_LVT)         0.0000   0.1244   1.0500   0.0000   0.0000     1.6803 r
  I_RISC_CORE/U164/Y (NAND2X1_LVT)                   0.0430   1.0500            0.1385     1.8188 f
  I_RISC_CORE/n117 (net)       6   2.7538 
  I_RISC_CORE/U465/A (INVX1_HVT)            0.0000   0.0430   1.0500   0.0000   0.0000     1.8188 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                     0.1489   1.0500            0.1093     1.9281 r
  I_RISC_CORE/n1381 (net)      5   2.3714 
  I_RISC_CORE/U208/A2 (NAND2X4_HVT)         0.0000   0.1489   1.0500   0.0000   0.0000     1.9281 r
  I_RISC_CORE/U208/Y (NAND2X4_HVT)                   0.1741   1.0500            0.6806     2.6087 f
  I_RISC_CORE/n112 (net)       8   4.2726 
  I_RISC_CORE/U753/A (INVX2_HVT)            0.0000   0.1741   1.0500   0.0000   0.0000     2.6087 f
  I_RISC_CORE/U753/Y (INVX2_HVT)                     0.1291   1.0500            0.1942     2.8028 r
  I_RISC_CORE/n1394 (net)      8   3.2456 
  I_RISC_CORE/U376/A1 (AO22X1_HVT)          0.0000   0.1291   1.0500   0.0000   0.0000     2.8028 r
  I_RISC_CORE/U376/Y (AO22X1_HVT)                    0.1994   1.0500            0.5573     3.3602 r
  I_RISC_CORE/Addr_A[1] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_56_inst_23308/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0500   0.0000   0.0000     3.3602 r
  I_RISC_CORE/ZBUF_56_inst_23308/Y (NBUFFX4_HVT)     0.1328   1.0500            0.3532     3.7134 r
  I_RISC_CORE/ZBUF_56_63 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[1] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0500   0.0000   0.0000     3.7134 r
  data arrival time                                                                        3.7134

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1173     3.4503
  clock uncertainty                                                            -0.1000     3.3503
  library setup time                                          1.0000            0.0101     3.3604
  data required time                                                                       3.3604
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3604
  data arrival time                                                                       -3.7134
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3530

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1766 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2256 

  slack (with derating applied) (VIOLATED)                                     -0.3530 
  clock reconvergence pessimism (due to derating)                              -0.0804 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2078 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/CLK (SDFFX1_RVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/QN (SDFFX1_RVT)
                                                     0.1244   1.0500            0.3842     1.6803 r
  I_RISC_CORE/n1287 (net)      2   1.0183 
  I_RISC_CORE/U164/A1 (NAND2X1_LVT)         0.0000   0.1244   1.0500   0.0000   0.0000     1.6803 r
  I_RISC_CORE/U164/Y (NAND2X1_LVT)                   0.0430   1.0500            0.1385     1.8188 f
  I_RISC_CORE/n117 (net)       6   2.7538 
  I_RISC_CORE/U465/A (INVX1_HVT)            0.0000   0.0430   1.0500   0.0000   0.0000     1.8188 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                     0.1489   1.0500            0.1093     1.9281 r
  I_RISC_CORE/n1381 (net)      5   2.3714 
  I_RISC_CORE/U208/A2 (NAND2X4_HVT)         0.0000   0.1489   1.0500   0.0000   0.0000     1.9281 r
  I_RISC_CORE/U208/Y (NAND2X4_HVT)                   0.1741   1.0500            0.6806     2.6087 f
  I_RISC_CORE/n112 (net)       8   4.2726 
  I_RISC_CORE/U753/A (INVX2_HVT)            0.0000   0.1741   1.0500   0.0000   0.0000     2.6087 f
  I_RISC_CORE/U753/Y (INVX2_HVT)                     0.1291   1.0500            0.1942     2.8028 r
  I_RISC_CORE/n1394 (net)      8   3.2456 
  I_RISC_CORE/U376/A1 (AO22X1_HVT)          0.0000   0.1291   1.0500   0.0000   0.0000     2.8028 r
  I_RISC_CORE/U376/Y (AO22X1_HVT)                    0.1994   1.0500            0.5573     3.3602 r
  I_RISC_CORE/Addr_A[1] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_56_inst_23308/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0500   0.0000   0.0000     3.3602 r
  I_RISC_CORE/ZBUF_56_inst_23308/Y (NBUFFX4_HVT)     0.1328   1.0500            0.3532     3.7134 r
  I_RISC_CORE/ZBUF_56_63 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[1] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0500   0.0000   0.0000     3.7134 r
  data arrival time                                                                        3.7134

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1173     3.4503
  clock uncertainty                                                            -0.1000     3.3503
  library setup time                                          1.0000            0.0101     3.3604
  data required time                                                                       3.3604
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3604
  data arrival time                                                                       -3.7134
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3530

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1766 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2256 

  slack (with derating applied) (VIOLATED)                                     -0.3530 
  clock reconvergence pessimism (due to derating)                              -0.0804 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2078 



  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_667732026/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0582   1.0500            0.2218     1.1799 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ctsbuf_net_8520963 (net)
                               1   1.6601 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_667732026/A (NBUFFX8_LVT)
                                            0.0000   0.0582   1.0500   0.0000   0.0000     1.1799 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_667732026/Y (NBUFFX8_LVT)
                                                     0.0513   1.0500            0.1021     1.2820 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16  10.1721 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_10_/CLK (SDFFX2_HVT)
                                            0.0000   0.0513   1.0500   0.0000   0.0000     1.2820 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_10_/Q (SDFFX2_HVT)
                                                     0.2364   1.0500            1.3540     2.6360 f
  I_RISC_CORE/Oprnd_A[10] (net)
                               9   4.7681 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_11_/SI (SDFFX2_HVT)
                                            0.0000   0.2364   1.0500   0.0000   0.0000     2.6360 f
  data arrival time                                                                        2.6360

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000   0.0000     3.2261 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1948     3.4209 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ctsbuf_net_8520963 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_667732026/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.4209 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_667732026/Y (NBUFFX8_LVT)
                                                     0.0461   0.9500            0.0866     3.5075 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16   7.6495 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_11_/CLK (SDFFX2_HVT)
                                            0.0000   0.0461   0.9500   0.0000   0.0000     3.5075 r
  clock reconvergence pessimism                                                 0.1745     3.6820
  clock uncertainty                                                            -0.1000     3.5820
  library setup time                                          1.0000           -1.2949     2.2871
  data required time                                                                       2.2871
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2871
  data arrival time                                                                       -2.6360
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3488

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0582 
  total derate : arrival time                                                  -0.1253 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1835 

  slack (with derating applied) (VIOLATED)                                     -0.3488 
  clock reconvergence pessimism (due to derating)                              -0.1190 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2844 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     0.9301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     0.9301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     0.9983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.9983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     1.0829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     1.0829 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0500            0.8467     1.9296 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0500   0.0000   0.0000     1.9296 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0500            0.4671     2.3967 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0500   0.0000   0.0000     2.3967 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0500            0.3000     2.6966 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0500   0.0000   0.0000     2.6966 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0500            0.2176     2.9142 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U230/A3 (AO22X1_HVT)          0.0000   0.1265   1.0500   0.0000   0.0000     2.9142 r
  I_RISC_CORE/U230/Y (AO22X1_HVT)                    0.1994   1.0500            0.4733     3.3875 r
  I_RISC_CORE/RegPort_C[0] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23548/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0500   0.0000   0.0000     3.3875 r
  I_RISC_CORE/ZBUF_81_inst_23548/Y (NBUFFX4_HVT)     0.1329   1.0500            0.3533     3.7409 r
  I_RISC_CORE/ZBUF_81_84 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[0] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0500   0.0000   0.0000     3.7409 r
  data arrival time                                                                        3.7409

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1499     3.4829
  clock uncertainty                                                            -0.1000     3.3829
  library setup time                                          1.0000            0.0101     3.3929
  data required time                                                                       3.3929
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3929
  data arrival time                                                                       -3.7409
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3480

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1780 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2269 

  slack (with derating applied) (VIOLATED)                                     -0.3480 
  clock reconvergence pessimism (due to derating)                              -0.1004 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2214 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     0.9301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     0.9301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     0.9983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.9983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     1.0829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     1.0829 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0500            0.8467     1.9296 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0500   0.0000   0.0000     1.9296 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0500            0.4671     2.3967 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0500   0.0000   0.0000     2.3967 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0500            0.3000     2.6966 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0500   0.0000   0.0000     2.6966 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0500            0.2176     2.9142 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U230/A3 (AO22X1_HVT)          0.0000   0.1265   1.0500   0.0000   0.0000     2.9142 r
  I_RISC_CORE/U230/Y (AO22X1_HVT)                    0.1994   1.0500            0.4733     3.3875 r
  I_RISC_CORE/RegPort_C[0] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23548/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0500   0.0000   0.0000     3.3875 r
  I_RISC_CORE/ZBUF_81_inst_23548/Y (NBUFFX4_HVT)     0.1329   1.0500            0.3533     3.7409 r
  I_RISC_CORE/ZBUF_81_84 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[0] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0500   0.0000   0.0000     3.7409 r
  data arrival time                                                                        3.7409

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1499     3.4829
  clock uncertainty                                                            -0.1000     3.3829
  library setup time                                          1.0000            0.0101     3.3929
  data required time                                                                       3.3929
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3929
  data arrival time                                                                       -3.7409
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3480

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1780 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2269 

  slack (with derating applied) (VIOLATED)                                     -0.3480 
  clock reconvergence pessimism (due to derating)                              -0.1004 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2214 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     0.9301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     0.9301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     0.9983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.9983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     1.0829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     1.0829 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0500            0.8467     1.9296 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0500   0.0000   0.0000     1.9296 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0500            0.4671     2.3967 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0500   0.0000   0.0000     2.3967 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0500            0.3000     2.6966 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0500   0.0000   0.0000     2.6966 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0500            0.2176     2.9142 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U230/A3 (AO22X1_HVT)          0.0000   0.1265   1.0500   0.0000   0.0000     2.9142 r
  I_RISC_CORE/U230/Y (AO22X1_HVT)                    0.1994   1.0500            0.4733     3.3875 r
  I_RISC_CORE/RegPort_C[0] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23548/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0500   0.0000   0.0000     3.3875 r
  I_RISC_CORE/ZBUF_81_inst_23548/Y (NBUFFX4_HVT)     0.1329   1.0500            0.3533     3.7409 r
  I_RISC_CORE/ZBUF_81_84 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[0] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0500   0.0000   0.0000     3.7409 r
  data arrival time                                                                        3.7409

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1499     3.4829
  clock uncertainty                                                            -0.1000     3.3829
  library setup time                                          1.0000            0.0101     3.3929
  data required time                                                                       3.3929
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3929
  data arrival time                                                                       -3.7409
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3480

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1780 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2269 

  slack (with derating applied) (VIOLATED)                                     -0.3480 
  clock reconvergence pessimism (due to derating)                              -0.1004 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2214 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     0.9301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     0.9301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     0.9983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.9983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     1.0829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     1.0829 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0500            0.8467     1.9296 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0500   0.0000   0.0000     1.9296 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0500            0.4671     2.3967 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0500   0.0000   0.0000     2.3967 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0500            0.3000     2.6966 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0500   0.0000   0.0000     2.6966 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0500            0.2176     2.9142 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U230/A3 (AO22X1_HVT)          0.0000   0.1265   1.0500   0.0000   0.0000     2.9142 r
  I_RISC_CORE/U230/Y (AO22X1_HVT)                    0.1994   1.0500            0.4733     3.3875 r
  I_RISC_CORE/RegPort_C[0] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23548/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0500   0.0000   0.0000     3.3875 r
  I_RISC_CORE/ZBUF_81_inst_23548/Y (NBUFFX4_HVT)     0.1329   1.0500            0.3533     3.7409 r
  I_RISC_CORE/ZBUF_81_84 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[0] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0500   0.0000   0.0000     3.7409 r
  data arrival time                                                                        3.7409

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1499     3.4829
  clock uncertainty                                                            -0.1000     3.3829
  library setup time                                          1.0000            0.0101     3.3929
  data required time                                                                       3.3929
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3929
  data arrival time                                                                       -3.7409
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3480

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1780 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2269 

  slack (with derating applied) (VIOLATED)                                     -0.3480 
  clock reconvergence pessimism (due to derating)                              -0.1004 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2214 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     0.9301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     0.9301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     0.9983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.9983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     1.0829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     1.0829 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0500            0.8467     1.9296 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0500   0.0000   0.0000     1.9296 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0500            0.4671     2.3967 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0500   0.0000   0.0000     2.3967 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0500            0.3000     2.6966 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0500   0.0000   0.0000     2.6966 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0500            0.2176     2.9142 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U229/A3 (AO22X1_HVT)          0.0000   0.1265   1.0500   0.0000   0.0000     2.9142 r
  I_RISC_CORE/U229/Y (AO22X1_HVT)                    0.1994   1.0500            0.4733     3.3875 r
  I_RISC_CORE/n639 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23514/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0500   0.0000   0.0000     3.3875 r
  I_RISC_CORE/ZBUF_81_inst_23514/Y (NBUFFX4_HVT)     0.1329   1.0500            0.3533     3.7409 r
  I_RISC_CORE/ZBUF_81_80 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[10] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0500   0.0000   0.0000     3.7409 r
  data arrival time                                                                        3.7409

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1499     3.4829
  clock uncertainty                                                            -0.1000     3.3829
  library setup time                                          1.0000            0.0101     3.3929
  data required time                                                                       3.3929
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3929
  data arrival time                                                                       -3.7409
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3480

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1780 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2269 

  slack (with derating applied) (VIOLATED)                                     -0.3479 
  clock reconvergence pessimism (due to derating)                              -0.1004 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2214 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     0.9301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     0.9301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     0.9983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.9983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     1.0829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     1.0829 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0500            0.8467     1.9296 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0500   0.0000   0.0000     1.9296 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0500            0.4671     2.3967 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0500   0.0000   0.0000     2.3967 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0500            0.3000     2.6966 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0500   0.0000   0.0000     2.6966 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0500            0.2176     2.9142 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U225/A3 (AO22X1_HVT)          0.0000   0.1265   1.0500   0.0000   0.0000     2.9142 r
  I_RISC_CORE/U225/Y (AO22X1_HVT)                    0.1994   1.0500            0.4733     3.3875 r
  I_RISC_CORE/net15707 (net)   1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23534/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0500   0.0000   0.0000     3.3875 r
  I_RISC_CORE/ZBUF_81_inst_23534/Y (NBUFFX4_HVT)     0.1329   1.0500            0.3533     3.7409 r
  I_RISC_CORE/ZBUF_81_82 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[15] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0500   0.0000   0.0000     3.7409 r
  data arrival time                                                                        3.7409

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1499     3.4829
  clock uncertainty                                                            -0.1000     3.3829
  library setup time                                          1.0000            0.0101     3.3929
  data required time                                                                       3.3929
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3929
  data arrival time                                                                       -3.7409
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3480

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1780 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2269 

  slack (with derating applied) (VIOLATED)                                     -0.3479 
  clock reconvergence pessimism (due to derating)                              -0.1004 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2214 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     0.9301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     0.9301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     0.9983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.9983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     1.0829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     1.0829 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0500            0.8467     1.9296 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0500   0.0000   0.0000     1.9296 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0500            0.4671     2.3967 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0500   0.0000   0.0000     2.3967 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0500            0.3000     2.6966 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0500   0.0000   0.0000     2.6966 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0500            0.2176     2.9142 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U229/A3 (AO22X1_HVT)          0.0000   0.1265   1.0500   0.0000   0.0000     2.9142 r
  I_RISC_CORE/U229/Y (AO22X1_HVT)                    0.1994   1.0500            0.4733     3.3875 r
  I_RISC_CORE/n639 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23514/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0500   0.0000   0.0000     3.3875 r
  I_RISC_CORE/ZBUF_81_inst_23514/Y (NBUFFX4_HVT)     0.1329   1.0500            0.3533     3.7409 r
  I_RISC_CORE/ZBUF_81_80 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[10] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0500   0.0000   0.0000     3.7409 r
  data arrival time                                                                        3.7409

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1499     3.4829
  clock uncertainty                                                            -0.1000     3.3829
  library setup time                                          1.0000            0.0101     3.3929
  data required time                                                                       3.3929
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3929
  data arrival time                                                                       -3.7409
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3480

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1780 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2269 

  slack (with derating applied) (VIOLATED)                                     -0.3479 
  clock reconvergence pessimism (due to derating)                              -0.1004 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2214 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     0.9301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     0.9301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     0.9983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.9983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     1.0829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     1.0829 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0500            0.8467     1.9296 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0500   0.0000   0.0000     1.9296 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0500            0.4671     2.3967 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0500   0.0000   0.0000     2.3967 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0500            0.3000     2.6966 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0500   0.0000   0.0000     2.6966 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0500            0.2176     2.9142 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U225/A3 (AO22X1_HVT)          0.0000   0.1265   1.0500   0.0000   0.0000     2.9142 r
  I_RISC_CORE/U225/Y (AO22X1_HVT)                    0.1994   1.0500            0.4733     3.3875 r
  I_RISC_CORE/net15707 (net)   1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23534/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0500   0.0000   0.0000     3.3875 r
  I_RISC_CORE/ZBUF_81_inst_23534/Y (NBUFFX4_HVT)     0.1329   1.0500            0.3533     3.7409 r
  I_RISC_CORE/ZBUF_81_82 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[15] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0500   0.0000   0.0000     3.7409 r
  data arrival time                                                                        3.7409

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1499     3.4829
  clock uncertainty                                                            -0.1000     3.3829
  library setup time                                          1.0000            0.0101     3.3929
  data required time                                                                       3.3929
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3929
  data arrival time                                                                       -3.7409
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3480

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1780 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2269 

  slack (with derating applied) (VIOLATED)                                     -0.3479 
  clock reconvergence pessimism (due to derating)                              -0.1004 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2214 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     0.9301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     0.9301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     0.9983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.9983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     1.0829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     1.0829 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0500            0.8467     1.9296 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0500   0.0000   0.0000     1.9296 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0500            0.4671     2.3967 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0500   0.0000   0.0000     2.3967 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0500            0.3000     2.6966 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0500   0.0000   0.0000     2.6966 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0500            0.2176     2.9142 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U229/A3 (AO22X1_HVT)          0.0000   0.1265   1.0500   0.0000   0.0000     2.9142 r
  I_RISC_CORE/U229/Y (AO22X1_HVT)                    0.1994   1.0500            0.4733     3.3875 r
  I_RISC_CORE/n639 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23514/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0500   0.0000   0.0000     3.3875 r
  I_RISC_CORE/ZBUF_81_inst_23514/Y (NBUFFX4_HVT)     0.1329   1.0500            0.3533     3.7409 r
  I_RISC_CORE/ZBUF_81_80 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[10] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0500   0.0000   0.0000     3.7409 r
  data arrival time                                                                        3.7409

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1499     3.4829
  clock uncertainty                                                            -0.1000     3.3829
  library setup time                                          1.0000            0.0101     3.3929
  data required time                                                                       3.3929
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3929
  data arrival time                                                                       -3.7409
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3480

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1780 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2269 

  slack (with derating applied) (VIOLATED)                                     -0.3479 
  clock reconvergence pessimism (due to derating)                              -0.1004 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2214 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     0.9301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     0.9301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     0.9983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.9983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     1.0829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     1.0829 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0500            0.8467     1.9296 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0500   0.0000   0.0000     1.9296 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0500            0.4671     2.3967 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0500   0.0000   0.0000     2.3967 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0500            0.3000     2.6966 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0500   0.0000   0.0000     2.6966 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0500            0.2176     2.9142 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U225/A3 (AO22X1_HVT)          0.0000   0.1265   1.0500   0.0000   0.0000     2.9142 r
  I_RISC_CORE/U225/Y (AO22X1_HVT)                    0.1994   1.0500            0.4733     3.3875 r
  I_RISC_CORE/net15707 (net)   1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23534/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0500   0.0000   0.0000     3.3875 r
  I_RISC_CORE/ZBUF_81_inst_23534/Y (NBUFFX4_HVT)     0.1329   1.0500            0.3533     3.7409 r
  I_RISC_CORE/ZBUF_81_82 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[15] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0500   0.0000   0.0000     3.7409 r
  data arrival time                                                                        3.7409

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1499     3.4829
  clock uncertainty                                                            -0.1000     3.3829
  library setup time                                          1.0000            0.0101     3.3929
  data required time                                                                       3.3929
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3929
  data arrival time                                                                       -3.7409
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3480

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1780 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2269 

  slack (with derating applied) (VIOLATED)                                     -0.3479 
  clock reconvergence pessimism (due to derating)                              -0.1004 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2214 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     0.9301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     0.9301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     0.9983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.9983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     1.0829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     1.0829 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0500            0.8467     1.9296 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0500   0.0000   0.0000     1.9296 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0500            0.4671     2.3967 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0500   0.0000   0.0000     2.3967 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0500            0.3000     2.6966 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0500   0.0000   0.0000     2.6966 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0500            0.2176     2.9142 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U229/A3 (AO22X1_HVT)          0.0000   0.1265   1.0500   0.0000   0.0000     2.9142 r
  I_RISC_CORE/U229/Y (AO22X1_HVT)                    0.1994   1.0500            0.4733     3.3875 r
  I_RISC_CORE/n639 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23514/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0500   0.0000   0.0000     3.3875 r
  I_RISC_CORE/ZBUF_81_inst_23514/Y (NBUFFX4_HVT)     0.1329   1.0500            0.3533     3.7409 r
  I_RISC_CORE/ZBUF_81_80 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[10] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0500   0.0000   0.0000     3.7409 r
  data arrival time                                                                        3.7409

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1499     3.4829
  clock uncertainty                                                            -0.1000     3.3829
  library setup time                                          1.0000            0.0101     3.3929
  data required time                                                                       3.3929
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3929
  data arrival time                                                                       -3.7409
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3480

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1780 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2269 

  slack (with derating applied) (VIOLATED)                                     -0.3479 
  clock reconvergence pessimism (due to derating)                              -0.1004 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2214 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     0.9301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     0.9301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     0.9983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.9983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     1.0829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     1.0829 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0500            0.8467     1.9296 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0500   0.0000   0.0000     1.9296 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0500            0.4671     2.3967 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0500   0.0000   0.0000     2.3967 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0500            0.3000     2.6966 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0500   0.0000   0.0000     2.6966 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0500            0.2176     2.9142 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U225/A3 (AO22X1_HVT)          0.0000   0.1265   1.0500   0.0000   0.0000     2.9142 r
  I_RISC_CORE/U225/Y (AO22X1_HVT)                    0.1994   1.0500            0.4733     3.3875 r
  I_RISC_CORE/net15707 (net)   1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23534/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0500   0.0000   0.0000     3.3875 r
  I_RISC_CORE/ZBUF_81_inst_23534/Y (NBUFFX4_HVT)     0.1329   1.0500            0.3533     3.7409 r
  I_RISC_CORE/ZBUF_81_82 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[15] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0500   0.0000   0.0000     3.7409 r
  data arrival time                                                                        3.7409

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1499     3.4829
  clock uncertainty                                                            -0.1000     3.3829
  library setup time                                          1.0000            0.0101     3.3929
  data required time                                                                       3.3929
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3929
  data arrival time                                                                       -3.7409
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3480

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1780 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2269 

  slack (with derating applied) (VIOLATED)                                     -0.3479 
  clock reconvergence pessimism (due to derating)                              -0.1004 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2214 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     0.9301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     0.9301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     0.9983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.9983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     1.0829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     1.0829 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0500            0.8467     1.9296 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0500   0.0000   0.0000     1.9296 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0500            0.4671     2.3967 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0500   0.0000   0.0000     2.3967 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0500            0.3000     2.6966 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0500   0.0000   0.0000     2.6966 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0500            0.2176     2.9142 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U228/A3 (AO22X1_HVT)          0.0000   0.1265   1.0500   0.0000   0.0000     2.9142 r
  I_RISC_CORE/U228/Y (AO22X1_HVT)                    0.1994   1.0500            0.4733     3.3875 r
  I_RISC_CORE/RegPort_C_11 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23475/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0500   0.0000   0.0000     3.3875 r
  I_RISC_CORE/ZBUF_81_inst_23475/Y (NBUFFX4_HVT)     0.1329   1.0500            0.3533     3.7409 r
  I_RISC_CORE/ZBUF_81_74 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[11] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0500   0.0000   0.0000     3.7409 r
  data arrival time                                                                        3.7409

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1499     3.4829
  clock uncertainty                                                            -0.1000     3.3829
  library setup time                                          1.0000            0.0101     3.3929
  data required time                                                                       3.3929
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3929
  data arrival time                                                                       -3.7409
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3479

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1780 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2269 

  slack (with derating applied) (VIOLATED)                                     -0.3479 
  clock reconvergence pessimism (due to derating)                              -0.1004 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2214 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     0.9301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     0.9301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     0.9983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.9983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     1.0829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     1.0829 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0500            0.8467     1.9296 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0500   0.0000   0.0000     1.9296 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0500            0.4671     2.3967 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0500   0.0000   0.0000     2.3967 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0500            0.3000     2.6966 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0500   0.0000   0.0000     2.6966 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0500            0.2176     2.9142 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U228/A3 (AO22X1_HVT)          0.0000   0.1265   1.0500   0.0000   0.0000     2.9142 r
  I_RISC_CORE/U228/Y (AO22X1_HVT)                    0.1994   1.0500            0.4733     3.3875 r
  I_RISC_CORE/RegPort_C_11 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23475/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0500   0.0000   0.0000     3.3875 r
  I_RISC_CORE/ZBUF_81_inst_23475/Y (NBUFFX4_HVT)     0.1329   1.0500            0.3533     3.7409 r
  I_RISC_CORE/ZBUF_81_74 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[11] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0500   0.0000   0.0000     3.7409 r
  data arrival time                                                                        3.7409

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1499     3.4829
  clock uncertainty                                                            -0.1000     3.3829
  library setup time                                          1.0000            0.0101     3.3929
  data required time                                                                       3.3929
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3929
  data arrival time                                                                       -3.7409
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3479

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1780 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2269 

  slack (with derating applied) (VIOLATED)                                     -0.3479 
  clock reconvergence pessimism (due to derating)                              -0.1004 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2214 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     0.9301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     0.9301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     0.9983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.9983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     1.0829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     1.0829 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0500            0.8467     1.9296 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0500   0.0000   0.0000     1.9296 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0500            0.4671     2.3967 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0500   0.0000   0.0000     2.3967 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0500            0.3000     2.6966 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0500   0.0000   0.0000     2.6966 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0500            0.2176     2.9142 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U228/A3 (AO22X1_HVT)          0.0000   0.1265   1.0500   0.0000   0.0000     2.9142 r
  I_RISC_CORE/U228/Y (AO22X1_HVT)                    0.1994   1.0500            0.4733     3.3875 r
  I_RISC_CORE/RegPort_C_11 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23475/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0500   0.0000   0.0000     3.3875 r
  I_RISC_CORE/ZBUF_81_inst_23475/Y (NBUFFX4_HVT)     0.1329   1.0500            0.3533     3.7409 r
  I_RISC_CORE/ZBUF_81_74 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[11] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0500   0.0000   0.0000     3.7409 r
  data arrival time                                                                        3.7409

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1499     3.4829
  clock uncertainty                                                            -0.1000     3.3829
  library setup time                                          1.0000            0.0101     3.3929
  data required time                                                                       3.3929
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3929
  data arrival time                                                                       -3.7409
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3479

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1780 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2269 

  slack (with derating applied) (VIOLATED)                                     -0.3479 
  clock reconvergence pessimism (due to derating)                              -0.1004 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2214 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     0.9301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     0.9301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     0.9983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.9983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     1.0829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     1.0829 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0500            0.8467     1.9296 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0500   0.0000   0.0000     1.9296 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0500            0.4671     2.3967 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0500   0.0000   0.0000     2.3967 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0500            0.3000     2.6966 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0500   0.0000   0.0000     2.6966 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0500            0.2176     2.9142 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U228/A3 (AO22X1_HVT)          0.0000   0.1265   1.0500   0.0000   0.0000     2.9142 r
  I_RISC_CORE/U228/Y (AO22X1_HVT)                    0.1994   1.0500            0.4733     3.3875 r
  I_RISC_CORE/RegPort_C_11 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23475/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0500   0.0000   0.0000     3.3875 r
  I_RISC_CORE/ZBUF_81_inst_23475/Y (NBUFFX4_HVT)     0.1329   1.0500            0.3533     3.7409 r
  I_RISC_CORE/ZBUF_81_74 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[11] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0500   0.0000   0.0000     3.7409 r
  data arrival time                                                                        3.7409

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1499     3.4829
  clock uncertainty                                                            -0.1000     3.3829
  library setup time                                          1.0000            0.0101     3.3929
  data required time                                                                       3.3929
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3929
  data arrival time                                                                       -3.7409
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3479

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1780 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2269 

  slack (with derating applied) (VIOLATED)                                     -0.3479 
  clock reconvergence pessimism (due to derating)                              -0.1004 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2214 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     0.9301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     0.9301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     0.9983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.9983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     1.0829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     1.0829 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0500            0.8467     1.9296 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0500   0.0000   0.0000     1.9296 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0500            0.4671     2.3967 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0500   0.0000   0.0000     2.3967 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0500            0.3000     2.6966 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0500   0.0000   0.0000     2.6966 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0500            0.2176     2.9142 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U218/A3 (AO22X1_HVT)          0.0000   0.1265   1.0500   0.0000   0.0000     2.9142 r
  I_RISC_CORE/U218/Y (AO22X1_HVT)                    0.1994   1.0500            0.4733     3.3875 r
  I_RISC_CORE/RegPort_C[7] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23120/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0500   0.0000   0.0000     3.3875 r
  I_RISC_CORE/ZBUF_81_inst_23120/Y (NBUFFX4_HVT)     0.1329   1.0500            0.3533     3.7409 r
  I_RISC_CORE/ZBUF_81_49 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[7] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0500   0.0000   0.0000     3.7409 r
  data arrival time                                                                        3.7409

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1499     3.4829
  clock uncertainty                                                            -0.1000     3.3829
  library setup time                                          1.0000            0.0101     3.3929
  data required time                                                                       3.3929
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3929
  data arrival time                                                                       -3.7409
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3479

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1780 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2269 

  slack (with derating applied) (VIOLATED)                                     -0.3479 
  clock reconvergence pessimism (due to derating)                              -0.1004 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2214 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     0.9301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     0.9301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     0.9983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.9983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     1.0829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     1.0829 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0500            0.8467     1.9296 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0500   0.0000   0.0000     1.9296 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0500            0.4671     2.3967 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0500   0.0000   0.0000     2.3967 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0500            0.3000     2.6966 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0500   0.0000   0.0000     2.6966 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0500            0.2176     2.9142 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U218/A3 (AO22X1_HVT)          0.0000   0.1265   1.0500   0.0000   0.0000     2.9142 r
  I_RISC_CORE/U218/Y (AO22X1_HVT)                    0.1994   1.0500            0.4733     3.3875 r
  I_RISC_CORE/RegPort_C[7] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23120/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0500   0.0000   0.0000     3.3875 r
  I_RISC_CORE/ZBUF_81_inst_23120/Y (NBUFFX4_HVT)     0.1329   1.0500            0.3533     3.7409 r
  I_RISC_CORE/ZBUF_81_49 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[7] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0500   0.0000   0.0000     3.7409 r
  data arrival time                                                                        3.7409

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1499     3.4829
  clock uncertainty                                                            -0.1000     3.3829
  library setup time                                          1.0000            0.0101     3.3929
  data required time                                                                       3.3929
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3929
  data arrival time                                                                       -3.7409
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3479

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1780 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2269 

  slack (with derating applied) (VIOLATED)                                     -0.3479 
  clock reconvergence pessimism (due to derating)                              -0.1004 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2214 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     0.9301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     0.9301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     0.9983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.9983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     1.0829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     1.0829 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0500            0.8467     1.9296 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0500   0.0000   0.0000     1.9296 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0500            0.4671     2.3967 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0500   0.0000   0.0000     2.3967 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0500            0.3000     2.6966 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0500   0.0000   0.0000     2.6966 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0500            0.2176     2.9142 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U218/A3 (AO22X1_HVT)          0.0000   0.1265   1.0500   0.0000   0.0000     2.9142 r
  I_RISC_CORE/U218/Y (AO22X1_HVT)                    0.1994   1.0500            0.4733     3.3875 r
  I_RISC_CORE/RegPort_C[7] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23120/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0500   0.0000   0.0000     3.3875 r
  I_RISC_CORE/ZBUF_81_inst_23120/Y (NBUFFX4_HVT)     0.1329   1.0500            0.3533     3.7409 r
  I_RISC_CORE/ZBUF_81_49 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[7] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0500   0.0000   0.0000     3.7409 r
  data arrival time                                                                        3.7409

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1499     3.4829
  clock uncertainty                                                            -0.1000     3.3829
  library setup time                                          1.0000            0.0101     3.3929
  data required time                                                                       3.3929
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3929
  data arrival time                                                                       -3.7409
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3479

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1780 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2269 

  slack (with derating applied) (VIOLATED)                                     -0.3479 
  clock reconvergence pessimism (due to derating)                              -0.1004 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2214 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     0.9301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     0.9301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     0.9983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.9983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     1.0829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     1.0829 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0500            0.8467     1.9296 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0500   0.0000   0.0000     1.9296 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0500            0.4671     2.3967 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0500   0.0000   0.0000     2.3967 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0500            0.3000     2.6966 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0500   0.0000   0.0000     2.6966 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0500            0.2176     2.9142 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U218/A3 (AO22X1_HVT)          0.0000   0.1265   1.0500   0.0000   0.0000     2.9142 r
  I_RISC_CORE/U218/Y (AO22X1_HVT)                    0.1994   1.0500            0.4733     3.3875 r
  I_RISC_CORE/RegPort_C[7] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23120/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0500   0.0000   0.0000     3.3875 r
  I_RISC_CORE/ZBUF_81_inst_23120/Y (NBUFFX4_HVT)     0.1329   1.0500            0.3533     3.7409 r
  I_RISC_CORE/ZBUF_81_49 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[7] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0500   0.0000   0.0000     3.7409 r
  data arrival time                                                                        3.7409

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1499     3.4829
  clock uncertainty                                                            -0.1000     3.3829
  library setup time                                          1.0000            0.0101     3.3929
  data required time                                                                       3.3929
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3929
  data arrival time                                                                       -3.7409
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3479

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1780 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2269 

  slack (with derating applied) (VIOLATED)                                     -0.3479 
  clock reconvergence pessimism (due to derating)                              -0.1004 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2214 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     0.9301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     0.9301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     0.9983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.9983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     1.0829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     1.0829 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0500            0.8467     1.9296 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0500   0.0000   0.0000     1.9296 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0500            0.4671     2.3967 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0500   0.0000   0.0000     2.3967 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0500            0.3000     2.6966 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0500   0.0000   0.0000     2.6966 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0500            0.2176     2.9142 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U226/A3 (AO22X1_HVT)          0.0000   0.1265   1.0500   0.0000   0.0000     2.9142 r
  I_RISC_CORE/U226/Y (AO22X1_HVT)                    0.1994   1.0500            0.4733     3.3875 r
  I_RISC_CORE/RegPort_C_13 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23495/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0500   0.0000   0.0000     3.3875 r
  I_RISC_CORE/ZBUF_81_inst_23495/Y (NBUFFX4_HVT)     0.1329   1.0500            0.3533     3.7409 r
  I_RISC_CORE/ZBUF_81_77 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[13] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0500   0.0000   0.0000     3.7409 r
  data arrival time                                                                        3.7409

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1499     3.4829
  clock uncertainty                                                            -0.1000     3.3829
  library setup time                                          1.0000            0.0101     3.3929
  data required time                                                                       3.3929
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3929
  data arrival time                                                                       -3.7409
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3479

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1780 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2269 

  slack (with derating applied) (VIOLATED)                                     -0.3479 
  clock reconvergence pessimism (due to derating)                              -0.1004 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2214 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     0.9301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     0.9301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     0.9983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.9983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     1.0829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     1.0829 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0500            0.8467     1.9296 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0500   0.0000   0.0000     1.9296 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0500            0.4671     2.3967 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0500   0.0000   0.0000     2.3967 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0500            0.3000     2.6966 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0500   0.0000   0.0000     2.6966 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0500            0.2176     2.9142 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U226/A3 (AO22X1_HVT)          0.0000   0.1265   1.0500   0.0000   0.0000     2.9142 r
  I_RISC_CORE/U226/Y (AO22X1_HVT)                    0.1994   1.0500            0.4733     3.3875 r
  I_RISC_CORE/RegPort_C_13 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23495/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0500   0.0000   0.0000     3.3875 r
  I_RISC_CORE/ZBUF_81_inst_23495/Y (NBUFFX4_HVT)     0.1329   1.0500            0.3533     3.7409 r
  I_RISC_CORE/ZBUF_81_77 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[13] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0500   0.0000   0.0000     3.7409 r
  data arrival time                                                                        3.7409

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1499     3.4829
  clock uncertainty                                                            -0.1000     3.3829
  library setup time                                          1.0000            0.0101     3.3929
  data required time                                                                       3.3929
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3929
  data arrival time                                                                       -3.7409
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3479

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1780 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2269 

  slack (with derating applied) (VIOLATED)                                     -0.3479 
  clock reconvergence pessimism (due to derating)                              -0.1004 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2214 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     0.9301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     0.9301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     0.9983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.9983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     1.0829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     1.0829 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0500            0.8467     1.9296 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0500   0.0000   0.0000     1.9296 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0500            0.4671     2.3967 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0500   0.0000   0.0000     2.3967 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0500            0.3000     2.6966 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0500   0.0000   0.0000     2.6966 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0500            0.2176     2.9142 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U226/A3 (AO22X1_HVT)          0.0000   0.1265   1.0500   0.0000   0.0000     2.9142 r
  I_RISC_CORE/U226/Y (AO22X1_HVT)                    0.1994   1.0500            0.4733     3.3875 r
  I_RISC_CORE/RegPort_C_13 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23495/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0500   0.0000   0.0000     3.3875 r
  I_RISC_CORE/ZBUF_81_inst_23495/Y (NBUFFX4_HVT)     0.1329   1.0500            0.3533     3.7409 r
  I_RISC_CORE/ZBUF_81_77 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[13] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0500   0.0000   0.0000     3.7409 r
  data arrival time                                                                        3.7409

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1499     3.4829
  clock uncertainty                                                            -0.1000     3.3829
  library setup time                                          1.0000            0.0101     3.3929
  data required time                                                                       3.3929
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3929
  data arrival time                                                                       -3.7409
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3479

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1780 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2269 

  slack (with derating applied) (VIOLATED)                                     -0.3479 
  clock reconvergence pessimism (due to derating)                              -0.1004 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2214 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     0.9301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     0.9301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     0.9983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.9983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     1.0829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     1.0829 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0500            0.8467     1.9296 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0500   0.0000   0.0000     1.9296 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0500            0.4671     2.3967 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0500   0.0000   0.0000     2.3967 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0500            0.3000     2.6966 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0500   0.0000   0.0000     2.6966 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0500            0.2176     2.9142 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U226/A3 (AO22X1_HVT)          0.0000   0.1265   1.0500   0.0000   0.0000     2.9142 r
  I_RISC_CORE/U226/Y (AO22X1_HVT)                    0.1994   1.0500            0.4733     3.3875 r
  I_RISC_CORE/RegPort_C_13 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23495/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0500   0.0000   0.0000     3.3875 r
  I_RISC_CORE/ZBUF_81_inst_23495/Y (NBUFFX4_HVT)     0.1329   1.0500            0.3533     3.7409 r
  I_RISC_CORE/ZBUF_81_77 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[13] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0500   0.0000   0.0000     3.7409 r
  data arrival time                                                                        3.7409

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1499     3.4829
  clock uncertainty                                                            -0.1000     3.3829
  library setup time                                          1.0000            0.0101     3.3929
  data required time                                                                       3.3929
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3929
  data arrival time                                                                       -3.7409
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3479

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1780 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2269 

  slack (with derating applied) (VIOLATED)                                     -0.3479 
  clock reconvergence pessimism (due to derating)                              -0.1004 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2214 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     0.9301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     0.9301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     0.9983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.9983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     1.0829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     1.0829 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0500            0.8467     1.9296 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0500   0.0000   0.0000     1.9296 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0500            0.4671     2.3967 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0500   0.0000   0.0000     2.3967 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0500            0.3000     2.6966 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0500   0.0000   0.0000     2.6966 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0500            0.2176     2.9142 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U88/A3 (AO22X1_HVT)           0.0000   0.1265   1.0500   0.0000   0.0000     2.9142 r
  I_RISC_CORE/U88/Y (AO22X1_HVT)                     0.1994   1.0500            0.4733     3.3875 r
  I_RISC_CORE/n244 (net)       1   0.6018 
  I_RISC_CORE/U596/A (NBUFFX4_HVT)          0.0000   0.1994   1.0500   0.0000   0.0000     3.3875 r
  I_RISC_CORE/U596/Y (NBUFFX4_HVT)                   0.1329   1.0500            0.3533     3.7408 r
  I_RISC_CORE/n1470 (net)      3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[8] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0500   0.0000   0.0000     3.7408 r
  data arrival time                                                                        3.7408

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1499     3.4829
  clock uncertainty                                                            -0.1000     3.3829
  library setup time                                          1.0000            0.0101     3.3929
  data required time                                                                       3.3929
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3929
  data arrival time                                                                       -3.7408
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3479

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1780 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2269 

  slack (with derating applied) (VIOLATED)                                     -0.3479 
  clock reconvergence pessimism (due to derating)                              -0.1004 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2213 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     0.9301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     0.9301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     0.9983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.9983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     1.0829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     1.0829 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0500            0.8467     1.9296 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0500   0.0000   0.0000     1.9296 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0500            0.4671     2.3967 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0500   0.0000   0.0000     2.3967 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0500            0.3000     2.6966 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0500   0.0000   0.0000     2.6966 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0500            0.2176     2.9142 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U89/A3 (AO22X1_HVT)           0.0000   0.1265   1.0500   0.0000   0.0000     2.9142 r
  I_RISC_CORE/U89/Y (AO22X1_HVT)                     0.1994   1.0500            0.4733     3.3875 r
  I_RISC_CORE/n245 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_52_inst_23594/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0500   0.0000   0.0000     3.3875 r
  I_RISC_CORE/ZBUF_52_inst_23594/Y (NBUFFX4_HVT)     0.1329   1.0500            0.3533     3.7408 r
  I_RISC_CORE/ZBUF_52_90 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[9] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0500   0.0000   0.0000     3.7408 r
  data arrival time                                                                        3.7408

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1499     3.4829
  clock uncertainty                                                            -0.1000     3.3829
  library setup time                                          1.0000            0.0101     3.3929
  data required time                                                                       3.3929
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3929
  data arrival time                                                                       -3.7408
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3479

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1780 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2269 

  slack (with derating applied) (VIOLATED)                                     -0.3479 
  clock reconvergence pessimism (due to derating)                              -0.1004 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2213 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     0.9301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     0.9301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     0.9983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.9983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     1.0829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     1.0829 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0500            0.8467     1.9296 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0500   0.0000   0.0000     1.9296 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0500            0.4671     2.3967 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0500   0.0000   0.0000     2.3967 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0500            0.3000     2.6966 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0500   0.0000   0.0000     2.6966 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0500            0.2176     2.9142 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U88/A3 (AO22X1_HVT)           0.0000   0.1265   1.0500   0.0000   0.0000     2.9142 r
  I_RISC_CORE/U88/Y (AO22X1_HVT)                     0.1994   1.0500            0.4733     3.3875 r
  I_RISC_CORE/n244 (net)       1   0.6018 
  I_RISC_CORE/U596/A (NBUFFX4_HVT)          0.0000   0.1994   1.0500   0.0000   0.0000     3.3875 r
  I_RISC_CORE/U596/Y (NBUFFX4_HVT)                   0.1329   1.0500            0.3533     3.7408 r
  I_RISC_CORE/n1470 (net)      3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[8] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0500   0.0000   0.0000     3.7408 r
  data arrival time                                                                        3.7408

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1499     3.4829
  clock uncertainty                                                            -0.1000     3.3829
  library setup time                                          1.0000            0.0101     3.3929
  data required time                                                                       3.3929
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3929
  data arrival time                                                                       -3.7408
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3479

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1780 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2269 

  slack (with derating applied) (VIOLATED)                                     -0.3479 
  clock reconvergence pessimism (due to derating)                              -0.1004 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2213 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     0.9301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     0.9301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     0.9983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.9983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     1.0829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     1.0829 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0500            0.8467     1.9296 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0500   0.0000   0.0000     1.9296 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0500            0.4671     2.3967 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0500   0.0000   0.0000     2.3967 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0500            0.3000     2.6966 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0500   0.0000   0.0000     2.6966 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0500            0.2176     2.9142 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U89/A3 (AO22X1_HVT)           0.0000   0.1265   1.0500   0.0000   0.0000     2.9142 r
  I_RISC_CORE/U89/Y (AO22X1_HVT)                     0.1994   1.0500            0.4733     3.3875 r
  I_RISC_CORE/n245 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_52_inst_23594/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0500   0.0000   0.0000     3.3875 r
  I_RISC_CORE/ZBUF_52_inst_23594/Y (NBUFFX4_HVT)     0.1329   1.0500            0.3533     3.7408 r
  I_RISC_CORE/ZBUF_52_90 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[9] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0500   0.0000   0.0000     3.7408 r
  data arrival time                                                                        3.7408

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1499     3.4829
  clock uncertainty                                                            -0.1000     3.3829
  library setup time                                          1.0000            0.0101     3.3929
  data required time                                                                       3.3929
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3929
  data arrival time                                                                       -3.7408
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3479

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1780 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2269 

  slack (with derating applied) (VIOLATED)                                     -0.3479 
  clock reconvergence pessimism (due to derating)                              -0.1004 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2213 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     0.9301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     0.9301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     0.9983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.9983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     1.0829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     1.0829 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0500            0.8467     1.9296 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0500   0.0000   0.0000     1.9296 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0500            0.4671     2.3967 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0500   0.0000   0.0000     2.3967 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0500            0.3000     2.6966 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0500   0.0000   0.0000     2.6966 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0500            0.2176     2.9142 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U88/A3 (AO22X1_HVT)           0.0000   0.1265   1.0500   0.0000   0.0000     2.9142 r
  I_RISC_CORE/U88/Y (AO22X1_HVT)                     0.1994   1.0500            0.4733     3.3875 r
  I_RISC_CORE/n244 (net)       1   0.6018 
  I_RISC_CORE/U596/A (NBUFFX4_HVT)          0.0000   0.1994   1.0500   0.0000   0.0000     3.3875 r
  I_RISC_CORE/U596/Y (NBUFFX4_HVT)                   0.1329   1.0500            0.3533     3.7408 r
  I_RISC_CORE/n1470 (net)      3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[8] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0500   0.0000   0.0000     3.7408 r
  data arrival time                                                                        3.7408

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1499     3.4829
  clock uncertainty                                                            -0.1000     3.3829
  library setup time                                          1.0000            0.0101     3.3929
  data required time                                                                       3.3929
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3929
  data arrival time                                                                       -3.7408
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3479

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1780 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2269 

  slack (with derating applied) (VIOLATED)                                     -0.3479 
  clock reconvergence pessimism (due to derating)                              -0.1004 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2213 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     0.9301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     0.9301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     0.9983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.9983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     1.0829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     1.0829 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0500            0.8467     1.9296 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0500   0.0000   0.0000     1.9296 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0500            0.4671     2.3967 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0500   0.0000   0.0000     2.3967 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0500            0.3000     2.6966 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0500   0.0000   0.0000     2.6966 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0500            0.2176     2.9142 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U89/A3 (AO22X1_HVT)           0.0000   0.1265   1.0500   0.0000   0.0000     2.9142 r
  I_RISC_CORE/U89/Y (AO22X1_HVT)                     0.1994   1.0500            0.4733     3.3875 r
  I_RISC_CORE/n245 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_52_inst_23594/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0500   0.0000   0.0000     3.3875 r
  I_RISC_CORE/ZBUF_52_inst_23594/Y (NBUFFX4_HVT)     0.1329   1.0500            0.3533     3.7408 r
  I_RISC_CORE/ZBUF_52_90 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[9] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0500   0.0000   0.0000     3.7408 r
  data arrival time                                                                        3.7408

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1499     3.4829
  clock uncertainty                                                            -0.1000     3.3829
  library setup time                                          1.0000            0.0101     3.3929
  data required time                                                                       3.3929
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3929
  data arrival time                                                                       -3.7408
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3479

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1780 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2269 

  slack (with derating applied) (VIOLATED)                                     -0.3479 
  clock reconvergence pessimism (due to derating)                              -0.1004 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2213 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     0.9301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     0.9301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     0.9983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.9983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     1.0829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     1.0829 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0500            0.8467     1.9296 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0500   0.0000   0.0000     1.9296 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0500            0.4671     2.3967 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0500   0.0000   0.0000     2.3967 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0500            0.3000     2.6966 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0500   0.0000   0.0000     2.6966 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0500            0.2176     2.9142 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U217/A3 (AO22X1_HVT)          0.0000   0.1265   1.0500   0.0000   0.0000     2.9142 r
  I_RISC_CORE/U217/Y (AO22X1_HVT)                    0.1994   1.0500            0.4733     3.3875 r
  I_RISC_CORE/n319 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_23_inst_23561/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0500   0.0000   0.0000     3.3875 r
  I_RISC_CORE/ZBUF_23_inst_23561/Y (NBUFFX4_HVT)     0.1327   1.0500            0.3532     3.7407 r
  I_RISC_CORE/ZBUF_23_86 (net)
                               1   0.0039 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[8] (SRAM2RW128x16)
                                            0.0000   0.1327   1.0500   0.0000   0.0000     3.7407 r
  data arrival time                                                                        3.7407

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1499     3.4829
  clock uncertainty                                                            -0.1000     3.3829
  library setup time                                          1.0000            0.0101     3.3930
  data required time                                                                       3.3930
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3930
  data arrival time                                                                       -3.7407
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3477

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1779 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2269 

  slack (with derating applied) (VIOLATED)                                     -0.3477 
  clock reconvergence pessimism (due to derating)                              -0.1004 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2211 



  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0582   1.0500            0.2218     1.1799 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ctsbuf_net_8520963 (net)
                               1   1.6601 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_667732026/A (NBUFFX8_LVT)
                                            0.0000   0.0582   1.0500   0.0000   0.0000     1.1799 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_667732026/Y (NBUFFX8_LVT)
                                                     0.0513   1.0500            0.1021     1.2820 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16  10.1721 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/CLK (SDFFX2_HVT)
                                            0.0000   0.0513   1.0500   0.0000   0.0000     1.2820 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/Q (SDFFX2_HVT)
                                                     0.2340   1.0500            1.3514     2.6334 f
  I_RISC_CORE/Oprnd_A[5] (net)
                               9   4.6026 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_5_/SI (SDFFX1_HVT)
                                            0.0000   0.2340   1.0500   0.0000   0.0000     2.6334 f
  data arrival time                                                                        2.6334

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_8720965 (net)
                               1   0.7344 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_668832037/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_668832037/Y (NBUFFX4_LVT)
                                                     0.0682   0.9500            0.1001     3.5172 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17   7.9945 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_5_/CLK (SDFFX1_HVT)
                                            0.0000   0.0682   0.9500   0.0000   0.0000     3.5172 r
  clock reconvergence pessimism                                                 0.1320     3.6492
  clock uncertainty                                                            -0.1000     3.5492
  library setup time                                          1.0000           -1.2543     2.2949
  data required time                                                                       2.2949
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2949
  data arrival time                                                                       -2.6334
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3385

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0587 
  total derate : arrival time                                                  -0.1252 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1839 

  slack (with derating applied) (VIOLATED)                                     -0.3385 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2434 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     0.9301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     0.9301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     0.9983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.9983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     1.0829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     1.0829 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2725   1.0500            0.8467     1.9296 r
  I_RISC_CORE/n1294 (net)      1   0.4809 
  I_RISC_CORE/ZBUF_32_inst_23199/A (NBUFFX2_HVT)
                                            0.0000   0.2725   1.0500   0.0000   0.0000     1.9296 r
  I_RISC_CORE/ZBUF_32_inst_23199/Y (NBUFFX2_HVT)     0.2281   1.0500            0.4671     2.3967 r
  I_RISC_CORE/ZBUF_32_57 (net)
                               2   5.5741 
  I_RISC_CORE/HFSINV_632_457/A (INVX1_HVT)
                                            0.0000   0.2281   1.0500   0.0000   0.0000     2.3967 r
  I_RISC_CORE/HFSINV_632_457/Y (INVX1_HVT)           0.2456   1.0500            0.3000     2.6966 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   4.6255 
  I_RISC_CORE/HFSINV_559_456/A (INVX8_HVT)
                                            0.0000   0.2456   1.0500   0.0000   0.0000     2.6966 f
  I_RISC_CORE/HFSINV_559_456/Y (INVX8_HVT)           0.1265   1.0500            0.2176     2.9142 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U216/A3 (AO22X1_HVT)          0.0000   0.1265   1.0500   0.0000   0.0000     2.9142 r
  I_RISC_CORE/U216/Y (AO22X1_HVT)                    0.1946   1.0500            0.4683     3.3826 r
  I_RISC_CORE/RegPort_C_9 (net)
                               1   0.4809 
  I_RISC_CORE/ZBUF_23_inst_23606/A (NBUFFX2_HVT)
                                            0.0000   0.1946   1.0500   0.0000   0.0000     3.3826 r
  I_RISC_CORE/ZBUF_23_inst_23606/Y (NBUFFX2_HVT)     0.1179   1.0500            0.3291     3.7117 r
  I_RISC_CORE/ZBUF_23_91 (net)
                               1   0.0039 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[9] (SRAM2RW128x16)
                                            0.0000   0.1179   1.0500   0.0000   0.0000     3.7117 r
  data arrival time                                                                        3.7117

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1499     3.4829
  clock uncertainty                                                            -0.1000     3.3829
  library setup time                                          1.0000            0.0159     3.3988
  data required time                                                                       3.3988
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3988
  data arrival time                                                                       -3.7117
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3129

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1766 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2255 

  slack (with derating applied) (VIOLATED)                                     -0.3129 
  clock reconvergence pessimism (due to derating)                              -0.1004 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1877 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/CLK (SDFFX2_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/Q (SDFFX2_HVT)
                                                     0.1948   1.0500            1.3011     2.5972 f
  I_RISC_CORE/Xecutng_Instrn[9] (net)
                               5   1.9791 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_15_/SI (SDFFX1_HVT)
                                            0.0000   0.1948   1.0500   0.0000   0.0000     2.5972 f
  data arrival time                                                                        2.5972

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000   0.0000     3.2261 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1948     3.4209 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ctsbuf_net_8520963 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_667732026/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.4209 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_667732026/Y (NBUFFX8_LVT)
                                                     0.0461   0.9500            0.0866     3.5075 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16   7.6495 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_15_/CLK (SDFFX1_HVT)
                                            0.0000   0.0461   0.9500   0.0000   0.0000     3.5075 r
  clock reconvergence pessimism                                                 0.1320     3.6396
  clock uncertainty                                                            -0.1000     3.5396
  library setup time                                          1.0000           -1.2518     2.2877
  data required time                                                                       2.2877
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2877
  data arrival time                                                                       -2.5972
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3095

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0582 
  total derate : arrival time                                                  -0.1235 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1817 

  slack (with derating applied) (VIOLATED)                                     -0.3095 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2166 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/CLK (SDFFX2_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/Q (SDFFX2_HVT)
                                                     0.2137   1.0500            1.3278     2.6240 f
  I_RISC_CORE/Xecutng_Instrn[12] (net)
                               4   3.2394 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/SI (SDFFX2_HVT)
                                            0.0000   0.2137   1.0500   0.0000   0.0000     2.6240 f
  data arrival time                                                                        2.6240

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1982     3.4243 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.4243 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0939     3.5182 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4296 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/CLK (SDFFX2_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.5182 r
  clock reconvergence pessimism                                                 0.1779     3.6961
  clock uncertainty                                                            -0.1000     3.5961
  library setup time                                          1.0000           -1.2808     2.3153
  data required time                                                                       2.3153
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3153
  data arrival time                                                                       -2.6240
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3086

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0587 
  total derate : arrival time                                                  -0.1248 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1835 

  slack (with derating applied) (VIOLATED)                                     -0.3086 
  clock reconvergence pessimism (due to derating)                              -0.1203 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2454 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     3.3301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     3.3301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     3.3983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.3983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     3.4829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     3.4829 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[9] (SRAM2RW128x16)
                                                     0.0295   1.0500            0.0876     3.5704 r
  I_RISC_CORE/I_REG_FILE_data_out_A[9] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_134/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0500   0.0000   0.0000     3.5704 r
  I_RISC_CORE/sram_fixcell_134/Y (NBUFFX4_HVT)       0.1425   1.0500            0.2315     3.8020 r
  I_RISC_CORE/sram_fixnet_134 (net)
                               1   0.8843 
  I_RISC_CORE/U185/A0 (HADDX2_HVT)          0.0000   0.1425   1.0500   0.0000   0.0000     3.8020 r
  I_RISC_CORE/U185/SO (HADDX2_HVT)                   0.3209   1.0500            1.0419     4.8439 f
  I_RISC_CORE/RESULT_DATA[9] (net)
                               2   2.4520 
  RESULT_DATA_9__UPF_LS/A (LSDNSSX8_LVT)    0.0000   0.3209   1.0500   0.0000   0.0000     4.8439 f
  RESULT_DATA_9__UPF_LS/Y (LSDNSSX8_LVT)             0.0556   1.0500            0.2550     5.0988 f
  n399 (net)                   2   0.8935 
  U263/A2 (AO22X1_HVT)                      0.0000   0.0556   1.0500   0.0000   0.0000     5.0988 f
  U263/Y (AO22X1_HVT)                                0.1948   1.0500            0.5807     5.6795 f
  n744 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_86/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0500   0.0000   0.0000     5.6795 f
  I_SDRAM_TOP/HFSBUF_23_86/Y (NBUFFX16_HVT)          0.1224   1.0500            0.3436     6.0232 f
  I_SDRAM_TOP/HFSNET_18 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[25] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0500   0.0000   0.0000     6.0232 f
  data arrival time                                                                        6.0232

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cto_buf_33233/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cto_buf_33233/Y (NBUFFX2_LVT)
                                                     0.0270   0.9500            0.0532     5.4315 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   0.4178 
  I_CLOCKING/occ_int1/cto_buf_33193/A (NBUFFX2_LVT)
                                            0.0000   0.0270   0.9500   0.0000  -0.0000     5.4315 r
  I_CLOCKING/occ_int1/cto_buf_33193/Y (NBUFFX2_LVT)
                                                     0.0304   0.9500            0.0528     5.4842 r
  I_CLOCKING/occ_int1/cts1 (net)
                               1   0.9271 
  I_CLOCKING/occ_int1/cto_buf_33112/A (NBUFFX8_LVT)
                                            0.0000   0.0304   0.9500   0.0000   0.0000     5.4842 r
  I_CLOCKING/occ_int1/cto_buf_33112/Y (NBUFFX8_LVT)
                                                     0.0327   0.9500            0.0639     5.5481 r
  I_CLOCKING/occ_int1/cts0 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701332362/A (NBUFFX16_LVT)
                                            0.0000   0.0327   0.9500   0.0000   0.0000     5.5481 r
  I_CLOCKING/occ_int1/cts_buf_701332362/Y (NBUFFX16_LVT)
                                                     0.0364   0.9500            0.0703     5.6185 r
  I_CLOCKING/occ_int1/ctsbuf_net_13721015 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_700032349/A (NBUFFX8_LVT)
                                            0.0000   0.0364   0.9500   0.0000   0.0000     5.6185 r
  I_CLOCKING/occ_int1/cts_buf_700032349/Y (NBUFFX8_LVT)
                                                     0.0505   0.9500            0.0806     5.6991 r
  I_CLOCKING/occ_int1/p_abuf23 (net)
                              22   9.8971 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0505   0.9500   0.0000   0.0000     5.6991 r
  clock reconvergence pessimism                                                 0.0014     5.7005
  clock uncertainty                                                            -0.1000     5.6005
  library setup time                                          1.0000            0.1142     5.7147
  data required time                                                                       5.7147
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7147
  data arrival time                                                                       -6.0232
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3085

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0472 
  total derate : arrival time                                                  -0.1724 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2195 

  slack (with derating applied) (VIOLATED)                                     -0.3085 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0889 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     3.3301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     3.3301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     3.3983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.3983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     3.4829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     3.4829 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[10] (SRAM2RW128x16)
                                                     0.0295   1.0500            0.0876     3.5704 r
  I_RISC_CORE/I_REG_FILE_data_out_A[10] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_133/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0500   0.0000   0.0000     3.5704 r
  I_RISC_CORE/sram_fixcell_133/Y (NBUFFX4_HVT)       0.1425   1.0500            0.2315     3.8020 r
  I_RISC_CORE/sram_fixnet_133 (net)
                               1   0.8843 
  I_RISC_CORE/U198/A0 (HADDX2_HVT)          0.0000   0.1425   1.0500   0.0000   0.0000     3.8020 r
  I_RISC_CORE/U198/SO (HADDX2_HVT)                   0.3209   1.0500            1.0419     4.8439 f
  I_RISC_CORE/RESULT_DATA[10] (net)
                               2   2.4520 
  RESULT_DATA_10__UPF_LS/A (LSDNSSX8_LVT)   0.0000   0.3209   1.0500   0.0000   0.0000     4.8439 f
  RESULT_DATA_10__UPF_LS/Y (LSDNSSX8_LVT)            0.0556   1.0500            0.2550     5.0988 f
  n398 (net)                   2   0.8935 
  U262/A2 (AO22X1_HVT)                      0.0000   0.0556   1.0500   0.0000   0.0000     5.0988 f
  U262/Y (AO22X1_HVT)                                0.1948   1.0500            0.5807     5.6795 f
  n738 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_94/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0500   0.0000   0.0000     5.6795 f
  I_SDRAM_TOP/HFSBUF_23_94/Y (NBUFFX16_HVT)          0.1224   1.0500            0.3436     6.0232 f
  I_SDRAM_TOP/HFSNET_26 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[26] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0500   0.0000   0.0000     6.0232 f
  data arrival time                                                                        6.0232

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cto_buf_33233/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cto_buf_33233/Y (NBUFFX2_LVT)
                                                     0.0270   0.9500            0.0532     5.4315 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   0.4178 
  I_CLOCKING/occ_int1/cto_buf_33193/A (NBUFFX2_LVT)
                                            0.0000   0.0270   0.9500   0.0000  -0.0000     5.4315 r
  I_CLOCKING/occ_int1/cto_buf_33193/Y (NBUFFX2_LVT)
                                                     0.0304   0.9500            0.0528     5.4842 r
  I_CLOCKING/occ_int1/cts1 (net)
                               1   0.9271 
  I_CLOCKING/occ_int1/cto_buf_33112/A (NBUFFX8_LVT)
                                            0.0000   0.0304   0.9500   0.0000   0.0000     5.4842 r
  I_CLOCKING/occ_int1/cto_buf_33112/Y (NBUFFX8_LVT)
                                                     0.0327   0.9500            0.0639     5.5481 r
  I_CLOCKING/occ_int1/cts0 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701332362/A (NBUFFX16_LVT)
                                            0.0000   0.0327   0.9500   0.0000   0.0000     5.5481 r
  I_CLOCKING/occ_int1/cts_buf_701332362/Y (NBUFFX16_LVT)
                                                     0.0364   0.9500            0.0703     5.6185 r
  I_CLOCKING/occ_int1/ctsbuf_net_13721015 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_700032349/A (NBUFFX8_LVT)
                                            0.0000   0.0364   0.9500   0.0000   0.0000     5.6185 r
  I_CLOCKING/occ_int1/cts_buf_700032349/Y (NBUFFX8_LVT)
                                                     0.0505   0.9500            0.0806     5.6991 r
  I_CLOCKING/occ_int1/p_abuf23 (net)
                              22   9.8971 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0505   0.9500   0.0000   0.0000     5.6991 r
  clock reconvergence pessimism                                                 0.0014     5.7005
  clock uncertainty                                                            -0.1000     5.6005
  library setup time                                          1.0000            0.1142     5.7147
  data required time                                                                       5.7147
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7147
  data arrival time                                                                       -6.0232
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3085

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0472 
  total derate : arrival time                                                  -0.1724 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2195 

  slack (with derating applied) (VIOLATED)                                     -0.3085 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0889 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     3.3301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     3.3301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     3.3983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.3983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     3.4829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     3.4829 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[8] (SRAM2RW128x16)
                                                     0.0295   1.0500            0.0876     3.5704 r
  I_RISC_CORE/I_REG_FILE_data_out_A[8] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_135/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0500   0.0000   0.0000     3.5704 r
  I_RISC_CORE/sram_fixcell_135/Y (NBUFFX4_HVT)       0.1425   1.0500            0.2315     3.8020 r
  I_RISC_CORE/sram_fixnet_135 (net)
                               1   0.8843 
  I_RISC_CORE/U194/A0 (HADDX2_HVT)          0.0000   0.1425   1.0500   0.0000   0.0000     3.8020 r
  I_RISC_CORE/U194/SO (HADDX2_HVT)                   0.2930   1.0500            1.0024     4.8044 f
  I_RISC_CORE/RESULT_DATA[8] (net)
                               2   0.9925 
  RESULT_DATA_8__UPF_LS/A (LSDNSSX4_LVT)    0.0000   0.2930   1.0500   0.0000   0.0000     4.8044 f
  RESULT_DATA_8__UPF_LS/Y (LSDNSSX4_LVT)             0.0626   1.0500            0.2847     5.0891 f
  n400 (net)                   2   0.8935 
  U264/A2 (AO22X1_HVT)                      0.0000   0.0626   1.0500   0.0000   0.0000     5.0891 f
  U264/Y (AO22X1_HVT)                                0.1948   1.0500            0.5865     5.6756 f
  n741 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_90/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0500   0.0000   0.0000     5.6756 f
  I_SDRAM_TOP/HFSBUF_23_90/Y (NBUFFX16_HVT)          0.1224   1.0500            0.3436     6.0193 f
  I_SDRAM_TOP/HFSNET_22 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[24] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0500   0.0000   0.0000     6.0193 f
  data arrival time                                                                        6.0193

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cto_buf_33233/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cto_buf_33233/Y (NBUFFX2_LVT)
                                                     0.0270   0.9500            0.0532     5.4315 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   0.4178 
  I_CLOCKING/occ_int1/cto_buf_33193/A (NBUFFX2_LVT)
                                            0.0000   0.0270   0.9500   0.0000  -0.0000     5.4315 r
  I_CLOCKING/occ_int1/cto_buf_33193/Y (NBUFFX2_LVT)
                                                     0.0304   0.9500            0.0528     5.4842 r
  I_CLOCKING/occ_int1/cts1 (net)
                               1   0.9271 
  I_CLOCKING/occ_int1/cto_buf_33112/A (NBUFFX8_LVT)
                                            0.0000   0.0304   0.9500   0.0000   0.0000     5.4842 r
  I_CLOCKING/occ_int1/cto_buf_33112/Y (NBUFFX8_LVT)
                                                     0.0327   0.9500            0.0639     5.5481 r
  I_CLOCKING/occ_int1/cts0 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701332362/A (NBUFFX16_LVT)
                                            0.0000   0.0327   0.9500   0.0000   0.0000     5.5481 r
  I_CLOCKING/occ_int1/cts_buf_701332362/Y (NBUFFX16_LVT)
                                                     0.0364   0.9500            0.0703     5.6185 r
  I_CLOCKING/occ_int1/ctsbuf_net_13721015 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_700032349/A (NBUFFX8_LVT)
                                            0.0000   0.0364   0.9500   0.0000   0.0000     5.6185 r
  I_CLOCKING/occ_int1/cts_buf_700032349/Y (NBUFFX8_LVT)
                                                     0.0505   0.9500            0.0806     5.6991 r
  I_CLOCKING/occ_int1/p_abuf23 (net)
                              22   9.8971 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0505   0.9500   0.0000   0.0000     5.6991 r
  clock reconvergence pessimism                                                 0.0014     5.7005
  clock uncertainty                                                            -0.1000     5.6005
  library setup time                                          1.0000            0.1142     5.7147
  data required time                                                                       5.7147
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7147
  data arrival time                                                                       -6.0193
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3046

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0472 
  total derate : arrival time                                                  -0.1722 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2194 

  slack (with derating applied) (VIOLATED)                                     -0.3046 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0852 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     3.3301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     3.3301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     3.3983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.3983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     3.4829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     3.4829 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[13] (SRAM2RW128x16)
                                                     0.0295   1.0500            0.0876     3.5704 r
  I_RISC_CORE/I_REG_FILE_data_out_A[13] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_130/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0500   0.0000   0.0000     3.5704 r
  I_RISC_CORE/sram_fixcell_130/Y (NBUFFX4_HVT)       0.1428   1.0500            0.2317     3.8022 r
  I_RISC_CORE/sram_fixnet_130 (net)
                               1   0.9037 
  I_RISC_CORE/U195/A0 (HADDX1_HVT)          0.0000   0.1428   1.0500   0.0000   0.0000     3.8022 r
  I_RISC_CORE/U195/SO (HADDX1_HVT)                   0.2840   1.0500            0.9067     4.7089 f
  I_RISC_CORE/RESULT_DATA[13] (net)
                               2   2.2096 
  RESULT_DATA_13__UPF_LS/A (LSDNSSX8_HVT)   0.0000   0.2840   1.0500   0.0000   0.0000     4.7089 f
  RESULT_DATA_13__UPF_LS/Y (LSDNSSX8_HVT)            0.0749   1.0500            0.3684     5.0773 f
  n395 (net)                   2   0.8935 
  U259/A2 (AO22X1_HVT)                      0.0000   0.0749   1.0500   0.0000   0.0000     5.0773 f
  U259/Y (AO22X1_HVT)                                0.1948   1.0500            0.5969     5.6742 f
  n739 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_95/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0500   0.0000   0.0000     5.6742 f
  I_SDRAM_TOP/HFSBUF_23_95/Y (NBUFFX16_HVT)          0.1224   1.0500            0.3436     6.0179 f
  I_SDRAM_TOP/HFSNET_27 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[29] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0500   0.0000   0.0000     6.0179 f
  data arrival time                                                                        6.0179

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cto_buf_33233/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cto_buf_33233/Y (NBUFFX2_LVT)
                                                     0.0270   0.9500            0.0532     5.4315 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   0.4178 
  I_CLOCKING/occ_int1/cto_buf_33193/A (NBUFFX2_LVT)
                                            0.0000   0.0270   0.9500   0.0000  -0.0000     5.4315 r
  I_CLOCKING/occ_int1/cto_buf_33193/Y (NBUFFX2_LVT)
                                                     0.0304   0.9500            0.0528     5.4842 r
  I_CLOCKING/occ_int1/cts1 (net)
                               1   0.9271 
  I_CLOCKING/occ_int1/cto_buf_33112/A (NBUFFX8_LVT)
                                            0.0000   0.0304   0.9500   0.0000   0.0000     5.4842 r
  I_CLOCKING/occ_int1/cto_buf_33112/Y (NBUFFX8_LVT)
                                                     0.0327   0.9500            0.0639     5.5481 r
  I_CLOCKING/occ_int1/cts0 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701332362/A (NBUFFX16_LVT)
                                            0.0000   0.0327   0.9500   0.0000   0.0000     5.5481 r
  I_CLOCKING/occ_int1/cts_buf_701332362/Y (NBUFFX16_LVT)
                                                     0.0364   0.9500            0.0703     5.6185 r
  I_CLOCKING/occ_int1/ctsbuf_net_13721015 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_700032349/A (NBUFFX8_LVT)
                                            0.0000   0.0364   0.9500   0.0000   0.0000     5.6185 r
  I_CLOCKING/occ_int1/cts_buf_700032349/Y (NBUFFX8_LVT)
                                                     0.0505   0.9500            0.0806     5.6991 r
  I_CLOCKING/occ_int1/p_abuf23 (net)
                              22   9.8971 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0505   0.9500   0.0000   0.0000     5.6991 r
  clock reconvergence pessimism                                                 0.0014     5.7005
  clock uncertainty                                                            -0.1000     5.6005
  library setup time                                          1.0000            0.1142     5.7147
  data required time                                                                       5.7147
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7147
  data arrival time                                                                       -6.0179
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3031

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0472 
  total derate : arrival time                                                  -0.1721 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2193 

  slack (with derating applied) (VIOLATED)                                     -0.3031 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0838 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     3.3301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     3.3301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     3.3983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.3983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     3.4829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     3.4829 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[14] (SRAM2RW128x16)
                                                     0.0295   1.0500            0.0876     3.5704 r
  I_RISC_CORE/I_REG_FILE_data_out_A[14] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_129/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0500   0.0000   0.0000     3.5704 r
  I_RISC_CORE/sram_fixcell_129/Y (NBUFFX4_HVT)       0.1428   1.0500            0.2317     3.8022 r
  I_RISC_CORE/sram_fixnet_129 (net)
                               1   0.9037 
  I_RISC_CORE/U193/A0 (HADDX1_HVT)          0.0000   0.1428   1.0500   0.0000   0.0000     3.8022 r
  I_RISC_CORE/U193/SO (HADDX1_HVT)                   0.2840   1.0500            0.9067     4.7089 f
  I_RISC_CORE/RESULT_DATA[14] (net)
                               2   2.2096 
  RESULT_DATA_14__UPF_LS/A (LSDNSSX8_HVT)   0.0000   0.2840   1.0500   0.0000   0.0000     4.7089 f
  RESULT_DATA_14__UPF_LS/Y (LSDNSSX8_HVT)            0.0749   1.0500            0.3684     5.0773 f
  n394 (net)                   2   0.8935 
  U258/A2 (AO22X1_HVT)                      0.0000   0.0749   1.0500   0.0000   0.0000     5.0773 f
  U258/Y (AO22X1_HVT)                                0.1948   1.0500            0.5969     5.6742 f
  n730 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_102/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0500   0.0000   0.0000     5.6742 f
  I_SDRAM_TOP/HFSBUF_23_102/Y (NBUFFX16_HVT)         0.1224   1.0500            0.3436     6.0178 f
  I_SDRAM_TOP/HFSNET_34 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[30] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0500   0.0000   0.0000     6.0178 f
  data arrival time                                                                        6.0178

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cto_buf_33233/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cto_buf_33233/Y (NBUFFX2_LVT)
                                                     0.0270   0.9500            0.0532     5.4315 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   0.4178 
  I_CLOCKING/occ_int1/cto_buf_33193/A (NBUFFX2_LVT)
                                            0.0000   0.0270   0.9500   0.0000  -0.0000     5.4315 r
  I_CLOCKING/occ_int1/cto_buf_33193/Y (NBUFFX2_LVT)
                                                     0.0304   0.9500            0.0528     5.4842 r
  I_CLOCKING/occ_int1/cts1 (net)
                               1   0.9271 
  I_CLOCKING/occ_int1/cto_buf_33112/A (NBUFFX8_LVT)
                                            0.0000   0.0304   0.9500   0.0000   0.0000     5.4842 r
  I_CLOCKING/occ_int1/cto_buf_33112/Y (NBUFFX8_LVT)
                                                     0.0327   0.9500            0.0639     5.5481 r
  I_CLOCKING/occ_int1/cts0 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701332362/A (NBUFFX16_LVT)
                                            0.0000   0.0327   0.9500   0.0000   0.0000     5.5481 r
  I_CLOCKING/occ_int1/cts_buf_701332362/Y (NBUFFX16_LVT)
                                                     0.0364   0.9500            0.0703     5.6185 r
  I_CLOCKING/occ_int1/ctsbuf_net_13721015 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_700032349/A (NBUFFX8_LVT)
                                            0.0000   0.0364   0.9500   0.0000   0.0000     5.6185 r
  I_CLOCKING/occ_int1/cts_buf_700032349/Y (NBUFFX8_LVT)
                                                     0.0505   0.9500            0.0806     5.6991 r
  I_CLOCKING/occ_int1/p_abuf23 (net)
                              22   9.8971 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0505   0.9500   0.0000   0.0000     5.6991 r
  clock reconvergence pessimism                                                 0.0014     5.7005
  clock uncertainty                                                            -0.1000     5.6005
  library setup time                                          1.0000            0.1142     5.7147
  data required time                                                                       5.7147
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7147
  data arrival time                                                                       -6.0178
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3031

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0472 
  total derate : arrival time                                                  -0.1721 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2193 

  slack (with derating applied) (VIOLATED)                                     -0.3031 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0838 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     3.3301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     3.3301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     3.3983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.3983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     3.4829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     3.4829 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[2] (SRAM2RW128x16)
                                                     0.0295   1.0500            0.0876     3.5704 r
  I_RISC_CORE/I_REG_FILE_data_out_A[2] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_141/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0500   0.0000   0.0000     3.5704 r
  I_RISC_CORE/sram_fixcell_141/Y (NBUFFX4_HVT)       0.1428   1.0500            0.2317     3.8022 r
  I_RISC_CORE/sram_fixnet_141 (net)
                               1   0.9037 
  I_RISC_CORE/U199/A0 (HADDX1_HVT)          0.0000   0.1428   1.0500   0.0000   0.0000     3.8022 r
  I_RISC_CORE/U199/SO (HADDX1_HVT)                   0.2840   1.0500            0.9067     4.7089 f
  I_RISC_CORE/RESULT_DATA[2] (net)
                               2   2.2096 
  RESULT_DATA_2__UPF_LS/A (LSDNSSX8_HVT)    0.0000   0.2840   1.0500   0.0000   0.0000     4.7089 f
  RESULT_DATA_2__UPF_LS/Y (LSDNSSX8_HVT)             0.0746   1.0500            0.3682     5.0770 f
  n406 (net)                   2   0.8460 
  U270/A2 (AO22X1_HVT)                      0.0000   0.0746   1.0500   0.0000   0.0000     5.0770 f
  U270/Y (AO22X1_HVT)                                0.1948   1.0500            0.5966     5.6737 f
  n740 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_66_92/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0500   0.0000   0.0000     5.6737 f
  I_SDRAM_TOP/HFSBUF_66_92/Y (NBUFFX16_HVT)          0.1224   1.0500            0.3436     6.0173 f
  I_SDRAM_TOP/HFSNET_24 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[18] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0500   0.0000   0.0000     6.0173 f
  data arrival time                                                                        6.0173

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cto_buf_33233/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cto_buf_33233/Y (NBUFFX2_LVT)
                                                     0.0270   0.9500            0.0532     5.4315 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   0.4178 
  I_CLOCKING/occ_int1/cto_buf_33193/A (NBUFFX2_LVT)
                                            0.0000   0.0270   0.9500   0.0000  -0.0000     5.4315 r
  I_CLOCKING/occ_int1/cto_buf_33193/Y (NBUFFX2_LVT)
                                                     0.0304   0.9500            0.0528     5.4842 r
  I_CLOCKING/occ_int1/cts1 (net)
                               1   0.9271 
  I_CLOCKING/occ_int1/cto_buf_33112/A (NBUFFX8_LVT)
                                            0.0000   0.0304   0.9500   0.0000   0.0000     5.4842 r
  I_CLOCKING/occ_int1/cto_buf_33112/Y (NBUFFX8_LVT)
                                                     0.0327   0.9500            0.0639     5.5481 r
  I_CLOCKING/occ_int1/cts0 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701332362/A (NBUFFX16_LVT)
                                            0.0000   0.0327   0.9500   0.0000   0.0000     5.5481 r
  I_CLOCKING/occ_int1/cts_buf_701332362/Y (NBUFFX16_LVT)
                                                     0.0364   0.9500            0.0703     5.6185 r
  I_CLOCKING/occ_int1/ctsbuf_net_13721015 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_700032349/A (NBUFFX8_LVT)
                                            0.0000   0.0364   0.9500   0.0000   0.0000     5.6185 r
  I_CLOCKING/occ_int1/cts_buf_700032349/Y (NBUFFX8_LVT)
                                                     0.0505   0.9500            0.0806     5.6991 r
  I_CLOCKING/occ_int1/p_abuf23 (net)
                              22   9.8971 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0505   0.9500   0.0000   0.0000     5.6991 r
  clock reconvergence pessimism                                                 0.0014     5.7005
  clock uncertainty                                                            -0.1000     5.6005
  library setup time                                          1.0000            0.1142     5.7147
  data required time                                                                       5.7147
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7147
  data arrival time                                                                       -6.0173
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3026

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0472 
  total derate : arrival time                                                  -0.1721 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2193 

  slack (with derating applied) (VIOLATED)                                     -0.3026 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0833 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX2_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/Q (SDFFX2_HVT)
                                                     0.2091   1.0500            1.3214     2.6175 f
  I_RISC_CORE/Xecutng_Instrn[22] (net)
                               6   2.9344 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/SI (SDFFX2_HVT)
                                            0.0000   0.2091   1.0500   0.0000   0.0000     2.6175 f
  data arrival time                                                                        2.6175

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1982     3.4243 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.4243 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0939     3.5182 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4296 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFX2_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.5182 r
  clock reconvergence pessimism                                                 0.1779     3.6961
  clock uncertainty                                                            -0.1000     3.5961
  library setup time                                          1.0000           -1.2784     2.3177
  data required time                                                                       2.3177
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3177
  data arrival time                                                                       -2.6175
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2998

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0587 
  total derate : arrival time                                                  -0.1245 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1832 

  slack (with derating applied) (VIOLATED)                                     -0.2998 
  clock reconvergence pessimism (due to derating)                              -0.1203 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2369 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_7920957 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_664231991/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_664231991/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_/Q (SDFFX1_HVT)
                                                     0.1541   1.0500            1.1295     2.4062 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_5__1_ (net)
                               2   0.8343 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/SI (SDFFARX2_HVT)
                                            0.0000   0.1541   1.0500   0.0000   0.0000     2.4062 f
  data arrival time                                                                        2.4062

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000   0.0000     3.2261 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0755   0.9500            0.2130     3.4391 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   3.7095 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0755   0.9500   0.0000   0.0000     3.4391 r
  clock reconvergence pessimism                                                 0.1320     3.5711
  clock uncertainty                                                            -0.1000     3.4711
  library setup time                                          1.0000           -1.3557     2.1154
  data required time                                                                       2.1154
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1154
  data arrival time                                                                       -2.4062
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2908

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0546 
  total derate : arrival time                                                  -0.1144 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1690 

  slack (with derating applied) (VIOLATED)                                     -0.2908 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2106 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_23_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     3.3581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     3.3581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_23_/CLK (SDFFX1_RVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_23_/Q (SDFFX1_RVT)
                                                     0.0865   1.0500            0.5083     4.2044 r
  I_RISC_CORE/Xecutng_Instrn[23] (net)
                               2   1.1559 
  Xecutng_Instrn_23__UPF_LS/A (LSDNSSX2_LVT)
                                            0.0000   0.0865   1.0500   0.0000   0.0000     4.2044 r
  Xecutng_Instrn_23__UPF_LS/Y (LSDNSSX2_LVT)         0.0347   1.0500            0.0789     4.2833 r
  n356 (net)                   1   0.4180 
  U300/A4 (AOI22X1_HVT)                     0.0000   0.0347   1.0500   0.0000   0.0000     4.2833 r
  U300/Y (AOI22X1_HVT)                               0.1248   1.0500            0.5979     4.8813 f
  n614 (net)                   1   0.3845 
  U472/A2 (NAND3X1_HVT)                     0.0000   0.1248   1.0500   0.0000   0.0000     4.8813 f
  U472/Y (NAND3X1_HVT)                               0.1633   1.0500            0.6362     5.5174 r
  n672 (net)                   1   1.6433 
  I_PCI_TOP/HFSBUF_203_112/A (NBUFFX16_HVT)
                                            0.0000   0.1633   1.0500   0.0000   0.0000     5.5174 r
  I_PCI_TOP/HFSBUF_203_112/Y (NBUFFX16_HVT)          0.1349   1.0500            0.3304     5.8479 r
  I_PCI_TOP/HFSNET_28 (net)    1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2/I1[3] (SRAM2RW32x4)
                                            0.0000   0.1349   1.0500   0.0000   0.0000     5.8479 r
  data arrival time                                                                        5.8479

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cts_buf_702232371/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cts_buf_702232371/Y (NBUFFX2_LVT)
                                                     0.0335   0.9500            0.0581     5.4364 r
  I_CLOCKING/occ_int1/ctsbuf_net_14021018 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701832367/A (NBUFFX16_LVT)
                                            0.0000   0.0335   0.9500   0.0000   0.0000     5.4364 r
  I_CLOCKING/occ_int1/cts_buf_701832367/Y (NBUFFX16_LVT)
                                                     0.0354   0.9500            0.0698     5.5062 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               2   2.2748 
  I_CLOCKING/occ_int1/cts_buf_701432363/A (NBUFFX16_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     5.5062 r
  I_CLOCKING/occ_int1/cts_buf_701432363/Y (NBUFFX16_LVT)
                                                     0.0375   0.9500            0.0727     5.5789 r
  I_CLOCKING/occ_int1/ctsbuf_net_13821016 (net)
                               4   4.1255 
  I_CLOCKING/occ_int1/cts_buf_700432353/A (NBUFFX8_LVT)
                                            0.0000   0.0375   0.9500   0.0000   0.0000     5.5789 r
  I_CLOCKING/occ_int1/cts_buf_700432353/Y (NBUFFX8_LVT)
                                                     0.0366   0.9500            0.0708     5.6498 r
  I_CLOCKING/occ_int1/ctsbuf_net_13621014 (net)
                              13   3.1722 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2/CE1 (SRAM2RW32x4)
                                            0.0000   0.0366   0.9500   0.0000   0.0000     5.6498 r
  clock reconvergence pessimism                                                 0.0014     5.6512
  clock uncertainty                                                            -0.1000     5.5512
  library setup time                                          1.0000            0.0093     5.5605
  data required time                                                                       5.5605
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.5605
  data arrival time                                                                       -5.8479
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2874

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0446 
  total derate : arrival time                                                  -0.1640 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2086 

  slack (with derating applied) (VIOLATED)                                     -0.2874 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0788 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFX2_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/Q (SDFFX2_HVT)
                                                     0.2096   1.0500            1.3221     2.6182 f
  I_RISC_CORE/Xecutng_Instrn[6] (net)
                               3   2.9678 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_/SI (SDFFX1_HVT)
                                            0.0000   0.2096   1.0500   0.0000   0.0000     2.6182 f
  data arrival time                                                                        2.6182

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1982     3.4243 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.4243 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0939     3.5182 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4296 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_/CLK (SDFFX1_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.5182 r
  clock reconvergence pessimism                                                 0.1779     3.6961
  clock uncertainty                                                            -0.1000     3.5961
  library setup time                                          1.0000           -1.2575     2.3386
  data required time                                                                       2.3386
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3386
  data arrival time                                                                       -2.6182
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2796

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0587 
  total derate : arrival time                                                  -0.1245 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1832 

  slack (with derating applied) (VIOLATED)                                     -0.2796 
  clock reconvergence pessimism (due to derating)                              -0.1203 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2167 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_7720955 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_663231981/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_663231981/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__0_/Q (SDFFX1_HVT)
                                                     0.1543   1.0500            1.1297     2.4064 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_3__0_ (net)
                               2   0.8392 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/SI (SDFFARX1_HVT)
                                            0.0000   0.1543   1.0500   0.0000   0.0000     2.4064 f
  data arrival time                                                                        2.4064

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000   0.0000     3.2261 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0755   0.9500            0.2130     3.4391 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   3.7095 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0755   0.9500   0.0000   0.0000     3.4391 r
  clock reconvergence pessimism                                                 0.1320     3.5711
  clock uncertainty                                                            -0.1000     3.4711
  library setup time                                          1.0000           -1.3336     2.1375
  data required time                                                                       2.1375
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1375
  data arrival time                                                                       -2.4064
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2689

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0546 
  total derate : arrival time                                                  -0.1144 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1690 

  slack (with derating applied) (VIOLATED)                                     -0.2689 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1887 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_8220960 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_665732006/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_665732006/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_1_/Q (SDFFX1_HVT)
                                                     0.1530   1.0500            1.1280     2.4047 f
  I_RISC_CORE/Return_Addr[1] (net)
                               2   0.7961 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/SI (SDFFARX1_HVT)
                                            0.0000   0.1530   1.0500   0.0000   0.0000     2.4047 f
  data arrival time                                                                        2.4047

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000   0.0000     3.2261 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0755   0.9500            0.2130     3.4391 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   3.7095 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0755   0.9500   0.0000   0.0000     3.4391 r
  clock reconvergence pessimism                                                 0.1320     3.5711
  clock uncertainty                                                            -0.1000     3.4711
  library setup time                                          1.0000           -1.3329     2.1383
  data required time                                                                       2.1383
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1383
  data arrival time                                                                       -2.4047
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2664

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0546 
  total derate : arrival time                                                  -0.1143 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1689 

  slack (with derating applied) (VIOLATED)                                     -0.2664 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1863 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     3.3581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     3.3581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFX2_RVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFX2_RVT)
                                                     0.0976   1.0500            0.5439     4.2400 f
  I_RISC_CORE/Xecutng_Instrn[24] (net)
                              10   4.5290 
  Xecutng_Instrn_24__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.0976   1.0500   0.0000   0.0000     4.2400 f
  Xecutng_Instrn_24__UPF_LS/Y (LSDNSSX4_LVT)         0.0371   1.0500            0.1394     4.3794 f
  n355 (net)                   1   0.4372 
  U427/A4 (AO22X1_HVT)                      0.0000   0.0371   1.0500   0.0000   0.0000     4.3794 f
  U427/Y (AO22X1_HVT)                                0.1638   1.0500            0.3594     4.7388 f
  n310 (net)                   1   0.5771 
  U345/A (INVX0_LVT)                        0.0000   0.1638   1.0500   0.0000   0.0000     4.7388 f
  U345/Y (INVX0_LVT)                                 0.0762   1.0500            0.1020     4.8407 r
  n587 (net)                   1   0.4035 
  U430/A2 (NAND3X1_HVT)                     0.0000   0.0762   1.0500   0.0000   0.0000     4.8407 r
  U430/Y (NAND3X1_HVT)                               0.1669   1.0500            0.7610     5.6018 f
  n670 (net)                   1   1.5798 
  I_PCI_TOP/HFSBUF_106_114/A (NBUFFX16_HVT)
                                            0.0000   0.1669   1.0500   0.0000   0.0000     5.6018 f
  I_PCI_TOP/HFSBUF_106_114/Y (NBUFFX16_HVT)          0.1225   1.0500            0.3209     5.9226 f
  I_PCI_TOP/HFSNET_30 (net)    1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3/I1[0] (SRAM2RW32x4)
                                            0.0000   0.1225   1.0500   0.0000   0.0000     5.9226 f
  data arrival time                                                                        5.9226

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cts_buf_702232371/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cts_buf_702232371/Y (NBUFFX2_LVT)
                                                     0.0335   0.9500            0.0581     5.4364 r
  I_CLOCKING/occ_int1/ctsbuf_net_14021018 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701832367/A (NBUFFX16_LVT)
                                            0.0000   0.0335   0.9500   0.0000   0.0000     5.4364 r
  I_CLOCKING/occ_int1/cts_buf_701832367/Y (NBUFFX16_LVT)
                                                     0.0354   0.9500            0.0698     5.5062 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               2   2.2748 
  I_CLOCKING/occ_int1/cts_buf_701432363/A (NBUFFX16_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     5.5062 r
  I_CLOCKING/occ_int1/cts_buf_701432363/Y (NBUFFX16_LVT)
                                                     0.0375   0.9500            0.0727     5.5789 r
  I_CLOCKING/occ_int1/ctsbuf_net_13821016 (net)
                               4   4.1255 
  I_CLOCKING/occ_int1/cts_buf_700432353/A (NBUFFX8_LVT)
                                            0.0000   0.0375   0.9500   0.0000   0.0000     5.5789 r
  I_CLOCKING/occ_int1/cts_buf_700432353/Y (NBUFFX8_LVT)
                                                     0.0366   0.9500            0.0708     5.6498 r
  I_CLOCKING/occ_int1/ctsbuf_net_13621014 (net)
                              13   3.1722 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3/CE1 (SRAM2RW32x4)
                                            0.0000   0.0366   0.9500   0.0000   0.0000     5.6498 r
  clock reconvergence pessimism                                                 0.0014     5.6512
  clock uncertainty                                                            -0.1000     5.5512
  library setup time                                          1.0000            0.1078     5.6590
  data required time                                                                       5.6590
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6590
  data arrival time                                                                       -5.9226
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2636

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0446 
  total derate : arrival time                                                  -0.1676 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2122 

  slack (with derating applied) (VIOLATED)                                     -0.2636 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0514 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFX2_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/Q (SDFFX2_HVT)
                                                     0.2009   1.0500            1.3098     2.6059 f
  I_RISC_CORE/Xecutng_Instrn[4] (net)
                               4   2.3857 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/SI (SDFFX1_HVT)
                                            0.0000   0.2009   1.0500   0.0000   0.0000     2.6059 f
  data arrival time                                                                        2.6059

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1982     3.4243 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.4243 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0939     3.5182 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4296 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFX1_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.5182 r
  clock reconvergence pessimism                                                 0.1779     3.6961
  clock uncertainty                                                            -0.1000     3.5961
  library setup time                                          1.0000           -1.2527     2.3434
  data required time                                                                       2.3434
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3434
  data arrival time                                                                       -2.6059
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2625

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0587 
  total derate : arrival time                                                  -0.1239 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1826 

  slack (with derating applied) (VIOLATED)                                     -0.2625 
  clock reconvergence pessimism (due to derating)                              -0.1203 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2001 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     3.3301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     3.3301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     3.3983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.3983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     3.4829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     3.4829 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[0] (SRAM2RW128x16)
                                                     0.0295   1.0500            0.0876     3.5704 r
  I_RISC_CORE/I_REG_FILE_data_out_A[0] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_143/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0500   0.0000   0.0000     3.5704 r
  I_RISC_CORE/sram_fixcell_143/Y (NBUFFX4_HVT)       0.1428   1.0500            0.2317     3.8022 r
  I_RISC_CORE/sram_fixnet_143 (net)
                               1   0.9037 
  I_RISC_CORE/U184/A0 (HADDX1_HVT)          0.0000   0.1428   1.0500   0.0000   0.0000     3.8022 r
  I_RISC_CORE/U184/SO (HADDX1_HVT)                   0.2425   1.0500            0.8585     4.6606 f
  I_RISC_CORE/RESULT_DATA[0] (net)
                               2   0.8868 
  RESULT_DATA_0__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2425   1.0500   0.0000   0.0000     4.6606 f
  RESULT_DATA_0__UPF_LS/Y (LSDNSSX4_RVT)             0.1426   1.0500            0.4266     5.0873 f
  n408 (net)                   2   0.8460 
  U374/A4 (AO22X1_HVT)                      0.0000   0.1426   1.0500   0.0000   0.0000     5.0873 f
  U374/Y (AO22X1_HVT)                                0.1673   1.0500            0.4302     5.5175 f
  n260 (net)                   1   0.6880 
  U387/A (INVX1_RVT)                        0.0000   0.1673   1.0500   0.0000   0.0000     5.5175 f
  U387/Y (INVX1_RVT)                                 0.0840   1.0500            0.1383     5.6558 r
  n595 (net)                   1   0.4777 
  U377/A2 (NAND3X2_RVT)                     0.0000   0.0840   1.0500   0.0000   0.0000     5.6558 r
  U377/Y (NAND3X2_RVT)                               0.0616   1.0500            0.2925     5.9483 f
  n681 (net)                   1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5/I1[0] (SRAM2RW32x4)
                                            0.0000   0.0616   1.0500   0.0000   0.0000     5.9483 f
  data arrival time                                                                        5.9483

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cts_buf_702232371/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cts_buf_702232371/Y (NBUFFX2_LVT)
                                                     0.0335   0.9500            0.0581     5.4364 r
  I_CLOCKING/occ_int1/ctsbuf_net_14021018 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701832367/A (NBUFFX16_LVT)
                                            0.0000   0.0335   0.9500   0.0000   0.0000     5.4364 r
  I_CLOCKING/occ_int1/cts_buf_701832367/Y (NBUFFX16_LVT)
                                                     0.0354   0.9500            0.0698     5.5062 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               2   2.2748 
  I_CLOCKING/occ_int1/cts_buf_701432363/A (NBUFFX16_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     5.5062 r
  I_CLOCKING/occ_int1/cts_buf_701432363/Y (NBUFFX16_LVT)
                                                     0.0375   0.9500            0.0727     5.5789 r
  I_CLOCKING/occ_int1/ctsbuf_net_13821016 (net)
                               4   4.1255 
  I_CLOCKING/occ_int1/cts_buf_700432353/A (NBUFFX8_LVT)
                                            0.0000   0.0375   0.9500   0.0000   0.0000     5.5789 r
  I_CLOCKING/occ_int1/cts_buf_700432353/Y (NBUFFX8_LVT)
                                                     0.0366   0.9500            0.0708     5.6498 r
  I_CLOCKING/occ_int1/ctsbuf_net_13621014 (net)
                              13   3.1722 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5/CE1 (SRAM2RW32x4)
                                            0.0000   0.0366   0.9500   0.0000   0.0000     5.6498 r
  clock reconvergence pessimism                                                 0.0014     5.6512
  clock uncertainty                                                            -0.1000     5.5512
  library setup time                                          1.0000            0.1360     5.6872
  data required time                                                                       5.6872
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6872
  data arrival time                                                                       -5.9483
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2611

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0446 
  total derate : arrival time                                                  -0.1688 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2134 

  slack (with derating applied) (VIOLATED)                                     -0.2611 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0477 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFX1_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFX1_HVT)
                                                     0.1432   1.0500            1.1138     2.4099 f
  I_RISC_CORE/n796 (net)       1   0.4816 
  I_RISC_CORE/ZINV_33_inst_54958/A (INVX0_HVT)
                                            0.0000   0.1432   1.0500   0.0000   0.0000     2.4099 f
  I_RISC_CORE/ZINV_33_inst_54958/Y (INVX0_HVT)       0.1270   1.0500            0.1783     2.5882 r
  I_RISC_CORE/ZINV_33_132 (net)
                               2   1.0514 
  I_RISC_CORE/ZINV_4_inst_54957/A (INVX0_HVT)
                                            0.0000   0.1270   1.0500   0.0000   0.0000     2.5882 r
  I_RISC_CORE/ZINV_4_inst_54957/Y (INVX0_HVT)        0.1078   1.0500            0.1570     2.7452 f
  I_RISC_CORE/ZINV_4_132 (net)
                               1   1.0981 
  I_RISC_CORE/ZBUF_1312_inst_23101/A (NBUFFX8_HVT)
                                            0.0000   0.1078   1.0500   0.0000   0.0000     2.7452 f
  I_RISC_CORE/ZBUF_1312_inst_23101/Y (NBUFFX8_HVT)   0.1214   1.0500            0.2689     3.0141 f
  I_RISC_CORE/ZBUF_1312_45 (net)
                               7   2.0099 
  I_RISC_CORE/U220/A2 (AO22X1_HVT)          0.0000   0.1214   1.0500   0.0000   0.0000     3.0141 f
  I_RISC_CORE/U220/Y (AO22X1_HVT)                    0.1696   1.0500            0.6055     3.6197 f
  I_RISC_CORE/RegPort_C[5] (net)
                               1   0.7585 
  I_RISC_CORE/ZINV_97_inst_23657/A (INVX1_LVT)
                                            0.0000   0.1696   1.0500   0.0000   0.0000     3.6197 f
  I_RISC_CORE/ZINV_97_inst_23657/Y (INVX1_LVT)       0.0868   1.0500            0.1141     3.7338 r
  I_RISC_CORE/ZINV_97_96 (net)
                               2   1.2263 
  I_RISC_CORE/ZINV_6_inst_23656/A (INVX1_LVT)
                                            0.0000   0.0868   1.0500   0.0000   0.0000     3.7338 r
  I_RISC_CORE/ZINV_6_inst_23656/Y (INVX1_LVT)        0.0353   1.0500            0.0185     3.7523 f
  I_RISC_CORE/ZINV_6_96 (net)
                               1   0.0039 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[5] (SRAM2RW128x16)
                                            0.0000   0.0353   1.0500   0.0000   0.0000     3.7523 f
  data arrival time                                                                        3.7523

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1173     3.4503
  clock uncertainty                                                            -0.1000     3.3503
  library setup time                                          1.0000            0.1488     3.4991
  data required time                                                                       3.4991
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4991
  data arrival time                                                                       -3.7523
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2532

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1785 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2275 

  slack (with derating applied) (VIOLATED)                                     -0.2532 
  clock reconvergence pessimism (due to derating)                              -0.0804 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1061 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFX2_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/Q (SDFFX2_HVT)
                                                     0.2096   1.0500            1.3221     2.6182 f
  I_RISC_CORE/Xecutng_Instrn[6] (net)
                               3   2.9678 
  I_RISC_CORE/ZBUF_1802_inst_22760/A (NBUFFX4_HVT)
                                            0.0000   0.2096   1.0500   0.0000   0.0000     2.6182 f
  I_RISC_CORE/ZBUF_1802_inst_22760/Y (NBUFFX4_HVT)   0.1414   1.0500            0.3760     2.9942 f
  I_RISC_CORE/ZBUF_1802_22 (net)
                               6   1.6598 
  I_RISC_CORE/U219/A2 (AO22X1_HVT)          0.0000   0.1414   1.0500   0.0000   0.0000     2.9942 f
  I_RISC_CORE/U219/Y (AO22X1_HVT)                    0.1696   1.0500            0.6228     3.6170 f
  I_RISC_CORE/n806 (net)       1   0.7585 
  I_RISC_CORE/ZINV_97_inst_23648/A (INVX1_LVT)
                                            0.0000   0.1696   1.0500   0.0000   0.0000     3.6170 f
  I_RISC_CORE/ZINV_97_inst_23648/Y (INVX1_LVT)       0.0868   1.0500            0.1141     3.7312 r
  I_RISC_CORE/ZINV_97_95 (net)
                               2   1.2263 
  I_RISC_CORE/ZINV_6_inst_23647/A (INVX1_LVT)
                                            0.0000   0.0868   1.0500   0.0000   0.0000     3.7312 r
  I_RISC_CORE/ZINV_6_inst_23647/Y (INVX1_LVT)        0.0353   1.0500            0.0185     3.7496 f
  I_RISC_CORE/ZINV_6_95 (net)
                               1   0.0039 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[6] (SRAM2RW128x16)
                                            0.0000   0.0353   1.0500   0.0000   0.0000     3.7496 f
  data arrival time                                                                        3.7496

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1173     3.4503
  clock uncertainty                                                            -0.1000     3.3503
  library setup time                                          1.0000            0.1488     3.4991
  data required time                                                                       3.4991
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4991
  data arrival time                                                                       -3.7496
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2506

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1784 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2274 

  slack (with derating applied) (VIOLATED)                                     -0.2506 
  clock reconvergence pessimism (due to derating)                              -0.0804 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1036 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_/CLK (SDFFX2_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_/Q (SDFFX2_HVT)
                                                     0.1948   1.0500            1.3011     2.5972 f
  I_RISC_CORE/Xecutng_Instrn[8] (net)
                               5   1.9791 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/SI (SDFFX1_HVT)
                                            0.0000   0.1948   1.0500   0.0000   0.0000     2.5972 f
  data arrival time                                                                        2.5972

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1982     3.4243 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.4243 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0939     3.5182 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4296 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/CLK (SDFFX1_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.5182 r
  clock reconvergence pessimism                                                 0.1779     3.6961
  clock uncertainty                                                            -0.1000     3.5961
  library setup time                                          1.0000           -1.2493     2.3468
  data required time                                                                       2.3468
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3468
  data arrival time                                                                       -2.5972
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2504

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0587 
  total derate : arrival time                                                  -0.1235 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1822 

  slack (with derating applied) (VIOLATED)                                     -0.2504 
  clock reconvergence pessimism (due to derating)                              -0.1203 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1884 



  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_14_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_668232031/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0582   1.0500            0.2218     1.1799 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ctsbuf_net_8620964 (net)
                               1   1.6601 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_668232031/A (NBUFFX8_LVT)
                                            0.0000   0.0582   1.0500   0.0000   0.0000     1.1799 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_668232031/Y (NBUFFX8_LVT)
                                                     0.0524   1.0500            0.1029     1.2828 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16  10.6812 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_9_/CLK (SDFFX2_HVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.2828 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_9_/Q (SDFFX2_HVT)
                                                     0.1819   1.0500            1.2790     2.5618 f
  I_RISC_CORE/Oprnd_B[9] (net)
                               3   1.2090 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_14_/SI (SDFFX2_HVT)
                                            0.0000   0.1819   1.0500   0.0000   0.0000     2.5618 f
  data arrival time                                                                        2.5618

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000   0.0000     3.2261 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1948     3.4209 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ctsbuf_net_8620964 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_668232031/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.4209 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_668232031/Y (NBUFFX8_LVT)
                                                     0.0464   0.9500            0.0869     3.5077 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16   7.7948 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_14_/CLK (SDFFX2_HVT)
                                            0.0000   0.0464   0.9500   0.0000   0.0000     3.5077 r
  clock reconvergence pessimism                                                 0.1750     3.6828
  clock uncertainty                                                            -0.1000     3.5828
  library setup time                                          1.0000           -1.2661     2.3167
  data required time                                                                       2.3167
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3167
  data arrival time                                                                       -2.5618
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2451

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0582 
  total derate : arrival time                                                  -0.1218 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1800 

  slack (with derating applied) (VIOLATED)                                     -0.2451 
  clock reconvergence pessimism (due to derating)                              -0.1191 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1842 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0683   1.0500            0.2311     1.1893 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   2.8552 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0683   1.0500   0.0000   0.0000     1.1893 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_1_/Q (SDFFARX1_HVT)
                                                     0.1741   1.0500            1.3513     2.5406 r
  I_RISC_CORE/n1542 (net)      1   0.3901 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/SI (SDFFX2_HVT)
                                            0.0000   0.1741   1.0500   0.0000   0.0000     2.5406 r
  data arrival time                                                                        2.5406

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1982     3.4243 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.4243 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0939     3.5182 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4296 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFX2_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.5182 r
  clock reconvergence pessimism                                                 0.1320     3.6503
  clock uncertainty                                                            -0.1000     3.5503
  library setup time                                          1.0000           -1.2526     2.2977
  data required time                                                                       2.2977
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2977
  data arrival time                                                                       -2.5406
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2429

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0587 
  total derate : arrival time                                                  -0.1208 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1795 

  slack (with derating applied) (VIOLATED)                                     -0.2429 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1522 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     3.3301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     3.3301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     3.3983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.3983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     3.4829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     3.4829 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[15] (SRAM2RW128x16)
                                                     0.0295   1.0500            0.0876     3.5704 r
  I_RISC_CORE/I_REG_FILE_data_out_A[15] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0500   0.0000   0.0000     3.5704 r
  I_RISC_CORE/sram_fixcell/Y (NBUFFX4_HVT)           0.1428   1.0500            0.2317     3.8022 r
  I_RISC_CORE/sram_fixnet (net)
                               1   0.9037 
  I_RISC_CORE/U192/A0 (HADDX1_HVT)          0.0000   0.1428   1.0500   0.0000   0.0000     3.8022 r
  I_RISC_CORE/U192/SO (HADDX1_HVT)                   0.2461   1.0500            0.8635     4.6657 f
  I_RISC_CORE/RESULT_DATA[15] (net)
                               2   0.9925 
  RESULT_DATA_15__UPF_LS/A (LSDNSSX4_LVT)   0.0000   0.2461   1.0500   0.0000   0.0000     4.6657 f
  RESULT_DATA_15__UPF_LS/Y (LSDNSSX4_LVT)            0.0558   1.0500            0.2542     4.9199 f
  n393 (net)                   2   0.8946 
  U294/A4 (AOI22X1_RVT)                     0.0000   0.0558   1.0500   0.0000   0.0000     4.9199 f
  U294/Y (AOI22X1_RVT)                               0.0546   1.0500            0.2533     5.1732 r
  n195 (net)                   1   0.3942 
  U297/A2 (NAND3X2_HVT)                     0.0000   0.0546   1.0500   0.0000   0.0000     5.1732 r
  U297/Y (NAND3X2_HVT)                               0.1401   1.0500            0.7138     5.8870 f
  n684 (net)                   1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8/I1[3] (SRAM2RW32x4)
                                            0.0000   0.1401   1.0500   0.0000   0.0000     5.8870 f
  data arrival time                                                                        5.8870

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cts_buf_702232371/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cts_buf_702232371/Y (NBUFFX2_LVT)
                                                     0.0335   0.9500            0.0581     5.4364 r
  I_CLOCKING/occ_int1/ctsbuf_net_14021018 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701832367/A (NBUFFX16_LVT)
                                            0.0000   0.0335   0.9500   0.0000   0.0000     5.4364 r
  I_CLOCKING/occ_int1/cts_buf_701832367/Y (NBUFFX16_LVT)
                                                     0.0354   0.9500            0.0698     5.5062 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               2   2.2748 
  I_CLOCKING/occ_int1/cts_buf_701432363/A (NBUFFX16_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     5.5062 r
  I_CLOCKING/occ_int1/cts_buf_701432363/Y (NBUFFX16_LVT)
                                                     0.0375   0.9500            0.0727     5.5789 r
  I_CLOCKING/occ_int1/ctsbuf_net_13821016 (net)
                               4   4.1255 
  I_CLOCKING/occ_int1/cts_buf_700432353/A (NBUFFX8_LVT)
                                            0.0000   0.0375   0.9500   0.0000   0.0000     5.5789 r
  I_CLOCKING/occ_int1/cts_buf_700432353/Y (NBUFFX8_LVT)
                                                     0.0366   0.9500            0.0708     5.6498 r
  I_CLOCKING/occ_int1/ctsbuf_net_13621014 (net)
                              13   3.1722 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8/CE1 (SRAM2RW32x4)
                                            0.0000   0.0366   0.9500   0.0000   0.0000     5.6498 r
  clock reconvergence pessimism                                                 0.0014     5.6512
  clock uncertainty                                                            -0.1000     5.5512
  library setup time                                          1.0000            0.1025     5.6537
  data required time                                                                       5.6537
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6537
  data arrival time                                                                       -5.8870
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2333

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0446 
  total derate : arrival time                                                  -0.1659 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2105 

  slack (with derating applied) (VIOLATED)                                     -0.2333 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0228 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0683   1.0500            0.2311     1.1893 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   2.8552 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0683   1.0500   0.0000   0.0000     1.1893 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/Q (SDFFARX1_HVT)
                                                     0.1906   1.0500            1.3711     2.5603 r
  I_RISC_CORE/I_STACK_TOP_TOS_2_ (net)
                               2   0.8750 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1906   1.0500   0.0000   0.0000     2.5603 r
  data arrival time                                                                        2.5603

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_7520953 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_662231971/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_662231971/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2099     2.3285
  data required time                                                                       2.3285
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3285
  data arrival time                                                                       -2.5603
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2318

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1217 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1798 

  slack (with derating applied) (VIOLATED)                                     -0.2318 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1408 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFX2_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFX2_HVT)
                                                     0.1925   1.0500            1.2974     2.5935 f
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               4   1.8433 
  I_RISC_CORE/ZBUF_197_inst_23135/A (NBUFFX2_HVT)
                                            0.0000   0.1925   1.0500   0.0000   0.0000     2.5935 f
  I_RISC_CORE/ZBUF_197_inst_23135/Y (NBUFFX2_HVT)    0.1515   1.0500            0.3727     2.9662 f
  I_RISC_CORE/ZBUF_197_50 (net)
                               4   1.7684 
  I_RISC_CORE/U223/A2 (AO22X1_HVT)          0.0000   0.1515   1.0500   0.0000   0.0000     2.9662 f
  I_RISC_CORE/U223/Y (AO22X1_HVT)                    0.1695   1.0500            0.6315     3.5977 f
  I_RISC_CORE/RegPort_C[2] (net)
                               1   0.7585 
  I_RISC_CORE/ZINV_97_inst_23637/A (INVX1_LVT)
                                            0.0000   0.1695   1.0500   0.0000   0.0000     3.5977 f
  I_RISC_CORE/ZINV_97_inst_23637/Y (INVX1_LVT)       0.0868   1.0500            0.1141     3.7119 r
  I_RISC_CORE/ZINV_97_93 (net)
                               2   1.2263 
  I_RISC_CORE/ZINV_6_inst_23636/A (INVX1_LVT)
                                            0.0000   0.0868   1.0500   0.0000   0.0000     3.7119 r
  I_RISC_CORE/ZINV_6_inst_23636/Y (INVX1_LVT)        0.0353   1.0500            0.0185     3.7304 f
  I_RISC_CORE/ZINV_6_93 (net)
                               1   0.0039 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[2] (SRAM2RW128x16)
                                            0.0000   0.0353   1.0500   0.0000   0.0000     3.7304 f
  data arrival time                                                                        3.7304

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1173     3.4503
  clock uncertainty                                                            -0.1000     3.3503
  library setup time                                          1.0000            0.1488     3.4991
  data required time                                                                       3.4991
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4991
  data arrival time                                                                       -3.7304
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2313

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1775 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2264 

  slack (with derating applied) (VIOLATED)                                     -0.2313 
  clock reconvergence pessimism (due to derating)                              -0.0804 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0853 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     3.3301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     3.3301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     3.3983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.3983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     3.4829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     3.4829 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[1] (SRAM2RW128x16)
                                                     0.0295   1.0500            0.0876     3.5704 r
  I_RISC_CORE/I_REG_FILE_data_out_A[1] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_142/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0500   0.0000   0.0000     3.5704 r
  I_RISC_CORE/sram_fixcell_142/Y (NBUFFX4_HVT)       0.1428   1.0500            0.2317     3.8022 r
  I_RISC_CORE/sram_fixnet_142 (net)
                               1   0.9037 
  I_RISC_CORE/U188/A0 (HADDX1_HVT)          0.0000   0.1428   1.0500   0.0000   0.0000     3.8022 r
  I_RISC_CORE/U188/SO (HADDX1_HVT)                   0.2424   1.0500            0.8585     4.6606 f
  I_RISC_CORE/RESULT_DATA[1] (net)
                               2   0.8868 
  RESULT_DATA_1__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2424   1.0500   0.0000   0.0000     4.6606 f
  RESULT_DATA_1__UPF_LS/Y (LSDNSSX4_RVT)             0.1426   1.0500            0.4266     5.0872 f
  n407 (net)                   2   0.8460 
  U380/A4 (AO22X1_HVT)                      0.0000   0.1426   1.0500   0.0000   0.0000     5.0872 f
  U380/Y (AO22X1_HVT)                                0.1696   1.0500            0.4331     5.5204 f
  n267 (net)                   1   0.7595 
  U384/A (INVX1_LVT)                        0.0000   0.1696   1.0500   0.0000   0.0000     5.5204 f
  U384/Y (INVX1_LVT)                                 0.0784   1.0500            0.0976     5.6180 r
  n594 (net)                   1   0.4777 
  U383/A2 (NAND3X2_RVT)                     0.0000   0.0784   1.0500   0.0000   0.0000     5.6180 r
  U383/Y (NAND3X2_RVT)                               0.0616   1.0500            0.2893     5.9072 f
  n680 (net)                   1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5/I1[1] (SRAM2RW32x4)
                                            0.0000   0.0616   1.0500   0.0000   0.0000     5.9072 f
  data arrival time                                                                        5.9072

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cts_buf_702232371/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cts_buf_702232371/Y (NBUFFX2_LVT)
                                                     0.0335   0.9500            0.0581     5.4364 r
  I_CLOCKING/occ_int1/ctsbuf_net_14021018 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701832367/A (NBUFFX16_LVT)
                                            0.0000   0.0335   0.9500   0.0000   0.0000     5.4364 r
  I_CLOCKING/occ_int1/cts_buf_701832367/Y (NBUFFX16_LVT)
                                                     0.0354   0.9500            0.0698     5.5062 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               2   2.2748 
  I_CLOCKING/occ_int1/cts_buf_701432363/A (NBUFFX16_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     5.5062 r
  I_CLOCKING/occ_int1/cts_buf_701432363/Y (NBUFFX16_LVT)
                                                     0.0375   0.9500            0.0727     5.5789 r
  I_CLOCKING/occ_int1/ctsbuf_net_13821016 (net)
                               4   4.1255 
  I_CLOCKING/occ_int1/cts_buf_700432353/A (NBUFFX8_LVT)
                                            0.0000   0.0375   0.9500   0.0000   0.0000     5.5789 r
  I_CLOCKING/occ_int1/cts_buf_700432353/Y (NBUFFX8_LVT)
                                                     0.0366   0.9500            0.0708     5.6498 r
  I_CLOCKING/occ_int1/ctsbuf_net_13621014 (net)
                              13   3.1722 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5/CE1 (SRAM2RW32x4)
                                            0.0000   0.0366   0.9500   0.0000   0.0000     5.6498 r
  clock reconvergence pessimism                                                 0.0014     5.6512
  clock uncertainty                                                            -0.1000     5.5512
  library setup time                                          1.0000            0.1360     5.6872
  data required time                                                                       5.6872
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6872
  data arrival time                                                                       -5.9072
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2201

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0446 
  total derate : arrival time                                                  -0.1668 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2114 

  slack (with derating applied) (VIOLATED)                                     -0.2201 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0086 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     3.3301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     3.3301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     3.3983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.3983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     3.4829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     3.4829 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[4] (SRAM2RW128x16)
                                                     0.0295   1.0500            0.0876     3.5704 r
  I_RISC_CORE/I_REG_FILE_data_out_A[4] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_139/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0500   0.0000   0.0000     3.5704 r
  I_RISC_CORE/sram_fixcell_139/Y (NBUFFX4_HVT)       0.1428   1.0500            0.2317     3.8022 r
  I_RISC_CORE/sram_fixnet_139 (net)
                               1   0.9037 
  I_RISC_CORE/U189/A0 (HADDX1_HVT)          0.0000   0.1428   1.0500   0.0000   0.0000     3.8022 r
  I_RISC_CORE/U189/SO (HADDX1_HVT)                   0.2424   1.0500            0.8585     4.6606 f
  I_RISC_CORE/RESULT_DATA[4] (net)
                               2   0.8868 
  RESULT_DATA_4__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2424   1.0500   0.0000   0.0000     4.6606 f
  RESULT_DATA_4__UPF_LS/Y (LSDNSSX4_RVT)             0.1426   1.0500            0.4266     5.0872 f
  n404 (net)                   2   0.8460 
  U403/A4 (AO22X1_HVT)                      0.0000   0.1426   1.0500   0.0000   0.0000     5.0872 f
  U403/Y (AO22X1_HVT)                                0.1696   1.0500            0.4331     5.5204 f
  n290 (net)                   1   0.7595 
  U369/A (INVX1_LVT)                        0.0000   0.1696   1.0500   0.0000   0.0000     5.5204 f
  U369/Y (INVX1_LVT)                                 0.0784   1.0500            0.0976     5.6180 r
  n591 (net)                   1   0.4777 
  U406/A2 (NAND3X2_RVT)                     0.0000   0.0784   1.0500   0.0000   0.0000     5.6180 r
  U406/Y (NAND3X2_RVT)                               0.0616   1.0500            0.2893     5.9072 f
  n659 (net)                   1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6/I1[0] (SRAM2RW32x4)
                                            0.0000   0.0616   1.0500   0.0000   0.0000     5.9072 f
  data arrival time                                                                        5.9072

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cts_buf_702232371/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cts_buf_702232371/Y (NBUFFX2_LVT)
                                                     0.0335   0.9500            0.0581     5.4364 r
  I_CLOCKING/occ_int1/ctsbuf_net_14021018 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701832367/A (NBUFFX16_LVT)
                                            0.0000   0.0335   0.9500   0.0000   0.0000     5.4364 r
  I_CLOCKING/occ_int1/cts_buf_701832367/Y (NBUFFX16_LVT)
                                                     0.0354   0.9500            0.0698     5.5062 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               2   2.2748 
  I_CLOCKING/occ_int1/cts_buf_701432363/A (NBUFFX16_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     5.5062 r
  I_CLOCKING/occ_int1/cts_buf_701432363/Y (NBUFFX16_LVT)
                                                     0.0375   0.9500            0.0727     5.5789 r
  I_CLOCKING/occ_int1/ctsbuf_net_13821016 (net)
                               4   4.1255 
  I_CLOCKING/occ_int1/cts_buf_700432353/A (NBUFFX8_LVT)
                                            0.0000   0.0375   0.9500   0.0000   0.0000     5.5789 r
  I_CLOCKING/occ_int1/cts_buf_700432353/Y (NBUFFX8_LVT)
                                                     0.0366   0.9500            0.0708     5.6498 r
  I_CLOCKING/occ_int1/ctsbuf_net_13621014 (net)
                              13   3.1722 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6/CE1 (SRAM2RW32x4)
                                            0.0000   0.0366   0.9500   0.0000   0.0000     5.6498 r
  clock reconvergence pessimism                                                 0.0014     5.6512
  clock uncertainty                                                            -0.1000     5.5512
  library setup time                                          1.0000            0.1360     5.6872
  data required time                                                                       5.6872
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6872
  data arrival time                                                                       -5.9072
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2201

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0446 
  total derate : arrival time                                                  -0.1668 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2114 

  slack (with derating applied) (VIOLATED)                                     -0.2201 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0086 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     3.3581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     3.3581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFX2_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/Q (SDFFX2_HVT)
                                                     0.2218   1.0500            1.3392     5.0353 f
  I_RISC_CORE/Xecutng_Instrn[25] (net)
                               8   3.7759 
  Xecutng_Instrn_25__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.2218   1.0500   0.0000   0.0000     5.0353 f
  Xecutng_Instrn_25__UPF_LS/Y (LSDNSSX4_LVT)         0.0515   1.0500            0.2332     5.2685 f
  n354 (net)                   1   0.4858 
  U299/A4 (AOI22X1_RVT)                     0.0000   0.0515   1.0500   0.0000   0.0000     5.2685 f
  U299/Y (AOI22X1_RVT)                               0.0582   1.0500            0.2539     5.5224 r
  n613 (net)                   1   0.5627 
  U436/A2 (NAND3X0_LVT)                     0.0000   0.0582   1.0500   0.0000   0.0000     5.5224 r
  U436/Y (NAND3X0_LVT)                               0.0958   1.0500            0.0892     5.6116 f
  n668 (net)                   1   1.5798 
  I_PCI_TOP/HFSBUF_169_145/A (NBUFFX16_HVT)
                                            0.0000   0.0958   1.0500   0.0000   0.0000     5.6116 f
  I_PCI_TOP/HFSBUF_169_145/Y (NBUFFX16_HVT)          0.1231   1.0500            0.2635     5.8751 f
  I_PCI_TOP/HFSNET_36 (net)    1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3/I1[1] (SRAM2RW32x4)
                                            0.0000   0.1231   1.0500   0.0000   0.0000     5.8751 f
  data arrival time                                                                        5.8751

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cts_buf_702232371/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cts_buf_702232371/Y (NBUFFX2_LVT)
                                                     0.0335   0.9500            0.0581     5.4364 r
  I_CLOCKING/occ_int1/ctsbuf_net_14021018 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701832367/A (NBUFFX16_LVT)
                                            0.0000   0.0335   0.9500   0.0000   0.0000     5.4364 r
  I_CLOCKING/occ_int1/cts_buf_701832367/Y (NBUFFX16_LVT)
                                                     0.0354   0.9500            0.0698     5.5062 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               2   2.2748 
  I_CLOCKING/occ_int1/cts_buf_701432363/A (NBUFFX16_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     5.5062 r
  I_CLOCKING/occ_int1/cts_buf_701432363/Y (NBUFFX16_LVT)
                                                     0.0375   0.9500            0.0727     5.5789 r
  I_CLOCKING/occ_int1/ctsbuf_net_13821016 (net)
                               4   4.1255 
  I_CLOCKING/occ_int1/cts_buf_700432353/A (NBUFFX8_LVT)
                                            0.0000   0.0375   0.9500   0.0000   0.0000     5.5789 r
  I_CLOCKING/occ_int1/cts_buf_700432353/Y (NBUFFX8_LVT)
                                                     0.0366   0.9500            0.0708     5.6498 r
  I_CLOCKING/occ_int1/ctsbuf_net_13621014 (net)
                              13   3.1722 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3/CE1 (SRAM2RW32x4)
                                            0.0000   0.0366   0.9500   0.0000   0.0000     5.6498 r
  clock reconvergence pessimism                                                 0.0014     5.6512
  clock uncertainty                                                            -0.1000     5.5512
  library setup time                                          1.0000            0.1074     5.6586
  data required time                                                                       5.6586
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6586
  data arrival time                                                                       -5.8751
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2165

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0446 
  total derate : arrival time                                                  -0.1653 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2099 

  slack (with derating applied) (VIOLATED)                                     -0.2165 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0066 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     3.3301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     3.3301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     3.3983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.3983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     3.4829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     3.4829 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[7] (SRAM2RW128x16)
                                                     0.0295   1.0500            0.0876     3.5704 r
  I_RISC_CORE/I_REG_FILE_data_out_A[7] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_136/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0500   0.0000   0.0000     3.5704 r
  I_RISC_CORE/sram_fixcell_136/Y (NBUFFX4_HVT)       0.1428   1.0500            0.2317     3.8022 r
  I_RISC_CORE/sram_fixnet_136 (net)
                               1   0.9037 
  I_RISC_CORE/U187/A0 (HADDX1_HVT)          0.0000   0.1428   1.0500   0.0000   0.0000     3.8022 r
  I_RISC_CORE/U187/SO (HADDX1_HVT)                   0.2389   1.0500            0.8533     4.6555 f
  I_RISC_CORE/RESULT_DATA[7] (net)
                               2   0.7793 
  RESULT_DATA_7__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2389   1.0500   0.0000   0.0000     4.6555 f
  RESULT_DATA_7__UPF_LS/Y (LSDNSSX4_RVT)             0.1426   1.0500            0.4236     5.0791 f
  n401 (net)                   2   0.8460 
  U356/A4 (AO22X1_HVT)                      0.0000   0.1426   1.0500   0.0000   0.0000     5.0791 f
  U356/Y (AO22X1_HVT)                                0.1696   1.0500            0.4331     5.5122 f
  n245 (net)                   1   0.7595 
  U393/A (INVX1_LVT)                        0.0000   0.1696   1.0500   0.0000   0.0000     5.5122 f
  U393/Y (INVX1_LVT)                                 0.0784   1.0500            0.0976     5.6098 r
  n598 (net)                   1   0.4777 
  U359/A2 (NAND3X2_RVT)                     0.0000   0.0784   1.0500   0.0000   0.0000     5.6098 r
  U359/Y (NAND3X2_RVT)                               0.0616   1.0500            0.2893     5.8991 f
  n662 (net)                   1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6/I1[3] (SRAM2RW32x4)
                                            0.0000   0.0616   1.0500   0.0000   0.0000     5.8991 f
  data arrival time                                                                        5.8991

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cts_buf_702232371/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cts_buf_702232371/Y (NBUFFX2_LVT)
                                                     0.0335   0.9500            0.0581     5.4364 r
  I_CLOCKING/occ_int1/ctsbuf_net_14021018 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701832367/A (NBUFFX16_LVT)
                                            0.0000   0.0335   0.9500   0.0000   0.0000     5.4364 r
  I_CLOCKING/occ_int1/cts_buf_701832367/Y (NBUFFX16_LVT)
                                                     0.0354   0.9500            0.0698     5.5062 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               2   2.2748 
  I_CLOCKING/occ_int1/cts_buf_701432363/A (NBUFFX16_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     5.5062 r
  I_CLOCKING/occ_int1/cts_buf_701432363/Y (NBUFFX16_LVT)
                                                     0.0375   0.9500            0.0727     5.5789 r
  I_CLOCKING/occ_int1/ctsbuf_net_13821016 (net)
                               4   4.1255 
  I_CLOCKING/occ_int1/cts_buf_700432353/A (NBUFFX8_LVT)
                                            0.0000   0.0375   0.9500   0.0000   0.0000     5.5789 r
  I_CLOCKING/occ_int1/cts_buf_700432353/Y (NBUFFX8_LVT)
                                                     0.0366   0.9500            0.0708     5.6498 r
  I_CLOCKING/occ_int1/ctsbuf_net_13621014 (net)
                              13   3.1722 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6/CE1 (SRAM2RW32x4)
                                            0.0000   0.0366   0.9500   0.0000   0.0000     5.6498 r
  clock reconvergence pessimism                                                 0.0014     5.6512
  clock uncertainty                                                            -0.1000     5.5512
  library setup time                                          1.0000            0.1360     5.6872
  data required time                                                                       5.6872
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6872
  data arrival time                                                                       -5.8991
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2119

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0446 
  total derate : arrival time                                                  -0.1664 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2110 

  slack (with derating applied) (VIOLATED)                                     -0.2119 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0009 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     3.3301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     3.3301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     3.3983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.3983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     3.4829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     3.4829 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[5] (SRAM2RW128x16)
                                                     0.0295   1.0500            0.0876     3.5704 r
  I_RISC_CORE/I_REG_FILE_data_out_A[5] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_138/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0500   0.0000   0.0000     3.5704 r
  I_RISC_CORE/sram_fixcell_138/Y (NBUFFX4_HVT)       0.1428   1.0500            0.2317     3.8022 r
  I_RISC_CORE/sram_fixnet_138 (net)
                               1   0.9037 
  I_RISC_CORE/U190/A0 (HADDX1_HVT)          0.0000   0.1428   1.0500   0.0000   0.0000     3.8022 r
  I_RISC_CORE/U190/SO (HADDX1_HVT)                   0.2389   1.0500            0.8533     4.6555 f
  I_RISC_CORE/RESULT_DATA[5] (net)
                               2   0.7793 
  RESULT_DATA_5__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2389   1.0500   0.0000   0.0000     4.6555 f
  RESULT_DATA_5__UPF_LS/Y (LSDNSSX4_RVT)             0.1426   1.0500            0.4236     5.0791 f
  n403 (net)                   2   0.8460 
  U344/A4 (AO22X1_HVT)                      0.0000   0.1426   1.0500   0.0000   0.0000     5.0791 f
  U344/Y (AO22X1_HVT)                                0.1696   1.0500            0.4331     5.5122 f
  n235 (net)                   1   0.7595 
  U398/A (INVX1_LVT)                        0.0000   0.1696   1.0500   0.0000   0.0000     5.5122 f
  U398/Y (INVX1_LVT)                                 0.0784   1.0500            0.0976     5.6098 r
  n600 (net)                   1   0.4777 
  U347/A2 (NAND3X2_RVT)                     0.0000   0.0784   1.0500   0.0000   0.0000     5.6098 r
  U347/Y (NAND3X2_RVT)                               0.0616   1.0500            0.2893     5.8991 f
  n658 (net)                   1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6/I1[1] (SRAM2RW32x4)
                                            0.0000   0.0616   1.0500   0.0000   0.0000     5.8991 f
  data arrival time                                                                        5.8991

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cts_buf_702232371/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cts_buf_702232371/Y (NBUFFX2_LVT)
                                                     0.0335   0.9500            0.0581     5.4364 r
  I_CLOCKING/occ_int1/ctsbuf_net_14021018 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701832367/A (NBUFFX16_LVT)
                                            0.0000   0.0335   0.9500   0.0000   0.0000     5.4364 r
  I_CLOCKING/occ_int1/cts_buf_701832367/Y (NBUFFX16_LVT)
                                                     0.0354   0.9500            0.0698     5.5062 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               2   2.2748 
  I_CLOCKING/occ_int1/cts_buf_701432363/A (NBUFFX16_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     5.5062 r
  I_CLOCKING/occ_int1/cts_buf_701432363/Y (NBUFFX16_LVT)
                                                     0.0375   0.9500            0.0727     5.5789 r
  I_CLOCKING/occ_int1/ctsbuf_net_13821016 (net)
                               4   4.1255 
  I_CLOCKING/occ_int1/cts_buf_700432353/A (NBUFFX8_LVT)
                                            0.0000   0.0375   0.9500   0.0000   0.0000     5.5789 r
  I_CLOCKING/occ_int1/cts_buf_700432353/Y (NBUFFX8_LVT)
                                                     0.0366   0.9500            0.0708     5.6498 r
  I_CLOCKING/occ_int1/ctsbuf_net_13621014 (net)
                              13   3.1722 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6/CE1 (SRAM2RW32x4)
                                            0.0000   0.0366   0.9500   0.0000   0.0000     5.6498 r
  clock reconvergence pessimism                                                 0.0014     5.6512
  clock uncertainty                                                            -0.1000     5.5512
  library setup time                                          1.0000            0.1360     5.6872
  data required time                                                                       5.6872
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6872
  data arrival time                                                                       -5.8991
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2119

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0446 
  total derate : arrival time                                                  -0.1664 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2110 

  slack (with derating applied) (VIOLATED)                                     -0.2119 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0009 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     3.3301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     3.3301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     3.3983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.3983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     3.4829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     3.4829 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[6] (SRAM2RW128x16)
                                                     0.0295   1.0500            0.0876     3.5704 r
  I_RISC_CORE/I_REG_FILE_data_out_A[6] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_137/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0500   0.0000   0.0000     3.5704 r
  I_RISC_CORE/sram_fixcell_137/Y (NBUFFX4_HVT)       0.1428   1.0500            0.2317     3.8022 r
  I_RISC_CORE/sram_fixnet_137 (net)
                               1   0.9037 
  I_RISC_CORE/U191/A0 (HADDX1_HVT)          0.0000   0.1428   1.0500   0.0000   0.0000     3.8022 r
  I_RISC_CORE/U191/SO (HADDX1_HVT)                   0.2389   1.0500            0.8533     4.6555 f
  I_RISC_CORE/RESULT_DATA[6] (net)
                               2   0.7793 
  RESULT_DATA_6__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2389   1.0500   0.0000   0.0000     4.6555 f
  RESULT_DATA_6__UPF_LS/Y (LSDNSSX4_RVT)             0.1426   1.0500            0.4236     5.0791 f
  n402 (net)                   2   0.8460 
  U286/A4 (AO22X1_HVT)                      0.0000   0.1426   1.0500   0.0000   0.0000     5.0791 f
  U286/Y (AO22X1_HVT)                                0.1696   1.0500            0.4331     5.5122 f
  n186 (net)                   1   0.7595 
  U452/A (INVX1_LVT)                        0.0000   0.1696   1.0500   0.0000   0.0000     5.5122 f
  U452/Y (INVX1_LVT)                                 0.0784   1.0500            0.0976     5.6098 r
  n609 (net)                   1   0.4777 
  U291/A2 (NAND3X2_RVT)                     0.0000   0.0784   1.0500   0.0000   0.0000     5.6098 r
  U291/Y (NAND3X2_RVT)                               0.0616   1.0500            0.2893     5.8991 f
  n661 (net)                   1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6/I1[2] (SRAM2RW32x4)
                                            0.0000   0.0616   1.0500   0.0000   0.0000     5.8991 f
  data arrival time                                                                        5.8991

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cts_buf_702232371/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cts_buf_702232371/Y (NBUFFX2_LVT)
                                                     0.0335   0.9500            0.0581     5.4364 r
  I_CLOCKING/occ_int1/ctsbuf_net_14021018 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701832367/A (NBUFFX16_LVT)
                                            0.0000   0.0335   0.9500   0.0000   0.0000     5.4364 r
  I_CLOCKING/occ_int1/cts_buf_701832367/Y (NBUFFX16_LVT)
                                                     0.0354   0.9500            0.0698     5.5062 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               2   2.2748 
  I_CLOCKING/occ_int1/cts_buf_701432363/A (NBUFFX16_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     5.5062 r
  I_CLOCKING/occ_int1/cts_buf_701432363/Y (NBUFFX16_LVT)
                                                     0.0375   0.9500            0.0727     5.5789 r
  I_CLOCKING/occ_int1/ctsbuf_net_13821016 (net)
                               4   4.1255 
  I_CLOCKING/occ_int1/cts_buf_700432353/A (NBUFFX8_LVT)
                                            0.0000   0.0375   0.9500   0.0000   0.0000     5.5789 r
  I_CLOCKING/occ_int1/cts_buf_700432353/Y (NBUFFX8_LVT)
                                                     0.0366   0.9500            0.0708     5.6498 r
  I_CLOCKING/occ_int1/ctsbuf_net_13621014 (net)
                              13   3.1722 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6/CE1 (SRAM2RW32x4)
                                            0.0000   0.0366   0.9500   0.0000   0.0000     5.6498 r
  clock reconvergence pessimism                                                 0.0014     5.6512
  clock uncertainty                                                            -0.1000     5.5512
  library setup time                                          1.0000            0.1360     5.6872
  data required time                                                                       5.6872
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6872
  data arrival time                                                                       -5.8991
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2119

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0446 
  total derate : arrival time                                                  -0.1664 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2110 

  slack (with derating applied) (VIOLATED)                                     -0.2119 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0009 



  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/R_32
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_8720965 (net)
                               1   0.9749 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_668832037/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_668832037/Y (NBUFFX4_LVT)
                                                     0.0780   1.0500            0.1182     1.2920 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  10.2185 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_11_/CLK (SDFFX1_HVT)
                                            0.0000   0.0780   1.0500   0.0000   0.0000     1.2920 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_11_/Q (SDFFX1_HVT)
                                                     0.1539   1.0500            1.1459     2.4378 f
  I_RISC_CORE/Op_Result[11] (net)
                               2   0.8260 
  I_RISC_CORE/R_32/SI (SDFFARX1_HVT)        0.0000   0.1539   1.0500   0.0000   0.0000     2.4378 f
  data arrival time                                                                        2.4378

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/CLK (CGLPPRX8_LVT)
                                            0.0000   0.0413   0.9500   0.0000   0.0000     3.2261 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/GCLK (CGLPPRX8_LVT)
                                                     0.1102   0.9500            0.2878     3.5139 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/ENCLK (net)
                               4   1.9051 
  I_RISC_CORE/R_32/CLK (SDFFARX1_HVT)       0.0000   0.1102   0.9500   0.0000   0.0000     3.5139 r
  clock reconvergence pessimism                                                 0.1320     3.6459
  clock uncertainty                                                            -0.1000     3.5459
  library setup time                                          1.0000           -1.3080     2.2380
  data required time                                                                       2.2380
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2380
  data arrival time                                                                       -2.4378
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1999

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0585 
  total derate : arrival time                                                  -0.1159 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1744 

  slack (with derating applied) (VIOLATED)                                     -0.1999 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1142 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_1_/CLK (SDFFX1_RVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_1_/Q (SDFFX1_RVT)
                                                     0.1221   1.0500            0.5363     1.8324 r
  I_RISC_CORE/Xecutng_Instrn[1] (net)
                               2   2.8559 
  I_RISC_CORE/U44/A (INVX1_HVT)             0.0000   0.1221   1.0500   0.0000   0.0000     1.8324 r
  I_RISC_CORE/U44/Y (INVX1_HVT)                      0.2298   1.0500            0.2185     2.0509 f
  I_RISC_CORE/n265 (net)       1   4.6255 
  I_RISC_CORE/U32/A (INVX8_HVT)             0.0000   0.2298   1.0500   0.0000   0.0000     2.0509 f
  I_RISC_CORE/U32/Y (INVX8_HVT)                      0.1049   1.0500            0.1752     2.2261 r
  I_RISC_CORE/n267 (net)       7   2.0705 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_2_/SI (SDFFARX2_HVT)
                                            0.0000   0.1049   1.0500   0.0000   0.0000     2.2261 r
  data arrival time                                                                        2.2261

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_2_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1173     3.4503
  clock uncertainty                                                            -0.1000     3.3503
  library setup time                                          1.0000           -1.3171     2.0332
  data required time                                                                       2.0332
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0332
  data arrival time                                                                       -2.2261
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1929

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1058 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1548 

  slack (with derating applied) (VIOLATED)                                     -0.1929 
  clock reconvergence pessimism (due to derating)                              -0.0804 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1185 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     3.3581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     3.3581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_/CLK (SDFFX1_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_/Q (SDFFX1_HVT)
                                                     0.1896   1.0500            1.1673     4.8634 f
  I_RISC_CORE/Xecutng_Instrn[15] (net)
                               1   1.9965 
  Xecutng_Instrn_15__UPF_LS/A (LSDNSSX8_LVT)
                                            0.0000   0.1896   1.0500   0.0000   0.0000     4.8634 f
  Xecutng_Instrn_15__UPF_LS/Y (LSDNSSX8_LVT)         0.0392   1.0500            0.1822     5.0457 f
  n364 (net)                   4   2.1477 
  U239/A2 (AO22X1_HVT)                      0.0000   0.0392   1.0500   0.0000   0.0000     5.0457 f
  U239/Y (AO22X1_HVT)                                0.1798   1.0500            0.5502     5.5959 f
  n755 (net)                   1   1.0990 
  I_SDRAM_TOP/HFSBUF_4_80/A (NBUFFX8_HVT)   0.0000   0.1798   1.0500   0.0000   0.0000     5.5959 f
  I_SDRAM_TOP/HFSBUF_4_80/Y (NBUFFX8_HVT)            0.1100   1.0500            0.3155     5.9114 f
  I_SDRAM_TOP/HFSNET_12 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[15] (SRAM2RW64x32)
                                            0.0000   0.1100   1.0500   0.0000   0.0000     5.9114 f
  data arrival time                                                                        5.9114

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cto_buf_33233/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cto_buf_33233/Y (NBUFFX2_LVT)
                                                     0.0270   0.9500            0.0532     5.4315 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   0.4178 
  I_CLOCKING/occ_int1/cto_buf_33193/A (NBUFFX2_LVT)
                                            0.0000   0.0270   0.9500   0.0000  -0.0000     5.4315 r
  I_CLOCKING/occ_int1/cto_buf_33193/Y (NBUFFX2_LVT)
                                                     0.0304   0.9500            0.0528     5.4842 r
  I_CLOCKING/occ_int1/cts1 (net)
                               1   0.9271 
  I_CLOCKING/occ_int1/cto_buf_33112/A (NBUFFX8_LVT)
                                            0.0000   0.0304   0.9500   0.0000   0.0000     5.4842 r
  I_CLOCKING/occ_int1/cto_buf_33112/Y (NBUFFX8_LVT)
                                                     0.0327   0.9500            0.0639     5.5481 r
  I_CLOCKING/occ_int1/cts0 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701332362/A (NBUFFX16_LVT)
                                            0.0000   0.0327   0.9500   0.0000   0.0000     5.5481 r
  I_CLOCKING/occ_int1/cts_buf_701332362/Y (NBUFFX16_LVT)
                                                     0.0364   0.9500            0.0703     5.6185 r
  I_CLOCKING/occ_int1/ctsbuf_net_13721015 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_700032349/A (NBUFFX8_LVT)
                                            0.0000   0.0364   0.9500   0.0000   0.0000     5.6185 r
  I_CLOCKING/occ_int1/cts_buf_700032349/Y (NBUFFX8_LVT)
                                                     0.0505   0.9500            0.0806     5.6991 r
  I_CLOCKING/occ_int1/p_abuf23 (net)
                              22   9.8971 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0505   0.9500   0.0000   0.0000     5.6991 r
  clock reconvergence pessimism                                                 0.0014     5.7005
  clock uncertainty                                                            -0.1000     5.6005
  library setup time                                          1.0000            0.1197     5.7202
  data required time                                                                       5.7202
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7202
  data arrival time                                                                       -5.9114
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1912

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0472 
  total derate : arrival time                                                  -0.1670 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2142 

  slack (with derating applied) (VIOLATED)                                     -0.1912 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0230 



  Startpoint: I_RISC_CORE/I_CONTROL_EndOfInstrn_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_693232281/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     0.9301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     0.9301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     0.9983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.9983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     1.0829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_CONTROL_EndOfInstrn_reg/CLK (SDFFX1_HVT)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     1.0829 r
  I_RISC_CORE/I_CONTROL_EndOfInstrn_reg/Q (SDFFX1_HVT)
                                                     0.1505   1.0500            1.1112     2.1941 f
  I_RISC_CORE/EndOfInstrn (net)
                               2   0.7132 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg/SI (SDFFARX1_HVT)
                                            0.0000   0.1505   1.0500   0.0000   0.0000     2.1941 f
  data arrival time                                                                        2.1941

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0272   0.9500            0.0540     3.2034 r
  cts11 (net)                  1   0.4168 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0272   0.9500   0.0000   0.0000     3.2034 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0363   0.9500            0.0571     3.2605 r
  cts6 (net)                   2   1.7654 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.2605 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0368   0.9500            0.0725     3.3330 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   3.5112 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0368   0.9500   0.0000   0.0000     3.3330 r
  clock reconvergence pessimism                                                 0.1499     3.4829
  clock uncertainty                                                            -0.1000     3.3829
  library setup time                                          1.0000           -1.3648     2.0180
  data required time                                                                       2.0180
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0180
  data arrival time                                                                       -2.1941
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1761

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0490 
  total derate : arrival time                                                  -0.1043 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1533 

  slack (with derating applied) (VIOLATED)                                     -0.1761 
  clock reconvergence pessimism (due to derating)                              -0.1004 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1232 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     3.3301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     3.3301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     3.3983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.3983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     3.4829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     3.4829 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[2] (SRAM2RW128x16)
                                                     0.0295   1.0500            0.0876     3.5704 r
  I_RISC_CORE/I_REG_FILE_data_out_A[2] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_141/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0500   0.0000   0.0000     3.5704 r
  I_RISC_CORE/sram_fixcell_141/Y (NBUFFX4_HVT)       0.1428   1.0500            0.2317     3.8022 r
  I_RISC_CORE/sram_fixnet_141 (net)
                               1   0.9037 
  I_RISC_CORE/U199/A0 (HADDX1_HVT)          0.0000   0.1428   1.0500   0.0000   0.0000     3.8022 r
  I_RISC_CORE/U199/SO (HADDX1_HVT)                   0.2840   1.0500            0.9067     4.7089 f
  I_RISC_CORE/RESULT_DATA[2] (net)
                               2   2.2096 
  RESULT_DATA_2__UPF_LS/A (LSDNSSX8_HVT)    0.0000   0.2840   1.0500   0.0000   0.0000     4.7089 f
  RESULT_DATA_2__UPF_LS/Y (LSDNSSX8_HVT)             0.0746   1.0500            0.3682     5.0770 f
  n406 (net)                   2   0.8460 
  U362/A4 (AO22X1_HVT)                      0.0000   0.0746   1.0500   0.0000   0.0000     5.0770 f
  U362/Y (AO22X1_HVT)                                0.1696   1.0500            0.3900     5.4671 f
  n250 (net)                   1   0.7595 
  U390/A (INVX1_LVT)                        0.0000   0.1696   1.0500   0.0000   0.0000     5.4671 f
  U390/Y (INVX1_LVT)                                 0.0784   1.0500            0.0976     5.5647 r
  n597 (net)                   1   0.4777 
  U365/A2 (NAND3X2_RVT)                     0.0000   0.0784   1.0500   0.0000   0.0000     5.5647 r
  U365/Y (NAND3X2_RVT)                               0.0616   1.0500            0.2893     5.8539 f
  n678 (net)                   1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5/I1[2] (SRAM2RW32x4)
                                            0.0000   0.0616   1.0500   0.0000   0.0000     5.8539 f
  data arrival time                                                                        5.8539

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cts_buf_702232371/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cts_buf_702232371/Y (NBUFFX2_LVT)
                                                     0.0335   0.9500            0.0581     5.4364 r
  I_CLOCKING/occ_int1/ctsbuf_net_14021018 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701832367/A (NBUFFX16_LVT)
                                            0.0000   0.0335   0.9500   0.0000   0.0000     5.4364 r
  I_CLOCKING/occ_int1/cts_buf_701832367/Y (NBUFFX16_LVT)
                                                     0.0354   0.9500            0.0698     5.5062 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               2   2.2748 
  I_CLOCKING/occ_int1/cts_buf_701432363/A (NBUFFX16_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     5.5062 r
  I_CLOCKING/occ_int1/cts_buf_701432363/Y (NBUFFX16_LVT)
                                                     0.0375   0.9500            0.0727     5.5789 r
  I_CLOCKING/occ_int1/ctsbuf_net_13821016 (net)
                               4   4.1255 
  I_CLOCKING/occ_int1/cts_buf_700432353/A (NBUFFX8_LVT)
                                            0.0000   0.0375   0.9500   0.0000   0.0000     5.5789 r
  I_CLOCKING/occ_int1/cts_buf_700432353/Y (NBUFFX8_LVT)
                                                     0.0366   0.9500            0.0708     5.6498 r
  I_CLOCKING/occ_int1/ctsbuf_net_13621014 (net)
                              13   3.1722 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5/CE1 (SRAM2RW32x4)
                                            0.0000   0.0366   0.9500   0.0000   0.0000     5.6498 r
  clock reconvergence pessimism                                                 0.0014     5.6512
  clock uncertainty                                                            -0.1000     5.5512
  library setup time                                          1.0000            0.1360     5.6872
  data required time                                                                       5.6872
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6872
  data arrival time                                                                       -5.8539
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1668

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0446 
  total derate : arrival time                                                  -0.1643 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2089 

  slack (with derating applied) (VIOLATED)                                     -0.1668 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0421 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     3.3581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     3.3581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFX2_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/Q (SDFFX2_HVT)
                                                     0.2009   1.0500            1.3098     5.0059 f
  I_RISC_CORE/Xecutng_Instrn[4] (net)
                               4   2.3857 
  Xecutng_Instrn_4__UPF_LS/A (LSDNSSX4_HVT)
                                            0.0000   0.2009   1.0500   0.0000   0.0000     5.0059 f
  Xecutng_Instrn_4__UPF_LS/Y (LSDNSSX4_HVT)          0.1482   1.0500            0.3910     5.3969 f
  n375 (net)                   4   2.1362 
  U250/A2 (AO22X1_RVT)                      0.0000   0.1482   1.0500   0.0000   0.0000     5.3969 f
  U250/Y (AO22X1_RVT)                                0.0965   1.0500            0.3895     5.7864 f
  n751 (net)                   1   1.8106 
  I_SDRAM_TOP/HFSBUF_4_82/A (NBUFFX16_LVT)
                                            0.0000   0.0965   1.0500   0.0000   0.0000     5.7864 f
  I_SDRAM_TOP/HFSBUF_4_82/Y (NBUFFX16_LVT)           0.0396   1.0500            0.1287     5.9151 f
  I_SDRAM_TOP/HFSNET_14 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[4] (SRAM2RW64x32)
                                            0.0000   0.0396   1.0500   0.0000   0.0000     5.9151 f
  data arrival time                                                                        5.9151

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cto_buf_33233/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cto_buf_33233/Y (NBUFFX2_LVT)
                                                     0.0270   0.9500            0.0532     5.4315 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   0.4178 
  I_CLOCKING/occ_int1/cto_buf_33193/A (NBUFFX2_LVT)
                                            0.0000   0.0270   0.9500   0.0000  -0.0000     5.4315 r
  I_CLOCKING/occ_int1/cto_buf_33193/Y (NBUFFX2_LVT)
                                                     0.0304   0.9500            0.0528     5.4842 r
  I_CLOCKING/occ_int1/cts1 (net)
                               1   0.9271 
  I_CLOCKING/occ_int1/cto_buf_33112/A (NBUFFX8_LVT)
                                            0.0000   0.0304   0.9500   0.0000   0.0000     5.4842 r
  I_CLOCKING/occ_int1/cto_buf_33112/Y (NBUFFX8_LVT)
                                                     0.0327   0.9500            0.0639     5.5481 r
  I_CLOCKING/occ_int1/cts0 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701332362/A (NBUFFX16_LVT)
                                            0.0000   0.0327   0.9500   0.0000   0.0000     5.5481 r
  I_CLOCKING/occ_int1/cts_buf_701332362/Y (NBUFFX16_LVT)
                                                     0.0364   0.9500            0.0703     5.6185 r
  I_CLOCKING/occ_int1/ctsbuf_net_13721015 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_700032349/A (NBUFFX8_LVT)
                                            0.0000   0.0364   0.9500   0.0000   0.0000     5.6185 r
  I_CLOCKING/occ_int1/cts_buf_700032349/Y (NBUFFX8_LVT)
                                                     0.0505   0.9500            0.0806     5.6991 r
  I_CLOCKING/occ_int1/p_abuf23 (net)
                              22   9.8971 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0505   0.9500   0.0000   0.0000     5.6991 r
  clock reconvergence pessimism                                                 0.0014     5.7005
  clock uncertainty                                                            -0.1000     5.6005
  library setup time                                          1.0000            0.1528     5.7533
  data required time                                                                       5.7533
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7533
  data arrival time                                                                       -5.9151
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1618

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0472 
  total derate : arrival time                                                  -0.1672 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2144 

  slack (with derating applied) (VIOLATED)                                     -0.1618 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0526 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0500            0.2433     1.2014 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0826   1.0500   0.0000   0.0000     1.2014 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/QN (SDFFARX1_HVT)
                                                     0.3140   1.0500            0.9285     2.1299 r
  I_RISC_CORE/n739 (net)       1   1.2766 
  I_RISC_CORE/U103/A (INVX2_HVT)            0.0000   0.3140   1.0500   0.0000   0.0000     2.1299 r
  I_RISC_CORE/U103/Y (INVX2_HVT)                     0.1972   1.0500            0.3064     2.4364 f
  I_RISC_CORE/PSW[9] (net)    12   4.9074 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/SI (SDFFX2_HVT)
                                            0.0000   0.1972   1.0500   0.0000   0.0000     2.4364 f
  data arrival time                                                                        2.4364

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1982     3.4243 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.4243 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0939     3.5182 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4296 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/CLK (SDFFX2_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.5182 r
  clock reconvergence pessimism                                                 0.1320     3.6503
  clock uncertainty                                                            -0.1000     3.5503
  library setup time                                          1.0000           -1.2721     2.2782
  data required time                                                                       2.2782
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2782
  data arrival time                                                                       -2.4364
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1582

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0587 
  total derate : arrival time                                                  -0.1158 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1746 

  slack (with derating applied) (VIOLATED)                                     -0.1582 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0724 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     3.3301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     3.3301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     3.3983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.3983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     3.4829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     3.4829 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[3] (SRAM2RW128x16)
                                                     0.0284   1.0500            0.0863     3.5692 r
  I_RISC_CORE/I_REG_FILE_data_out_A[3] (net)
                               1   0.4919 
  I_RISC_CORE/sram_fixcell_140/A (NBUFFX2_HVT)
                                            0.0000   0.0284   1.0500   0.0000   0.0000     3.5692 r
  I_RISC_CORE/sram_fixcell_140/Y (NBUFFX2_HVT)       0.1351   1.0500            0.2152     3.7844 r
  I_RISC_CORE/sram_fixnet_140 (net)
                               1   0.8843 
  I_RISC_CORE/U186/A0 (HADDX2_HVT)          0.0000   0.1351   1.0500   0.0000   0.0000     3.7844 r
  I_RISC_CORE/U186/SO (HADDX2_HVT)                   0.2905   1.0500            0.9927     4.7770 f
  I_RISC_CORE/RESULT_DATA[3] (net)
                               2   0.8868 
  RESULT_DATA_3__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2905   1.0500   0.0000   0.0000     4.7770 f
  RESULT_DATA_3__UPF_LS/Y (LSDNSSX4_RVT)             0.1434   1.0500            0.4686     5.2457 f
  n405 (net)                   2   0.8935 
  U368/A4 (AO22X1_RVT)                      0.0000   0.1434   1.0500   0.0000   0.0000     5.2457 f
  U368/Y (AO22X1_RVT)                                0.0836   1.0500            0.2544     5.5000 f
  n255 (net)                   1   0.7595 
  U389/A (INVX1_LVT)                        0.0000   0.0836   1.0500   0.0000   0.0000     5.5000 f
  U389/Y (INVX1_LVT)                                 0.0446   1.0500            0.0628     5.5628 r
  n596 (net)                   1   0.4777 
  U371/A2 (NAND3X2_RVT)                     0.0000   0.0446   1.0500   0.0000   0.0000     5.5628 r
  U371/Y (NAND3X2_RVT)                               0.0616   1.0500            0.2700     5.8328 f
  n679 (net)                   1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5/I1[3] (SRAM2RW32x4)
                                            0.0000   0.0616   1.0500   0.0000   0.0000     5.8328 f
  data arrival time                                                                        5.8328

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cts_buf_702232371/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cts_buf_702232371/Y (NBUFFX2_LVT)
                                                     0.0335   0.9500            0.0581     5.4364 r
  I_CLOCKING/occ_int1/ctsbuf_net_14021018 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701832367/A (NBUFFX16_LVT)
                                            0.0000   0.0335   0.9500   0.0000   0.0000     5.4364 r
  I_CLOCKING/occ_int1/cts_buf_701832367/Y (NBUFFX16_LVT)
                                                     0.0354   0.9500            0.0698     5.5062 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               2   2.2748 
  I_CLOCKING/occ_int1/cts_buf_701432363/A (NBUFFX16_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     5.5062 r
  I_CLOCKING/occ_int1/cts_buf_701432363/Y (NBUFFX16_LVT)
                                                     0.0375   0.9500            0.0727     5.5789 r
  I_CLOCKING/occ_int1/ctsbuf_net_13821016 (net)
                               4   4.1255 
  I_CLOCKING/occ_int1/cts_buf_700432353/A (NBUFFX8_LVT)
                                            0.0000   0.0375   0.9500   0.0000   0.0000     5.5789 r
  I_CLOCKING/occ_int1/cts_buf_700432353/Y (NBUFFX8_LVT)
                                                     0.0366   0.9500            0.0708     5.6498 r
  I_CLOCKING/occ_int1/ctsbuf_net_13621014 (net)
                              13   3.1722 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5/CE1 (SRAM2RW32x4)
                                            0.0000   0.0366   0.9500   0.0000   0.0000     5.6498 r
  clock reconvergence pessimism                                                 0.0014     5.6512
  clock uncertainty                                                            -0.1000     5.5512
  library setup time                                          1.0000            0.1360     5.6872
  data required time                                                                       5.6872
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6872
  data arrival time                                                                       -5.8328
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1456

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0446 
  total derate : arrival time                                                  -0.1633 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2079 

  slack (with derating applied) (VIOLATED)                                     -0.1456 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0623 



  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_667732026/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0582   1.0500            0.2218     1.1799 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ctsbuf_net_8520963 (net)
                               1   1.6601 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_667732026/A (NBUFFX8_LVT)
                                            0.0000   0.0582   1.0500   0.0000   0.0000     1.1799 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_667732026/Y (NBUFFX8_LVT)
                                                     0.0513   1.0500            0.1021     1.2820 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16  10.1721 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_15_/CLK (SDFFX1_HVT)
                                            0.0000   0.0513   1.0500   0.0000   0.0000     1.2820 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_15_/Q (SDFFX1_HVT)
                                                     0.1903   1.0500            1.1661     2.4481 f
  I_RISC_CORE/Oprnd_A[15] (net)
                               3   2.0199 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/SI (SDFFX2_HVT)
                                            0.0000   0.1903   1.0500   0.0000   0.0000     2.4481 f
  data arrival time                                                                        2.4481

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000   0.0000     3.2261 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1948     3.4209 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ctsbuf_net_8520963 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_667732026/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.4209 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_667732026/Y (NBUFFX8_LVT)
                                                     0.0461   0.9500            0.0866     3.5075 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16   7.6495 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/CLK (SDFFX2_HVT)
                                            0.0000   0.0461   0.9500   0.0000   0.0000     3.5075 r
  clock reconvergence pessimism                                                 0.1745     3.6820
  clock uncertainty                                                            -0.1000     3.5820
  library setup time                                          1.0000           -1.2706     2.3113
  data required time                                                                       2.3113
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3113
  data arrival time                                                                       -2.4481
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1368

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0582 
  total derate : arrival time                                                  -0.1164 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1746 

  slack (with derating applied) (VIOLATED)                                     -0.1368 
  clock reconvergence pessimism (due to derating)                              -0.1190 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0813 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/CLK (SDFFX1_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/QN (SDFFX1_HVT)
                                                     0.4186   1.0500            0.9630     2.2592 f
  I_RISC_CORE/n291 (net)       1   5.0261 
  I_RISC_CORE/HFSINV_249_1791/A (INVX8_RVT)
                                            0.0000   0.4186   1.0500   0.0000   0.0000     2.2592 f
  I_RISC_CORE/HFSINV_249_1791/Y (INVX8_RVT)          0.1733   1.0500            0.2151     2.4743 r
  I_RISC_CORE/Xecutng_Instrn[20] (net)
                               8   2.2033 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/SI (SDFFX2_HVT)
                                            0.0000   0.1733   1.0500   0.0000   0.0000     2.4743 r
  data arrival time                                                                        2.4743

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1982     3.4243 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.4243 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0939     3.5182 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4296 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFX2_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.5182 r
  clock reconvergence pessimism                                                 0.1779     3.6961
  clock uncertainty                                                            -0.1000     3.5961
  library setup time                                          1.0000           -1.2522     2.3439
  data required time                                                                       2.3439
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3439
  data arrival time                                                                       -2.4743
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1304

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0587 
  total derate : arrival time                                                  -0.1176 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1764 

  slack (with derating applied) (VIOLATED)                                     -0.1304 
  clock reconvergence pessimism (due to derating)                              -0.1203 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0743 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_/CLK (SDFFX1_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_/QN (SDFFX1_HVT)
                                                     0.4186   1.0500            0.9630     2.2592 f
  I_RISC_CORE/n275 (net)       1   5.0261 
  I_RISC_CORE/HFSINV_290_1726/A (INVX8_RVT)
                                            0.0000   0.4186   1.0500   0.0000   0.0000     2.2592 f
  I_RISC_CORE/HFSINV_290_1726/Y (INVX8_RVT)          0.1732   1.0500            0.2149     2.4741 r
  I_RISC_CORE/Xecutng_Instrn[17] (net)
                               8   2.1790 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/SI (SDFFX2_HVT)
                                            0.0000   0.1732   1.0500   0.0000   0.0000     2.4741 r
  data arrival time                                                                        2.4741

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1982     3.4243 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.4243 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0939     3.5182 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4296 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/CLK (SDFFX2_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.5182 r
  clock reconvergence pessimism                                                 0.1779     3.6961
  clock uncertainty                                                            -0.1000     3.5961
  library setup time                                          1.0000           -1.2522     2.3439
  data required time                                                                       2.3439
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3439
  data arrival time                                                                       -2.4741
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1301

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0587 
  total derate : arrival time                                                  -0.1176 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1764 

  slack (with derating applied) (VIOLATED)                                     -0.1301 
  clock reconvergence pessimism (due to derating)                              -0.1203 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0740 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     3.3301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     3.3301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     3.3983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.3983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     3.4829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     3.4829 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[15] (SRAM2RW128x16)
                                                     0.0295   1.0500            0.0876     3.5704 r
  I_RISC_CORE/I_REG_FILE_data_out_A[15] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0500   0.0000   0.0000     3.5704 r
  I_RISC_CORE/sram_fixcell/Y (NBUFFX4_HVT)           0.1428   1.0500            0.2317     3.8022 r
  I_RISC_CORE/sram_fixnet (net)
                               1   0.9037 
  I_RISC_CORE/U192/A0 (HADDX1_HVT)          0.0000   0.1428   1.0500   0.0000   0.0000     3.8022 r
  I_RISC_CORE/U192/SO (HADDX1_HVT)                   0.2461   1.0500            0.8635     4.6657 f
  I_RISC_CORE/RESULT_DATA[15] (net)
                               2   0.9925 
  RESULT_DATA_15__UPF_LS/A (LSDNSSX4_LVT)   0.0000   0.2461   1.0500   0.0000   0.0000     4.6657 f
  RESULT_DATA_15__UPF_LS/Y (LSDNSSX4_LVT)            0.0558   1.0500            0.2542     4.9199 f
  n393 (net)                   2   0.8946 
  U257/A2 (AO22X1_HVT)                      0.0000   0.0558   1.0500   0.0000   0.0000     4.9199 f
  U257/Y (AO22X1_HVT)                                0.1948   1.0500            0.5809     5.5008 f
  n734 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_98/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0500   0.0000   0.0000     5.5008 f
  I_SDRAM_TOP/HFSBUF_23_98/Y (NBUFFX16_HVT)          0.1224   1.0500            0.3436     5.8444 f
  I_SDRAM_TOP/HFSNET_30 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[31] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0500   0.0000   0.0000     5.8444 f
  data arrival time                                                                        5.8444

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cto_buf_33233/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cto_buf_33233/Y (NBUFFX2_LVT)
                                                     0.0270   0.9500            0.0532     5.4315 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   0.4178 
  I_CLOCKING/occ_int1/cto_buf_33193/A (NBUFFX2_LVT)
                                            0.0000   0.0270   0.9500   0.0000  -0.0000     5.4315 r
  I_CLOCKING/occ_int1/cto_buf_33193/Y (NBUFFX2_LVT)
                                                     0.0304   0.9500            0.0528     5.4842 r
  I_CLOCKING/occ_int1/cts1 (net)
                               1   0.9271 
  I_CLOCKING/occ_int1/cto_buf_33112/A (NBUFFX8_LVT)
                                            0.0000   0.0304   0.9500   0.0000   0.0000     5.4842 r
  I_CLOCKING/occ_int1/cto_buf_33112/Y (NBUFFX8_LVT)
                                                     0.0327   0.9500            0.0639     5.5481 r
  I_CLOCKING/occ_int1/cts0 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701332362/A (NBUFFX16_LVT)
                                            0.0000   0.0327   0.9500   0.0000   0.0000     5.5481 r
  I_CLOCKING/occ_int1/cts_buf_701332362/Y (NBUFFX16_LVT)
                                                     0.0364   0.9500            0.0703     5.6185 r
  I_CLOCKING/occ_int1/ctsbuf_net_13721015 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_700032349/A (NBUFFX8_LVT)
                                            0.0000   0.0364   0.9500   0.0000   0.0000     5.6185 r
  I_CLOCKING/occ_int1/cts_buf_700032349/Y (NBUFFX8_LVT)
                                                     0.0505   0.9500            0.0806     5.6991 r
  I_CLOCKING/occ_int1/p_abuf23 (net)
                              22   9.8971 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0505   0.9500   0.0000   0.0000     5.6991 r
  clock reconvergence pessimism                                                 0.0014     5.7005
  clock uncertainty                                                            -0.1000     5.6005
  library setup time                                          1.0000            0.1142     5.7147
  data required time                                                                       5.7147
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7147
  data arrival time                                                                       -5.8444
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1297

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0472 
  total derate : arrival time                                                  -0.1638 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2110 

  slack (with derating applied) (VIOLATED)                                     -0.1297 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0814 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     0.9301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     0.9301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     0.9983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.9983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     1.0829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     1.0829 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg/Q (SDFFARX1_HVT)
                                                     0.2077   1.0500            1.3654     2.4483 r
  I_RISC_CORE/UseData_Imm_Or_RegB (net)
                               3   1.3936 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_7_/SI (SDFFX1_HVT)
                                            0.0000   0.2077   1.0500   0.0000   0.0000     2.4483 r
  data arrival time                                                                        2.4483

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_8720965 (net)
                               1   0.7344 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_668832037/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_668832037/Y (NBUFFX4_LVT)
                                                     0.0682   0.9500            0.1001     3.5172 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17   7.9945 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_7_/CLK (SDFFX1_HVT)
                                            0.0000   0.0682   0.9500   0.0000   0.0000     3.5172 r
  clock reconvergence pessimism                                                 0.1173     3.6345
  clock uncertainty                                                            -0.1000     3.5345
  library setup time                                          1.0000           -1.2067     2.3278
  data required time                                                                       2.3278
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3278
  data arrival time                                                                       -2.4483
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1205

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0587 
  total derate : arrival time                                                  -0.1164 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1751 

  slack (with derating applied) (VIOLATED)                                     -0.1205 
  clock reconvergence pessimism (due to derating)                              -0.0804 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0258 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     3.3581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     3.3581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_/CLK (SDFFX1_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_/Q (SDFFX1_HVT)
                                                     0.1432   1.0500            1.1138     4.8099 f
  I_RISC_CORE/aps_rename_19_ (net)
                               1   0.4816 
  I_RISC_CORE/ZINV_709_inst_23728/A (INVX0_HVT)
                                            0.0000   0.1432   1.0500   0.0000   0.0000     4.8099 f
  I_RISC_CORE/ZINV_709_inst_23728/Y (INVX0_HVT)      0.1379   1.0500            0.1838     4.9937 r
  I_RISC_CORE/ZINV_709_108 (net)
                               2   1.2085 
  I_RISC_CORE/ZINV_671_inst_23726/A (INVX1_HVT)
                                            0.0000   0.1379   1.0500   0.0000   0.0000     4.9937 r
  I_RISC_CORE/ZINV_671_inst_23726/Y (INVX1_HVT)      0.1045   1.0500            0.1578     5.1515 f
  I_RISC_CORE/Xecutng_Instrn[13] (net)
                               3   1.3380 
  Xecutng_Instrn_13__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.1045   1.0500   0.0000   0.0000     5.1515 f
  Xecutng_Instrn_13__UPF_LS/Y (LSDNSSX4_LVT)         0.0437   1.0500            0.1534     5.3049 f
  n366 (net)                   4   2.1687 
  U245/A2 (AO22X1_RVT)                      0.0000   0.0437   1.0500   0.0000   0.0000     5.3049 f
  U245/Y (AO22X1_RVT)                                0.0880   1.0500            0.2912     5.5961 f
  n698 (net)                   1   1.0990 
  I_SDRAM_TOP/HFSBUF_4_85/A (NBUFFX8_HVT)   0.0000   0.0880   1.0500   0.0000   0.0000     5.5961 f
  I_SDRAM_TOP/HFSBUF_4_85/Y (NBUFFX8_HVT)            0.1094   1.0500            0.2408     5.8369 f
  I_SDRAM_TOP/HFSNET_17 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[13] (SRAM2RW64x32)
                                            0.0000   0.1094   1.0500   0.0000   0.0000     5.8369 f
  data arrival time                                                                        5.8369

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cto_buf_33233/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cto_buf_33233/Y (NBUFFX2_LVT)
                                                     0.0270   0.9500            0.0532     5.4315 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   0.4178 
  I_CLOCKING/occ_int1/cto_buf_33193/A (NBUFFX2_LVT)
                                            0.0000   0.0270   0.9500   0.0000  -0.0000     5.4315 r
  I_CLOCKING/occ_int1/cto_buf_33193/Y (NBUFFX2_LVT)
                                                     0.0304   0.9500            0.0528     5.4842 r
  I_CLOCKING/occ_int1/cts1 (net)
                               1   0.9271 
  I_CLOCKING/occ_int1/cto_buf_33112/A (NBUFFX8_LVT)
                                            0.0000   0.0304   0.9500   0.0000   0.0000     5.4842 r
  I_CLOCKING/occ_int1/cto_buf_33112/Y (NBUFFX8_LVT)
                                                     0.0327   0.9500            0.0639     5.5481 r
  I_CLOCKING/occ_int1/cts0 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701332362/A (NBUFFX16_LVT)
                                            0.0000   0.0327   0.9500   0.0000   0.0000     5.5481 r
  I_CLOCKING/occ_int1/cts_buf_701332362/Y (NBUFFX16_LVT)
                                                     0.0364   0.9500            0.0703     5.6185 r
  I_CLOCKING/occ_int1/ctsbuf_net_13721015 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_700032349/A (NBUFFX8_LVT)
                                            0.0000   0.0364   0.9500   0.0000   0.0000     5.6185 r
  I_CLOCKING/occ_int1/cts_buf_700032349/Y (NBUFFX8_LVT)
                                                     0.0505   0.9500            0.0806     5.6991 r
  I_CLOCKING/occ_int1/p_abuf23 (net)
                              22   9.8971 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0505   0.9500   0.0000   0.0000     5.6991 r
  clock reconvergence pessimism                                                 0.0014     5.7005
  clock uncertainty                                                            -0.1000     5.6005
  library setup time                                          1.0000            0.1199     5.7204
  data required time                                                                       5.7204
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7204
  data arrival time                                                                       -5.8369
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1165

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0472 
  total derate : arrival time                                                  -0.1635 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2107 

  slack (with derating applied) (VIOLATED)                                     -0.1165 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0942 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_8220960 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_665732006/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_665732006/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_0_/Q (SDFFX1_HVT)
                                                     0.1543   1.0500            1.1298     2.4065 f
  I_RISC_CORE/Return_Addr[0] (net)
                               2   0.8407 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1543   1.0500   0.0000   0.0000     2.4065 f
  data arrival time                                                                        2.4065

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_8120959 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_665232001/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_665232001/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2250     2.3133
  data required time                                                                       2.3133
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3133
  data arrival time                                                                       -2.4065
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0931

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1144 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1725 

  slack (with derating applied) (VIOLATED)                                     -0.0931 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0094 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_7720955 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_663231981/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_663231981/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__2_/Q (SDFFX1_HVT)
                                                     0.1543   1.0500            1.1298     2.4064 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_3__2_ (net)
                               2   0.8402 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1543   1.0500   0.0000   0.0000     2.4064 f
  data arrival time                                                                        2.4064

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_7420952 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_661731966/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_661731966/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2250     2.3133
  data required time                                                                       2.3133
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3133
  data arrival time                                                                       -2.4064
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0931

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1144 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1725 

  slack (with derating applied) (VIOLATED)                                     -0.0931 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0094 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_7720955 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_663231981/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_663231981/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__0_/Q (SDFFX1_HVT)
                                                     0.1543   1.0500            1.1298     2.4064 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_3__0_ (net)
                               2   0.8402 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1543   1.0500   0.0000   0.0000     2.4064 f
  data arrival time                                                                        2.4064

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_8020958 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_664731996/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_664731996/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2250     2.3133
  data required time                                                                       2.3133
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3133
  data arrival time                                                                       -2.4064
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0931

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1144 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1725 

  slack (with derating applied) (VIOLATED)                                     -0.0931 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0094 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_7720955 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_663231981/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_663231981/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_/Q (SDFFX1_HVT)
                                                     0.1543   1.0500            1.1298     2.4064 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_3__3_ (net)
                               2   0.8402 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1543   1.0500   0.0000   0.0000     2.4064 f
  data arrival time                                                                        2.4064

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_7820956 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_663731986/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_663731986/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2250     2.3133
  data required time                                                                       2.3133
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3133
  data arrival time                                                                       -2.4064
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0931

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1144 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1725 

  slack (with derating applied) (VIOLATED)                                     -0.0931 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0094 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_7720955 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_663231981/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_663231981/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__2_/Q (SDFFX1_HVT)
                                                     0.1543   1.0500            1.1298     2.4064 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_3__2_ (net)
                               2   0.8402 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1543   1.0500   0.0000   0.0000     2.4064 f
  data arrival time                                                                        2.4064

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_7920957 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_664231991/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_664231991/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2250     2.3133
  data required time                                                                       2.3133
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3133
  data arrival time                                                                       -2.4064
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0931

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1144 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1725 

  slack (with derating applied) (VIOLATED)                                     -0.0931 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0094 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_7720955 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_663231981/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_663231981/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__3_/Q (SDFFX1_HVT)
                                                     0.1543   1.0500            1.1298     2.4064 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_3__3_ (net)
                               2   0.8402 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_3_/SI (SDFFX1_HVT)
                                            0.0000   0.1543   1.0500   0.0000   0.0000     2.4064 f
  data arrival time                                                                        2.4064

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_8220960 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_665732006/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_665732006/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2250     2.3133
  data required time                                                                       2.3133
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3133
  data arrival time                                                                       -2.4064
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0931

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1144 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1725 

  slack (with derating applied) (VIOLATED)                                     -0.0931 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0094 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_7720955 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_663231981/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_663231981/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__1_/Q (SDFFX1_HVT)
                                                     0.1543   1.0500            1.1298     2.4064 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_3__1_ (net)
                               2   0.8402 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1543   1.0500   0.0000   0.0000     2.4064 f
  data arrival time                                                                        2.4064

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_7820956 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_663731986/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_663731986/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2250     2.3133
  data required time                                                                       2.3133
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3133
  data arrival time                                                                       -2.4064
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0931

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1144 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1725 

  slack (with derating applied) (VIOLATED)                                     -0.0931 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0094 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_7720955 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_663231981/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_663231981/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__1_/Q (SDFFX1_HVT)
                                                     0.1543   1.0500            1.1298     2.4064 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_3__1_ (net)
                               2   0.8402 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1543   1.0500   0.0000   0.0000     2.4064 f
  data arrival time                                                                        2.4064

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_7520953 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_662231971/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_662231971/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2250     2.3133
  data required time                                                                       2.3133
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3133
  data arrival time                                                                       -2.4064
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0931

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1144 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1725 

  slack (with derating applied) (VIOLATED)                                     -0.0931 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0094 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_7720955 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_663231981/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_663231981/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__2_/Q (SDFFX1_HVT)
                                                     0.1543   1.0500            1.1298     2.4064 f
  I_RISC_CORE/Stack_Mem[14] (net)
                               2   0.8402 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1543   1.0500   0.0000   0.0000     2.4064 f
  data arrival time                                                                        2.4064

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_7620954 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_662731976/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_662731976/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2250     2.3133
  data required time                                                                       2.3133
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3133
  data arrival time                                                                       -2.4064
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0931

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1144 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1725 

  slack (with derating applied) (VIOLATED)                                     -0.0931 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0094 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/CLK (SDFFX2_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/QN (SDFFX2_HVT)
                                                     0.4232   1.0500            1.0687     2.3648 r
  I_RISC_CORE/n294 (net)       1   5.2975 
  I_RISC_CORE/HFSINV_224_1790/A (INVX8_RVT)
                                            0.0000   0.4232   1.0500   0.0000   0.0000     2.3648 r
  I_RISC_CORE/HFSINV_224_1790/Y (INVX8_RVT)          0.1496   1.0500            0.1000     2.4648 f
  I_RISC_CORE/Xecutng_Instrn[21] (net)
                               8   1.9178 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/SI (SDFFX1_HVT)
                                            0.0000   0.1496   1.0500   0.0000   0.0000     2.4648 f
  data arrival time                                                                        2.4648

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1982     3.4243 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.4243 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0939     3.5182 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4296 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/CLK (SDFFX1_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.5182 r
  clock reconvergence pessimism                                                 0.1779     3.6961
  clock uncertainty                                                            -0.1000     3.5961
  library setup time                                          1.0000           -1.2243     2.3718
  data required time                                                                       2.3718
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3718
  data arrival time                                                                       -2.4648
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0929

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0587 
  total derate : arrival time                                                  -0.1172 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1759 

  slack (with derating applied) (VIOLATED)                                     -0.0929 
  clock reconvergence pessimism (due to derating)                              -0.1203 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0373 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_8020958 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_664731996/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_664731996/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__3_/Q (SDFFX1_HVT)
                                                     0.1542   1.0500            1.1296     2.4062 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_6__3_ (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0500   0.0000   0.0000     2.4062 f
  data arrival time                                                                        2.4062

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_7620954 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_662731976/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_662731976/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2249     2.3134
  data required time                                                                       2.3134
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3134
  data arrival time                                                                       -2.4062
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0928

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1144 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1725 

  slack (with derating applied) (VIOLATED)                                     -0.0928 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0091 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_7920957 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_664231991/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_664231991/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__3_/Q (SDFFX1_HVT)
                                                     0.1542   1.0500            1.1296     2.4062 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_5__3_ (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0500   0.0000   0.0000     2.4062 f
  data arrival time                                                                        2.4062

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_7820956 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_663731986/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_663731986/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2249     2.3134
  data required time                                                                       2.3134
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3134
  data arrival time                                                                       -2.4062
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0928

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1144 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1725 

  slack (with derating applied) (VIOLATED)                                     -0.0928 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0091 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_8020958 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_664731996/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_664731996/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__3_/Q (SDFFX1_HVT)
                                                     0.1542   1.0500            1.1296     2.4062 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_6__3_ (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0500   0.0000   0.0000     2.4062 f
  data arrival time                                                                        2.4062

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_7720955 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_663231981/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_663231981/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2249     2.3134
  data required time                                                                       2.3134
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3134
  data arrival time                                                                       -2.4062
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0928

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1144 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1725 

  slack (with derating applied) (VIOLATED)                                     -0.0928 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0091 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_7920957 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_664231991/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_664231991/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__3_/Q (SDFFX1_HVT)
                                                     0.1542   1.0500            1.1296     2.4062 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_5__3_ (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0500   0.0000   0.0000     2.4062 f
  data arrival time                                                                        2.4062

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_7420952 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_661731966/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_661731966/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2249     2.3134
  data required time                                                                       2.3134
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3134
  data arrival time                                                                       -2.4062
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0928

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1144 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1725 

  slack (with derating applied) (VIOLATED)                                     -0.0928 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0091 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_7920957 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_664231991/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_664231991/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__1_/Q (SDFFX1_HVT)
                                                     0.1542   1.0500            1.1296     2.4062 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_5__1_ (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0500   0.0000   0.0000     2.4062 f
  data arrival time                                                                        2.4062

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_7520953 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_662231971/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_662231971/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2249     2.3134
  data required time                                                                       2.3134
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3134
  data arrival time                                                                       -2.4062
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0928

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1144 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1725 

  slack (with derating applied) (VIOLATED)                                     -0.0928 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0091 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_7920957 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_664231991/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_664231991/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_/Q (SDFFX1_HVT)
                                                     0.1542   1.0500            1.1296     2.4062 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_5__0_ (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0500   0.0000   0.0000     2.4062 f
  data arrival time                                                                        2.4062

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_7820956 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_663731986/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_663731986/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2249     2.3134
  data required time                                                                       2.3134
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3134
  data arrival time                                                                       -2.4062
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0928

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1144 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1725 

  slack (with derating applied) (VIOLATED)                                     -0.0928 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0091 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_8020958 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_664731996/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_664731996/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__0_/Q (SDFFX1_HVT)
                                                     0.1542   1.0500            1.1296     2.4062 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_6__0_ (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0500   0.0000   0.0000     2.4062 f
  data arrival time                                                                        2.4062

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_7420952 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_661731966/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_661731966/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2249     2.3134
  data required time                                                                       2.3134
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3134
  data arrival time                                                                       -2.4062
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0928

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1144 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1725 

  slack (with derating applied) (VIOLATED)                                     -0.0928 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0091 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_7920957 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_664231991/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_664231991/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__0_/Q (SDFFX1_HVT)
                                                     0.1542   1.0500            1.1296     2.4062 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_5__0_ (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0500   0.0000   0.0000     2.4062 f
  data arrival time                                                                        2.4062

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_7520953 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_662231971/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_662231971/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2249     2.3134
  data required time                                                                       2.3134
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3134
  data arrival time                                                                       -2.4062
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0928

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1144 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1725 

  slack (with derating applied) (VIOLATED)                                     -0.0928 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0091 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_8020958 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_664731996/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_664731996/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__2_/Q (SDFFX1_HVT)
                                                     0.1542   1.0500            1.1296     2.4062 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_6__2_ (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0500   0.0000   0.0000     2.4062 f
  data arrival time                                                                        2.4062

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_8120959 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_665232001/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_665232001/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2249     2.3134
  data required time                                                                       2.3134
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3134
  data arrival time                                                                       -2.4062
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0928

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1144 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1725 

  slack (with derating applied) (VIOLATED)                                     -0.0928 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0091 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_7920957 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_664231991/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_664231991/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_/Q (SDFFX1_HVT)
                                                     0.1542   1.0500            1.1296     2.4062 f
  I_RISC_CORE/Stack_Mem[8] (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0500   0.0000   0.0000     2.4062 f
  data arrival time                                                                        2.4062

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_7720955 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_663231981/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_663231981/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2249     2.3134
  data required time                                                                       2.3134
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3134
  data arrival time                                                                       -2.4062
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0928

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1144 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1725 

  slack (with derating applied) (VIOLATED)                                     -0.0928 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0091 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_7920957 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_664231991/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_664231991/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__2_/Q (SDFFX1_HVT)
                                                     0.1542   1.0500            1.1296     2.4062 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_5__2_ (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0500   0.0000   0.0000     2.4062 f
  data arrival time                                                                        2.4062

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_8020958 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_664731996/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_664731996/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2249     2.3134
  data required time                                                                       2.3134
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3134
  data arrival time                                                                       -2.4062
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0928

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1144 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1725 

  slack (with derating applied) (VIOLATED)                                     -0.0928 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0091 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_8020958 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_664731996/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_664731996/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__1_/Q (SDFFX1_HVT)
                                                     0.1542   1.0500            1.1296     2.4062 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_6__1_ (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0500   0.0000   0.0000     2.4062 f
  data arrival time                                                                        2.4062

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_7520953 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_662231971/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_662231971/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2249     2.3134
  data required time                                                                       2.3134
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3134
  data arrival time                                                                       -2.4062
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0928

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1144 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1725 

  slack (with derating applied) (VIOLATED)                                     -0.0928 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0091 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_8020958 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_664731996/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_664731996/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__1_/Q (SDFFX1_HVT)
                                                     0.1542   1.0500            1.1296     2.4062 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_6__1_ (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_3_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0500   0.0000   0.0000     2.4062 f
  data arrival time                                                                        2.4062

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_8220960 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_665732006/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_665732006/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2249     2.3134
  data required time                                                                       2.3134
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3134
  data arrival time                                                                       -2.4062
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0928

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1144 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1725 

  slack (with derating applied) (VIOLATED)                                     -0.0928 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0091 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_8020958 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_664731996/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_664731996/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__2_/Q (SDFFX1_HVT)
                                                     0.1542   1.0500            1.1296     2.4062 f
  I_RISC_CORE/Stack_Mem[5] (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_1_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0500   0.0000   0.0000     2.4062 f
  data arrival time                                                                        2.4062

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_8220960 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_665732006/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_665732006/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2249     2.3134
  data required time                                                                       2.3134
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3134
  data arrival time                                                                       -2.4062
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0928

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1144 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1725 

  slack (with derating applied) (VIOLATED)                                     -0.0928 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0091 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_8220960 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_665732006/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_665732006/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_/Q (SDFFX1_HVT)
                                                     0.1539   1.0500            1.1293     2.4059 f
  I_RISC_CORE/PopDataOut_10_ (net)
                               2   0.8275 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_1__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1539   1.0500   0.0000   0.0000     2.4059 f
  data arrival time                                                                        2.4059

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_7520953 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_662231971/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_662231971/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_1__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2248     2.3135
  data required time                                                                       2.3135
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3135
  data arrival time                                                                       -2.4059
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0924

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1144 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1725 

  slack (with derating applied) (VIOLATED)                                     -0.0924 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0087 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_7820956 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_663731986/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_663731986/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__3_/Q (SDFFX1_HVT)
                                                     0.1532   1.0500            1.1283     2.4050 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_4__3_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0500   0.0000   0.0000     2.4050 f
  data arrival time                                                                        2.4050

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_8120959 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_665232001/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_665232001/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2244     2.3139
  data required time                                                                       2.3139
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3139
  data arrival time                                                                       -2.4050
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0911

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1143 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1724 

  slack (with derating applied) (VIOLATED)                                     -0.0911 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_7820956 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_663731986/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_663731986/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__0_/Q (SDFFX1_HVT)
                                                     0.1532   1.0500            1.1283     2.4050 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_4__0_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0500   0.0000   0.0000     2.4050 f
  data arrival time                                                                        2.4050

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_7720955 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_663231981/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_663231981/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2244     2.3139
  data required time                                                                       2.3139
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3139
  data arrival time                                                                       -2.4050
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0911

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1143 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1724 

  slack (with derating applied) (VIOLATED)                                     -0.0911 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_7520953 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_662231971/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_662231971/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__2_/Q (SDFFX1_HVT)
                                                     0.1532   1.0500            1.1283     2.4050 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_1__2_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0500   0.0000   0.0000     2.4050 f
  data arrival time                                                                        2.4050

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_7920957 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_664231991/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_664231991/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2244     2.3139
  data required time                                                                       2.3139
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3139
  data arrival time                                                                       -2.4050
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0911

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1143 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1724 

  slack (with derating applied) (VIOLATED)                                     -0.0911 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_7820956 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_663731986/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_663731986/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__3_/Q (SDFFX1_HVT)
                                                     0.1532   1.0500            1.1283     2.4050 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_4__3_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0500   0.0000   0.0000     2.4050 f
  data arrival time                                                                        2.4050

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_7720955 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_663231981/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_663231981/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2244     2.3139
  data required time                                                                       2.3139
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3139
  data arrival time                                                                       -2.4050
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0911

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1143 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1724 

  slack (with derating applied) (VIOLATED)                                     -0.0911 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_7620954 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_662731976/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_662731976/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__3_/Q (SDFFX1_HVT)
                                                     0.1532   1.0500            1.1283     2.4050 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_2__3_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0500   0.0000   0.0000     2.4050 f
  data arrival time                                                                        2.4050

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_7920957 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_664231991/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_664231991/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2244     2.3139
  data required time                                                                       2.3139
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3139
  data arrival time                                                                       -2.4050
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0911

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1143 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1724 

  slack (with derating applied) (VIOLATED)                                     -0.0911 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_7820956 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_663731986/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_663731986/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_/Q (SDFFX1_HVT)
                                                     0.1532   1.0500            1.1283     2.4050 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_4__2_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0500   0.0000   0.0000     2.4050 f
  data arrival time                                                                        2.4050

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_7720955 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_663231981/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_663231981/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2244     2.3139
  data required time                                                                       2.3139
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3139
  data arrival time                                                                       -2.4050
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0911

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1143 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1724 

  slack (with derating applied) (VIOLATED)                                     -0.0911 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_7620954 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_662731976/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_662731976/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__0_/Q (SDFFX1_HVT)
                                                     0.1532   1.0500            1.1283     2.4050 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_2__0_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0500   0.0000   0.0000     2.4050 f
  data arrival time                                                                        2.4050

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_7920957 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_664231991/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_664231991/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2244     2.3139
  data required time                                                                       2.3139
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3139
  data arrival time                                                                       -2.4050
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0911

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1143 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1724 

  slack (with derating applied) (VIOLATED)                                     -0.0911 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_7620954 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_662731976/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_662731976/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__3_/Q (SDFFX1_HVT)
                                                     0.1532   1.0500            1.1283     2.4050 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_2__3_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0500   0.0000   0.0000     2.4050 f
  data arrival time                                                                        2.4050

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_7520953 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_662231971/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_662231971/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2244     2.3139
  data required time                                                                       2.3139
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3139
  data arrival time                                                                       -2.4050
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0911

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1143 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1724 

  slack (with derating applied) (VIOLATED)                                     -0.0911 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_7620954 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_662731976/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_662731976/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__2_/Q (SDFFX1_HVT)
                                                     0.1532   1.0500            1.1283     2.4050 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_2__2_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0500   0.0000   0.0000     2.4050 f
  data arrival time                                                                        2.4050

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_7720955 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_663231981/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_663231981/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2244     2.3139
  data required time                                                                       2.3139
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3139
  data arrival time                                                                       -2.4050
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0911

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1143 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1724 

  slack (with derating applied) (VIOLATED)                                     -0.0911 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_7820956 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_663731986/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_663731986/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__1_/Q (SDFFX1_HVT)
                                                     0.1532   1.0500            1.1283     2.4050 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_4__1_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0500   0.0000   0.0000     2.4050 f
  data arrival time                                                                        2.4050

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_7620954 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_662731976/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_662731976/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2244     2.3139
  data required time                                                                       2.3139
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3139
  data arrival time                                                                       -2.4050
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0911

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1143 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1724 

  slack (with derating applied) (VIOLATED)                                     -0.0911 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_7520953 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_662231971/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_662231971/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__0_/Q (SDFFX1_HVT)
                                                     0.1532   1.0500            1.1283     2.4050 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_1__0_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0500   0.0000   0.0000     2.4050 f
  data arrival time                                                                        2.4050

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_7620954 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_662731976/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_662731976/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2244     2.3139
  data required time                                                                       2.3139
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3139
  data arrival time                                                                       -2.4050
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0911

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1143 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1724 

  slack (with derating applied) (VIOLATED)                                     -0.0911 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_7820956 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_663731986/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_663731986/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__0_/Q (SDFFX1_HVT)
                                                     0.1532   1.0500            1.1283     2.4050 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_4__0_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0500   0.0000   0.0000     2.4050 f
  data arrival time                                                                        2.4050

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_7720955 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_663231981/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_663231981/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2244     2.3139
  data required time                                                                       2.3139
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3139
  data arrival time                                                                       -2.4050
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0911

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1143 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1724 

  slack (with derating applied) (VIOLATED)                                     -0.0911 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_7520953 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_662231971/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_662231971/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__1_/Q (SDFFX1_HVT)
                                                     0.1532   1.0500            1.1283     2.4050 f
  I_RISC_CORE/n2 (net)         2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0500   0.0000   0.0000     2.4050 f
  data arrival time                                                                        2.4050

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_7920957 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_664231991/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_664231991/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2244     2.3139
  data required time                                                                       2.3139
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3139
  data arrival time                                                                       -2.4050
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0911

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1143 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1724 

  slack (with derating applied) (VIOLATED)                                     -0.0911 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_7820956 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_663731986/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_663731986/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__2_/Q (SDFFX1_HVT)
                                                     0.1532   1.0500            1.1283     2.4050 f
  I_RISC_CORE/Stack_Mem[11] (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0500   0.0000   0.0000     2.4050 f
  data arrival time                                                                        2.4050

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_7420952 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_661731966/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_661731966/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2244     2.3139
  data required time                                                                       2.3139
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3139
  data arrival time                                                                       -2.4050
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0911

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1143 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1724 

  slack (with derating applied) (VIOLATED)                                     -0.0911 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_7620954 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_662731976/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_662731976/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__1_/Q (SDFFX1_HVT)
                                                     0.1532   1.0500            1.1283     2.4050 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_2__1_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0500   0.0000   0.0000     2.4050 f
  data arrival time                                                                        2.4050

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_7920957 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_664231991/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_664231991/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2244     2.3139
  data required time                                                                       2.3139
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3139
  data arrival time                                                                       -2.4050
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0911

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1143 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1724 

  slack (with derating applied) (VIOLATED)                                     -0.0911 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_7820956 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_663731986/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_663731986/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__2_/Q (SDFFX1_HVT)
                                                     0.1532   1.0500            1.1283     2.4050 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_4__2_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0500   0.0000   0.0000     2.4050 f
  data arrival time                                                                        2.4050

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_8120959 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_665232001/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_665232001/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2244     2.3139
  data required time                                                                       2.3139
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3139
  data arrival time                                                                       -2.4050
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0911

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1143 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1724 

  slack (with derating applied) (VIOLATED)                                     -0.0911 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_7520953 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_662231971/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_662231971/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__2_/Q (SDFFX1_HVT)
                                                     0.1532   1.0500            1.1283     2.4050 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_1__2_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0500   0.0000   0.0000     2.4050 f
  data arrival time                                                                        2.4050

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_7620954 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_662731976/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_662731976/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2244     2.3139
  data required time                                                                       2.3139
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3139
  data arrival time                                                                       -2.4050
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0911

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1143 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1724 

  slack (with derating applied) (VIOLATED)                                     -0.0911 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_7520953 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_662231971/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_662231971/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__3_/Q (SDFFX1_HVT)
                                                     0.1532   1.0500            1.1283     2.4050 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_1__3_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0500   0.0000   0.0000     2.4050 f
  data arrival time                                                                        2.4050

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_7620954 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_662731976/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_662731976/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2244     2.3139
  data required time                                                                       2.3139
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3139
  data arrival time                                                                       -2.4050
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0911

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1143 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1724 

  slack (with derating applied) (VIOLATED)                                     -0.0911 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_7520953 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_662231971/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_662231971/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__3_/Q (SDFFX1_HVT)
                                                     0.1532   1.0500            1.1283     2.4050 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_1__3_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0500   0.0000   0.0000     2.4050 f
  data arrival time                                                                        2.4050

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_7420952 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_661731966/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_661731966/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2244     2.3139
  data required time                                                                       2.3139
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3139
  data arrival time                                                                       -2.4050
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0911

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1143 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1724 

  slack (with derating applied) (VIOLATED)                                     -0.0911 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_7820956 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_663731986/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_663731986/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__1_/Q (SDFFX1_HVT)
                                                     0.1532   1.0500            1.1283     2.4050 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_4__1_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0500   0.0000   0.0000     2.4050 f
  data arrival time                                                                        2.4050

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_7420952 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_661731966/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_661731966/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2244     2.3139
  data required time                                                                       2.3139
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3139
  data arrival time                                                                       -2.4050
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0911

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1143 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1724 

  slack (with derating applied) (VIOLATED)                                     -0.0911 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_7620954 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_662731976/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_662731976/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__2_/Q (SDFFX1_HVT)
                                                     0.1532   1.0500            1.1283     2.4050 f
  I_RISC_CORE/Stack_Mem[17] (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0500   0.0000   0.0000     2.4050 f
  data arrival time                                                                        2.4050

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_8120959 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_665232001/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_665232001/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2244     2.3139
  data required time                                                                       2.3139
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3139
  data arrival time                                                                       -2.4050
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0911

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1143 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1724 

  slack (with derating applied) (VIOLATED)                                     -0.0911 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_7620954 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_662731976/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_662731976/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__2_/Q (SDFFX1_HVT)
                                                     0.1532   1.0500            1.1283     2.4050 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_2__2_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0500   0.0000   0.0000     2.4050 f
  data arrival time                                                                        2.4050

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_7920957 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_664231991/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_664231991/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2244     2.3139
  data required time                                                                       2.3139
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3139
  data arrival time                                                                       -2.4050
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0911

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1143 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1724 

  slack (with derating applied) (VIOLATED)                                     -0.0911 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_7620954 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_662731976/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_662731976/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__0_/Q (SDFFX1_HVT)
                                                     0.1532   1.0500            1.1283     2.4050 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_2__0_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0500   0.0000   0.0000     2.4050 f
  data arrival time                                                                        2.4050

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_7520953 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_662231971/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_662231971/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2244     2.3139
  data required time                                                                       2.3139
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3139
  data arrival time                                                                       -2.4050
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0911

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1143 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1724 

  slack (with derating applied) (VIOLATED)                                     -0.0911 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_7520953 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_662231971/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_662231971/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__1_/Q (SDFFX1_HVT)
                                                     0.1532   1.0500            1.1283     2.4050 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_1__1_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_1_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0500   0.0000   0.0000     2.4050 f
  data arrival time                                                                        2.4050

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_8220960 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_665732006/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_665732006/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2244     2.3139
  data required time                                                                       2.3139
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3139
  data arrival time                                                                       -2.4050
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0911

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1143 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1724 

  slack (with derating applied) (VIOLATED)                                     -0.0911 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_8220960 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_665732006/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_665732006/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_3_/Q (SDFFX1_HVT)
                                                     0.1532   1.0500            1.1283     2.4050 f
  I_RISC_CORE/Return_Addr[3] (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0500   0.0000   0.0000     2.4050 f
  data arrival time                                                                        2.4050

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_7720955 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_663231981/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_663231981/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2244     2.3139
  data required time                                                                       2.3139
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3139
  data arrival time                                                                       -2.4050
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0911

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1143 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1724 

  slack (with derating applied) (VIOLATED)                                     -0.0911 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_7620954 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_662731976/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_662731976/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_/Q (SDFFX1_HVT)
                                                     0.1532   1.0500            1.1283     2.4050 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_2__1_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0500   0.0000   0.0000     2.4050 f
  data arrival time                                                                        2.4050

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_8020958 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_664731996/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_664731996/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2244     2.3139
  data required time                                                                       2.3139
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3139
  data arrival time                                                                       -2.4050
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0911

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1143 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1724 

  slack (with derating applied) (VIOLATED)                                     -0.0911 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_8220960 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_665732006/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_665732006/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_2_/Q (SDFFX1_HVT)
                                                     0.1530   1.0500            1.1280     2.4047 f
  I_RISC_CORE/Return_Addr[2] (net)
                               2   0.7972 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1530   1.0500   0.0000   0.0000     2.4047 f
  data arrival time                                                                        2.4047

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_8020958 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_664731996/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_664731996/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2243     2.3140
  data required time                                                                       2.3140
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3140
  data arrival time                                                                       -2.4047
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0907

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1143 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1724 

  slack (with derating applied) (VIOLATED)                                     -0.0907 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0070 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_8220960 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_665732006/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_665732006/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_2_/Q (SDFFX1_HVT)
                                                     0.1530   1.0500            1.1280     2.4047 f
  I_RISC_CORE/Return_Addr[6] (net)
                               2   0.7972 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1530   1.0500   0.0000   0.0000     2.4047 f
  data arrival time                                                                        2.4047

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_8120959 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_665232001/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_665232001/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2243     2.3140
  data required time                                                                       2.3140
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3140
  data arrival time                                                                       -2.4047
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0907

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1143 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1724 

  slack (with derating applied) (VIOLATED)                                     -0.0907 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0070 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_8220960 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_665732006/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_665732006/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_3_/Q (SDFFX1_HVT)
                                                     0.1530   1.0500            1.1280     2.4047 f
  I_RISC_CORE/Return_Addr[7] (net)
                               2   0.7972 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1530   1.0500   0.0000   0.0000     2.4047 f
  data arrival time                                                                        2.4047

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_7820956 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_663731986/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_663731986/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2243     2.3140
  data required time                                                                       2.3140
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3140
  data arrival time                                                                       -2.4047
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0907

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1143 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1724 

  slack (with derating applied) (VIOLATED)                                     -0.0907 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0070 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_7420952 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_661731966/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_661731966/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__1_/Q (SDFFX1_HVT)
                                                     0.1528   1.0500            1.1278     2.4045 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_0__1_ (net)
                               2   0.7918 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1528   1.0500   0.0000   0.0000     2.4045 f
  data arrival time                                                                        2.4045

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_7620954 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_662731976/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_662731976/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2242     2.3141
  data required time                                                                       2.3141
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3141
  data arrival time                                                                       -2.4045
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0904

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1143 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1724 

  slack (with derating applied) (VIOLATED)                                     -0.0904 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0067 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_7420952 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_661731966/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_661731966/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__2_/Q (SDFFX1_HVT)
                                                     0.1517   1.0500            1.1263     2.4030 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_0__2_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0500   0.0000   0.0000     2.4030 f
  data arrival time                                                                        2.4030

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_8120959 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_665232001/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_665232001/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2236     2.3148
  data required time                                                                       2.3148
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3148
  data arrival time                                                                       -2.4030
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0882

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1142 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1723 

  slack (with derating applied) (VIOLATED)                                     -0.0882 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0047 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_8120959 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_665232001/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_665232001/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__2_/Q (SDFFX1_HVT)
                                                     0.1517   1.0500            1.1263     2.4030 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_7__2_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0500   0.0000   0.0000     2.4030 f
  data arrival time                                                                        2.4030

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_7620954 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_662731976/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_662731976/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2236     2.3148
  data required time                                                                       2.3148
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3148
  data arrival time                                                                       -2.4030
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0882

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1142 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1723 

  slack (with derating applied) (VIOLATED)                                     -0.0882 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0047 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_8120959 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_665232001/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_665232001/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__3_/Q (SDFFX1_HVT)
                                                     0.1517   1.0500            1.1263     2.4030 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_7__3_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0500   0.0000   0.0000     2.4030 f
  data arrival time                                                                        2.4030

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_7620954 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_662731976/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_662731976/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2236     2.3148
  data required time                                                                       2.3148
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3148
  data arrival time                                                                       -2.4030
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0882

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1142 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1723 

  slack (with derating applied) (VIOLATED)                                     -0.0882 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0047 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_7420952 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_661731966/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_661731966/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__0_/Q (SDFFX1_HVT)
                                                     0.1517   1.0500            1.1263     2.4030 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_0__0_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0500   0.0000   0.0000     2.4030 f
  data arrival time                                                                        2.4030

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_7820956 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_663731986/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_663731986/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2236     2.3148
  data required time                                                                       2.3148
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3148
  data arrival time                                                                       -2.4030
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0882

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1142 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1723 

  slack (with derating applied) (VIOLATED)                                     -0.0882 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0047 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_8120959 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_665232001/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_665232001/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__0_/Q (SDFFX1_HVT)
                                                     0.1517   1.0500            1.1263     2.4030 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_7__0_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0500   0.0000   0.0000     2.4030 f
  data arrival time                                                                        2.4030

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_7420952 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_661731966/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_661731966/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2236     2.3148
  data required time                                                                       2.3148
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3148
  data arrival time                                                                       -2.4030
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0882

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1142 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1723 

  slack (with derating applied) (VIOLATED)                                     -0.0882 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0047 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_7420952 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_661731966/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_661731966/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__3_/Q (SDFFX1_HVT)
                                                     0.1517   1.0500            1.1263     2.4030 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_0__3_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0500   0.0000   0.0000     2.4030 f
  data arrival time                                                                        2.4030

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_8120959 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_665232001/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_665232001/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2236     2.3148
  data required time                                                                       2.3148
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3148
  data arrival time                                                                       -2.4030
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0882

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1142 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1723 

  slack (with derating applied) (VIOLATED)                                     -0.0882 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0047 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_7420952 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_661731966/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_661731966/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_/Q (SDFFX1_HVT)
                                                     0.1517   1.0500            1.1263     2.4030 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_0__2_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0500   0.0000   0.0000     2.4030 f
  data arrival time                                                                        2.4030

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_8020958 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_664731996/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_664731996/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2236     2.3148
  data required time                                                                       2.3148
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3148
  data arrival time                                                                       -2.4030
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0882

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1142 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1723 

  slack (with derating applied) (VIOLATED)                                     -0.0882 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0047 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_7420952 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_661731966/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_661731966/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__1_/Q (SDFFX1_HVT)
                                                     0.1517   1.0500            1.1263     2.4030 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_0__1_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0500   0.0000   0.0000     2.4030 f
  data arrival time                                                                        2.4030

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_7920957 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_664231991/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_664231991/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2236     2.3148
  data required time                                                                       2.3148
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3148
  data arrival time                                                                       -2.4030
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0882

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1142 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1723 

  slack (with derating applied) (VIOLATED)                                     -0.0882 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0047 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_8120959 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_665232001/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_665232001/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__1_/Q (SDFFX1_HVT)
                                                     0.1517   1.0500            1.1263     2.4030 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_7__1_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0500   0.0000   0.0000     2.4030 f
  data arrival time                                                                        2.4030

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_7820956 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_663731986/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_663731986/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2236     2.3148
  data required time                                                                       2.3148
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3148
  data arrival time                                                                       -2.4030
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0882

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1142 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1723 

  slack (with derating applied) (VIOLATED)                                     -0.0882 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0047 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_7420952 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_661731966/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_661731966/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_0__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_0__2_/Q (SDFFX1_HVT)
                                                     0.1517   1.0500            1.1263     2.4030 f
  I_RISC_CORE/Stack_Mem[23] (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0500   0.0000   0.0000     2.4030 f
  data arrival time                                                                        2.4030

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_7820956 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_663731986/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_663731986/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2236     2.3148
  data required time                                                                       2.3148
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3148
  data arrival time                                                                       -2.4030
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0882

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1142 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1723 

  slack (with derating applied) (VIOLATED)                                     -0.0882 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0047 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_7420952 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_661731966/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_661731966/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__3_/Q (SDFFX1_HVT)
                                                     0.1517   1.0500            1.1263     2.4030 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_0__3_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0500   0.0000   0.0000     2.4030 f
  data arrival time                                                                        2.4030

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_7820956 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_663731986/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_663731986/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2236     2.3148
  data required time                                                                       2.3148
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3148
  data arrival time                                                                       -2.4030
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0882

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1142 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1723 

  slack (with derating applied) (VIOLATED)                                     -0.0882 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0047 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_8120959 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_665232001/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_665232001/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__2_/Q (SDFFX1_HVT)
                                                     0.1517   1.0500            1.1263     2.4030 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_7__2_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0500   0.0000   0.0000     2.4030 f
  data arrival time                                                                        2.4030

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_8020958 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_664731996/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_664731996/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2236     2.3148
  data required time                                                                       2.3148
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3148
  data arrival time                                                                       -2.4030
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0882

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1142 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1723 

  slack (with derating applied) (VIOLATED)                                     -0.0882 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0047 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_8120959 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_665232001/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_665232001/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__2_/Q (SDFFX1_HVT)
                                                     0.1517   1.0500            1.1263     2.4030 f
  I_RISC_CORE/Stack_Mem[2] (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0500   0.0000   0.0000     2.4030 f
  data arrival time                                                                        2.4030

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_8020958 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_664731996/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_664731996/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2236     2.3148
  data required time                                                                       2.3148
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3148
  data arrival time                                                                       -2.4030
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0882

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1142 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1723 

  slack (with derating applied) (VIOLATED)                                     -0.0882 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0047 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_8120959 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_665232001/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_665232001/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__3_/Q (SDFFX1_HVT)
                                                     0.1517   1.0500            1.1263     2.4030 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_7__3_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0500   0.0000   0.0000     2.4030 f
  data arrival time                                                                        2.4030

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_7920957 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_664231991/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_664231991/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2236     2.3148
  data required time                                                                       2.3148
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3148
  data arrival time                                                                       -2.4030
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0882

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1142 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1723 

  slack (with derating applied) (VIOLATED)                                     -0.0882 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0047 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_7420952 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_661731966/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_661731966/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__0_/Q (SDFFX1_HVT)
                                                     0.1517   1.0500            1.1263     2.4030 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_0__0_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0500   0.0000   0.0000     2.4030 f
  data arrival time                                                                        2.4030

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_8020958 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_664731996/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_664731996/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2236     2.3148
  data required time                                                                       2.3148
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3148
  data arrival time                                                                       -2.4030
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0882

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1142 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1723 

  slack (with derating applied) (VIOLATED)                                     -0.0882 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0047 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_8120959 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_665232001/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_665232001/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__0_/Q (SDFFX1_HVT)
                                                     0.1517   1.0500            1.1263     2.4030 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_7__0_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0500   0.0000   0.0000     2.4030 f
  data arrival time                                                                        2.4030

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_7720955 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_663231981/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_663231981/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1320     3.6383
  clock uncertainty                                                            -0.1000     3.5383
  library setup time                                          1.0000           -1.2236     2.3148
  data required time                                                                       2.3148
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3148
  data arrival time                                                                       -2.4030
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0882

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1142 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1723 

  slack (with derating applied) (VIOLATED)                                     -0.0882 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0047 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     3.3581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     3.3581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/CLK (SDFFX2_LVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/Q (SDFFX2_LVT)
                                                     0.0789   1.0500            0.3981     4.0942 r
  I_RISC_CORE/Xecutng_Instrn[27] (net)
                               8   4.2435 
  Xecutng_Instrn_27__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.0789   1.0500   0.0000   0.0000     4.0942 r
  Xecutng_Instrn_27__UPF_LS/Y (LSDNSSX4_LVT)         0.0340   1.0500            0.0816     4.1758 r
  n352 (net)                   1   0.4213 
  U445/A4 (AO22X1_HVT)                      0.0000   0.0340   1.0500   0.0000   0.0000     4.1758 r
  U445/Y (AO22X1_HVT)                                0.1987   1.0500            0.4412     4.6170 r
  n325 (net)                   1   0.5817 
  U327/A (INVX0_RVT)                        0.0000   0.1987   1.0500   0.0000   0.0000     4.6170 r
  U327/Y (INVX0_RVT)                                 0.0850   1.0500            0.0974     4.7145 f
  n584 (net)                   1   0.3845 
  U448/A2 (NAND3X1_HVT)                     0.0000   0.0850   1.0500   0.0000   0.0000     4.7145 f
  U448/Y (NAND3X1_HVT)                               0.1633   1.0500            0.6037     5.3181 r
  n667 (net)                   1   1.6433 
  I_PCI_TOP/HFSBUF_169_117/A (NBUFFX16_HVT)
                                            0.0000   0.1633   1.0500   0.0000   0.0000     5.3181 r
  I_PCI_TOP/HFSBUF_169_117/Y (NBUFFX16_HVT)          0.1349   1.0500            0.3304     5.6486 r
  I_PCI_TOP/HFSNET_33 (net)    1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3/I1[3] (SRAM2RW32x4)
                                            0.0000   0.1349   1.0500   0.0000   0.0000     5.6486 r
  data arrival time                                                                        5.6486

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cts_buf_702232371/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cts_buf_702232371/Y (NBUFFX2_LVT)
                                                     0.0335   0.9500            0.0581     5.4364 r
  I_CLOCKING/occ_int1/ctsbuf_net_14021018 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701832367/A (NBUFFX16_LVT)
                                            0.0000   0.0335   0.9500   0.0000   0.0000     5.4364 r
  I_CLOCKING/occ_int1/cts_buf_701832367/Y (NBUFFX16_LVT)
                                                     0.0354   0.9500            0.0698     5.5062 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               2   2.2748 
  I_CLOCKING/occ_int1/cts_buf_701432363/A (NBUFFX16_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     5.5062 r
  I_CLOCKING/occ_int1/cts_buf_701432363/Y (NBUFFX16_LVT)
                                                     0.0375   0.9500            0.0727     5.5789 r
  I_CLOCKING/occ_int1/ctsbuf_net_13821016 (net)
                               4   4.1255 
  I_CLOCKING/occ_int1/cts_buf_700432353/A (NBUFFX8_LVT)
                                            0.0000   0.0375   0.9500   0.0000   0.0000     5.5789 r
  I_CLOCKING/occ_int1/cts_buf_700432353/Y (NBUFFX8_LVT)
                                                     0.0366   0.9500            0.0708     5.6498 r
  I_CLOCKING/occ_int1/ctsbuf_net_13621014 (net)
                              13   3.1722 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3/CE1 (SRAM2RW32x4)
                                            0.0000   0.0366   0.9500   0.0000   0.0000     5.6498 r
  clock reconvergence pessimism                                                 0.0014     5.6512
  clock uncertainty                                                            -0.1000     5.5512
  library setup time                                          1.0000            0.0093     5.5605
  data required time                                                                       5.5605
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.5605
  data arrival time                                                                       -5.6486
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0881

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0446 
  total derate : arrival time                                                  -0.1545 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1991 

  slack (with derating applied) (VIOLATED)                                     -0.0881 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.1110 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_7920957 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_664231991/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_664231991/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_/Q (SDFFX1_HVT)
                                                     0.1542   1.0500            1.1296     2.4062 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_5__2_ (net)
                               2   0.8354 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0500   0.0000   0.0000     2.4062 f
  data arrival time                                                                        2.4062

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1982     3.4243 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.4243 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0939     3.5182 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4296 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_/CLK (SDFFX1_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.5182 r
  clock reconvergence pessimism                                                 0.1320     3.6503
  clock uncertainty                                                            -0.1000     3.5503
  library setup time                                          1.0000           -1.2268     2.3235
  data required time                                                                       2.3235
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3235
  data arrival time                                                                       -2.4062
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0827

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0587 
  total derate : arrival time                                                  -0.1144 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1731 

  slack (with derating applied) (VIOLATED)                                     -0.0827 
  clock reconvergence pessimism (due to derating)                              -0.0888 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0016 



  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_668832037/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_8720965 (net)
                               1   0.9749 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_668832037/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_668832037/Y (NBUFFX4_LVT)
                                                     0.0780   1.0500            0.1182     1.2920 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  10.2185 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_4_/CLK (SDFFX1_HVT)
                                            0.0000   0.0780   1.0500   0.0000   0.0000     1.2920 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_4_/Q (SDFFX1_HVT)
                                                     0.1545   1.0500            1.1466     2.4385 f
  I_RISC_CORE/Op_Result[4] (net)
                               2   0.8441 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_1_/SI (SDFFX2_HVT)
                                            0.0000   0.1545   1.0500   0.0000   0.0000     2.4385 f
  data arrival time                                                                        2.4385

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_8720965 (net)
                               1   0.7344 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_668832037/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_668832037/Y (NBUFFX4_LVT)
                                                     0.0682   0.9500            0.1001     3.5172 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17   7.9945 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_1_/CLK (SDFFX2_HVT)
                                            0.0000   0.0682   0.9500   0.0000   0.0000     3.5172 r
  clock reconvergence pessimism                                                 0.1748     3.6920
  clock uncertainty                                                            -0.1000     3.5920
  library setup time                                          1.0000           -1.2358     2.3562
  data required time                                                                       2.3562
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3562
  data arrival time                                                                       -2.4385
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0824

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0587 
  total derate : arrival time                                                  -0.1159 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1746 

  slack (with derating applied) (VIOLATED)                                     -0.0824 
  clock reconvergence pessimism (due to derating)                              -0.1200 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0278 



  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_668832037/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_8720965 (net)
                               1   0.9749 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_668832037/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_668832037/Y (NBUFFX4_LVT)
                                                     0.0780   1.0500            0.1182     1.2920 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  10.2185 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_9_/CLK (SDFFX1_HVT)
                                            0.0000   0.0780   1.0500   0.0000   0.0000     1.2920 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_9_/Q (SDFFX1_HVT)
                                                     0.1675   1.0500            1.1615     2.4535 f
  I_RISC_CORE/Op_Result[9] (net)
                               3   1.2648 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_4_/SI (SDFFX1_HVT)
                                            0.0000   0.1675   1.0500   0.0000   0.0000     2.4535 f
  data arrival time                                                                        2.4535

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_8720965 (net)
                               1   0.7344 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_668832037/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_668832037/Y (NBUFFX4_LVT)
                                                     0.0682   0.9500            0.1001     3.5172 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17   7.9945 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_4_/CLK (SDFFX1_HVT)
                                            0.0000   0.0682   0.9500   0.0000   0.0000     3.5172 r
  clock reconvergence pessimism                                                 0.1748     3.6920
  clock uncertainty                                                            -0.1000     3.5920
  library setup time                                          1.0000           -1.2191     2.3728
  data required time                                                                       2.3728
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3728
  data arrival time                                                                       -2.4535
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0806

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0587 
  total derate : arrival time                                                  -0.1167 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1753 

  slack (with derating applied) (VIOLATED)                                     -0.0806 
  clock reconvergence pessimism (due to derating)                              -0.1200 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0253 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  cto_buf_33237/A (NBUFFX2_LVT)             0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  cto_buf_33237/Y (NBUFFX2_LVT)                      0.0286   1.0500            0.0633     3.3301 r
  cts11 (net)                  1   0.5663 
  cto_buf_33205/A (NBUFFX2_LVT)             0.0000   0.0286   1.0500   0.0000   0.0000     3.3301 r
  cto_buf_33205/Y (NBUFFX2_LVT)                      0.0424   1.0500            0.0682     3.3983 r
  cts6 (net)                   2   2.6290 
  I_RISC_CORE/cts_buf_693232281/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.3983 r
  I_RISC_CORE/cts_buf_693232281/Y (NBUFFX16_LVT)     0.0377   1.0500            0.0845     3.4829 r
  I_RISC_CORE/ctsbuf_net_12020998 (net)
                              15   4.2717 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0377   1.0500   0.0000   0.0000     3.4829 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[11] (SRAM2RW128x16)
                                                     0.0295   1.0500            0.0876     3.5704 r
  I_RISC_CORE/I_REG_FILE_data_out_A[11] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_132/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0500   0.0000   0.0000     3.5704 r
  I_RISC_CORE/sram_fixcell_132/Y (NBUFFX4_HVT)       0.1425   1.0500            0.2315     3.8020 r
  I_RISC_CORE/sram_fixnet_132 (net)
                               1   0.8843 
  I_RISC_CORE/U196/A0 (HADDX2_HVT)          0.0000   0.1425   1.0500   0.0000   0.0000     3.8020 r
  I_RISC_CORE/U196/SO (HADDX2_HVT)                   0.3209   1.0500            1.0419     4.8439 f
  I_RISC_CORE/RESULT_DATA[11] (net)
                               2   2.4520 
  RESULT_DATA_11__UPF_LS/A (LSDNSSX8_LVT)   0.0000   0.3209   1.0500   0.0000   0.0000     4.8439 f
  RESULT_DATA_11__UPF_LS/Y (LSDNSSX8_LVT)            0.0556   1.0500            0.2550     5.0988 f
  n397 (net)                   2   0.8935 
  U261/A2 (AO22X1_HVT)                      0.0000   0.0556   1.0500   0.0000   0.0000     5.0988 f
  U261/Y (AO22X1_HVT)                                0.1895   1.0500            0.5746     5.6735 f
  n750 (net)                   1   1.4066 
  I_SDRAM_TOP/ZINV_60_inst_54871/A (INVX2_LVT)
                                            0.0000   0.1895   1.0500   0.0000   0.0000     5.6735 f
  I_SDRAM_TOP/ZINV_60_inst_54871/Y (INVX2_LVT)       0.1078   1.0500            0.1444     5.8178 r
  I_SDRAM_TOP/ZINV_60_123 (net)
                               1   5.3348 
  I_SDRAM_TOP/ZINV_20_inst_54870/A (INVX8_LVT)
                                            0.0000   0.1078   1.0500   0.0000   0.0000     5.8178 r
  I_SDRAM_TOP/ZINV_20_inst_54870/Y (INVX8_LVT)       0.0383   1.0500            0.0108     5.8287 f
  I_SDRAM_TOP/ZINV_20_123 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[27] (SRAM2RW64x32)
                                            0.0000   0.0383   1.0500   0.0000   0.0000     5.8287 f
  data arrival time                                                                        5.8287

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cto_buf_33233/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cto_buf_33233/Y (NBUFFX2_LVT)
                                                     0.0270   0.9500            0.0532     5.4315 r
  I_CLOCKING/occ_int1/cts3 (net)
                               1   0.4178 
  I_CLOCKING/occ_int1/cto_buf_33193/A (NBUFFX2_LVT)
                                            0.0000   0.0270   0.9500   0.0000  -0.0000     5.4315 r
  I_CLOCKING/occ_int1/cto_buf_33193/Y (NBUFFX2_LVT)
                                                     0.0304   0.9500            0.0528     5.4842 r
  I_CLOCKING/occ_int1/cts1 (net)
                               1   0.9271 
  I_CLOCKING/occ_int1/cto_buf_33112/A (NBUFFX8_LVT)
                                            0.0000   0.0304   0.9500   0.0000   0.0000     5.4842 r
  I_CLOCKING/occ_int1/cto_buf_33112/Y (NBUFFX8_LVT)
                                                     0.0327   0.9500            0.0639     5.5481 r
  I_CLOCKING/occ_int1/cts0 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701332362/A (NBUFFX16_LVT)
                                            0.0000   0.0327   0.9500   0.0000   0.0000     5.5481 r
  I_CLOCKING/occ_int1/cts_buf_701332362/Y (NBUFFX16_LVT)
                                                     0.0364   0.9500            0.0703     5.6185 r
  I_CLOCKING/occ_int1/ctsbuf_net_13721015 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_700032349/A (NBUFFX8_LVT)
                                            0.0000   0.0364   0.9500   0.0000   0.0000     5.6185 r
  I_CLOCKING/occ_int1/cts_buf_700032349/Y (NBUFFX8_LVT)
                                                     0.0505   0.9500            0.0806     5.6991 r
  I_CLOCKING/occ_int1/p_abuf23 (net)
                              22   9.8971 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0505   0.9500   0.0000   0.0000     5.6991 r
  clock reconvergence pessimism                                                 0.0014     5.7005
  clock uncertainty                                                            -0.1000     5.6005
  library setup time                                          1.0000            0.1534     5.7539
  data required time                                                                       5.7539
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7539
  data arrival time                                                                       -5.8287
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0747

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0472 
  total derate : arrival time                                                  -0.1631 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2103 

  slack (with derating applied) (VIOLATED)                                     -0.0747 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.1356 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_26_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     3.3581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     3.3581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_26_/CLK (SDFFX2_RVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_26_/Q (SDFFX2_RVT)
                                                     0.0943   1.0500            0.5397     4.2358 f
  I_RISC_CORE/Xecutng_Instrn[26] (net)
                               8   3.9614 
  Xecutng_Instrn_26__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.0943   1.0500   0.0000   0.0000     4.2358 f
  Xecutng_Instrn_26__UPF_LS/Y (LSDNSSX4_LVT)         0.0371   1.0500            0.1370     4.3728 f
  n353 (net)                   1   0.4763 
  U293/A4 (AOI22X2_RVT)                     0.0000   0.0371   1.0500   0.0000   0.0000     4.3728 f
  U293/Y (AOI22X2_RVT)                               0.0666   1.0500            0.2737     4.6465 r
  n612 (net)                   1   0.4035 
  U442/A2 (NAND3X1_HVT)                     0.0000   0.0666   1.0500   0.0000   0.0000     4.6465 r
  U442/Y (NAND3X1_HVT)                               0.1669   1.0500            0.7544     5.4009 f
  n666 (net)                   1   1.5798 
  I_PCI_TOP/HFSBUF_102_115/A (NBUFFX16_HVT)
                                            0.0000   0.1669   1.0500   0.0000   0.0000     5.4009 f
  I_PCI_TOP/HFSBUF_102_115/Y (NBUFFX16_HVT)          0.1225   1.0500            0.3208     5.7218 f
  I_PCI_TOP/HFSNET_31 (net)    1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3/I1[2] (SRAM2RW32x4)
                                            0.0000   0.1225   1.0500   0.0000   0.0000     5.7218 f
  data arrival time                                                                        5.7218

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cts_buf_702232371/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cts_buf_702232371/Y (NBUFFX2_LVT)
                                                     0.0335   0.9500            0.0581     5.4364 r
  I_CLOCKING/occ_int1/ctsbuf_net_14021018 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701832367/A (NBUFFX16_LVT)
                                            0.0000   0.0335   0.9500   0.0000   0.0000     5.4364 r
  I_CLOCKING/occ_int1/cts_buf_701832367/Y (NBUFFX16_LVT)
                                                     0.0354   0.9500            0.0698     5.5062 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               2   2.2748 
  I_CLOCKING/occ_int1/cts_buf_701432363/A (NBUFFX16_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     5.5062 r
  I_CLOCKING/occ_int1/cts_buf_701432363/Y (NBUFFX16_LVT)
                                                     0.0375   0.9500            0.0727     5.5789 r
  I_CLOCKING/occ_int1/ctsbuf_net_13821016 (net)
                               4   4.1255 
  I_CLOCKING/occ_int1/cts_buf_700432353/A (NBUFFX8_LVT)
                                            0.0000   0.0375   0.9500   0.0000   0.0000     5.5789 r
  I_CLOCKING/occ_int1/cts_buf_700432353/Y (NBUFFX8_LVT)
                                                     0.0366   0.9500            0.0708     5.6498 r
  I_CLOCKING/occ_int1/ctsbuf_net_13621014 (net)
                              13   3.1722 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3/CE1 (SRAM2RW32x4)
                                            0.0000   0.0366   0.9500   0.0000   0.0000     5.6498 r
  clock reconvergence pessimism                                                 0.0014     5.6512
  clock uncertainty                                                            -0.1000     5.5512
  library setup time                                          1.0000            0.1078     5.6590
  data required time                                                                       5.6590
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6590
  data arrival time                                                                       -5.7218
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0628

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0446 
  total derate : arrival time                                                  -0.1580 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.2026 

  slack (with derating applied) (VIOLATED)                                     -0.0628 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.1398 



  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_668832037/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_8720965 (net)
                               1   0.9749 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_668832037/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_668832037/Y (NBUFFX4_LVT)
                                                     0.0780   1.0500            0.1182     1.2920 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  10.2185 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_5_/CLK (SDFFX1_HVT)
                                            0.0000   0.0780   1.0500   0.0000   0.0000     1.2920 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_5_/Q (SDFFX1_HVT)
                                                     0.1545   1.0500            1.1466     2.4385 f
  I_RISC_CORE/Op_Result[5] (net)
                               2   0.8440 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_3_/SI (SDFFX1_HVT)
                                            0.0000   0.1545   1.0500   0.0000   0.0000     2.4385 f
  data arrival time                                                                        2.4385

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_8720965 (net)
                               1   0.7344 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_668832037/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_668832037/Y (NBUFFX4_LVT)
                                                     0.0682   0.9500            0.1001     3.5172 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17   7.9945 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0682   0.9500   0.0000   0.0000     3.5172 r
  clock reconvergence pessimism                                                 0.1748     3.6920
  clock uncertainty                                                            -0.1000     3.5920
  library setup time                                          1.0000           -1.2123     2.3797
  data required time                                                                       2.3797
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3797
  data arrival time                                                                       -2.4385
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0589

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0587 
  total derate : arrival time                                                  -0.1159 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1746 

  slack (with derating applied) (VIOLATED)                                     -0.0589 
  clock reconvergence pessimism (due to derating)                              -0.1200 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0043 



  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_668832037/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_8720965 (net)
                               1   0.9749 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_668832037/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_668832037/Y (NBUFFX4_LVT)
                                                     0.0780   1.0500            0.1182     1.2920 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  10.2185 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_12_/CLK (SDFFX1_HVT)
                                            0.0000   0.0780   1.0500   0.0000   0.0000     1.2920 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_12_/Q (SDFFX1_HVT)
                                                     0.1540   1.0500            1.1459     2.4379 f
  I_RISC_CORE/Op_Result[12] (net)
                               2   0.8271 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_8_/SI (SDFFX1_HVT)
                                            0.0000   0.1540   1.0500   0.0000   0.0000     2.4379 f
  data arrival time                                                                        2.4379

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_8720965 (net)
                               1   0.7344 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_668832037/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_668832037/Y (NBUFFX4_LVT)
                                                     0.0682   0.9500            0.1001     3.5172 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17   7.9945 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_8_/CLK (SDFFX1_HVT)
                                            0.0000   0.0682   0.9500   0.0000   0.0000     3.5172 r
  clock reconvergence pessimism                                                 0.1748     3.6920
  clock uncertainty                                                            -0.1000     3.5920
  library setup time                                          1.0000           -1.2120     2.3800
  data required time                                                                       2.3800
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3800
  data arrival time                                                                       -2.4379
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0579

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0587 
  total derate : arrival time                                                  -0.1159 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1746 

  slack (with derating applied) (VIOLATED)                                     -0.0579 
  clock reconvergence pessimism (due to derating)                              -0.1200 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0033 



  Startpoint: I_RISC_CORE/R_33
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_668832037/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_8720965 (net)
                               1   0.9749 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_668832037/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_668832037/Y (NBUFFX4_LVT)
                                                     0.0780   1.0500            0.1182     1.2920 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  10.2185 
  I_RISC_CORE/R_33/CLK (SDFFX1_HVT)         0.0000   0.0780   1.0500   0.0000   0.0000     1.2920 r
  I_RISC_CORE/R_33/Q (SDFFX1_HVT)                    0.1528   1.0500            1.1444     2.4364 f
  I_RISC_CORE/n51 (net)        2   0.7901 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_2_/SI (SDFFX1_HVT)
                                            0.0000   0.1528   1.0500   0.0000   0.0000     2.4364 f
  data arrival time                                                                        2.4364

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_8720965 (net)
                               1   0.7344 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_668832037/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_668832037/Y (NBUFFX4_LVT)
                                                     0.0682   0.9500            0.1001     3.5172 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17   7.9945 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0682   0.9500   0.0000   0.0000     3.5172 r
  clock reconvergence pessimism                                                 0.1748     3.6920
  clock uncertainty                                                            -0.1000     3.5920
  library setup time                                          1.0000           -1.2114     2.3806
  data required time                                                                       2.3806
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3806
  data arrival time                                                                       -2.4364
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0558

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0587 
  total derate : arrival time                                                  -0.1158 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1745 

  slack (with derating applied) (VIOLATED)                                     -0.0558 
  clock reconvergence pessimism (due to derating)                              -0.1200 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0013 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_664731996/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_8020958 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_664731996/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_664731996/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__0_/Q (SDFFX1_HVT)
                                                     0.1542   1.0500            1.1296     2.4062 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_6__0_ (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0500   0.0000   0.0000     2.4062 f
  data arrival time                                                                        2.4062

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_8020958 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_664731996/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_664731996/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1704     3.6767
  clock uncertainty                                                            -0.1000     3.5767
  library setup time                                          1.0000           -1.2249     2.3517
  data required time                                                                       2.3517
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3517
  data arrival time                                                                       -2.4062
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0545

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1144 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1725 

  slack (with derating applied) (VIOLATED)                                     -0.0545 
  clock reconvergence pessimism (due to derating)                              -0.1187 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0007 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_665732006/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_8220960 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_665732006/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_665732006/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_1_/Q (SDFFX1_HVT)
                                                     0.1539   1.0500            1.1292     2.4059 f
  I_RISC_CORE/Return_Addr[5] (net)
                               2   0.8271 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_0_/SI (SDFFX1_HVT)
                                            0.0000   0.1539   1.0500   0.0000   0.0000     2.4059 f
  data arrival time                                                                        2.4059

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_8220960 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_665732006/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_665732006/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1704     3.6767
  clock uncertainty                                                            -0.1000     3.5767
  library setup time                                          1.0000           -1.2248     2.3519
  data required time                                                                       2.3519
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3519
  data arrival time                                                                       -2.4059
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0540

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1144 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1725 

  slack (with derating applied) (VIOLATED)                                     -0.0540 
  clock reconvergence pessimism (due to derating)                              -0.1187 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0003 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_662231971/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_7520953 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_662231971/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_662231971/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__0_/Q (SDFFX1_HVT)
                                                     0.1532   1.0500            1.1283     2.4050 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_1__0_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0500   0.0000   0.0000     2.4050 f
  data arrival time                                                                        2.4050

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_7520953 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_662231971/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_662231971/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1704     3.6767
  clock uncertainty                                                            -0.1000     3.5767
  library setup time                                          1.0000           -1.2244     2.3523
  data required time                                                                       2.3523
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3523
  data arrival time                                                                       -2.4050
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0527

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1143 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1724 

  slack (with derating applied) (VIOLATED)                                     -0.0527 
  clock reconvergence pessimism (due to derating)                              -0.1187 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0010 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_665732006/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_8220960 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_665732006/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_665732006/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_0_/Q (SDFFX1_HVT)
                                                     0.1530   1.0500            1.1280     2.4047 f
  I_RISC_CORE/Return_Addr[4] (net)
                               2   0.7972 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_2_/SI (SDFFX1_HVT)
                                            0.0000   0.1530   1.0500   0.0000   0.0000     2.4047 f
  data arrival time                                                                        2.4047

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_8220960 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_665732006/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_665732006/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1704     3.6767
  clock uncertainty                                                            -0.1000     3.5767
  library setup time                                          1.0000           -1.2243     2.3524
  data required time                                                                       2.3524
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3524
  data arrival time                                                                       -2.4047
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0523

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1143 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1724 

  slack (with derating applied) (VIOLATED)                                     -0.0523 
  clock reconvergence pessimism (due to derating)                              -0.1187 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0014 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_665232001/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0500            0.2156     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_8120959 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_665232001/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0500   0.0000   0.0000     1.1737 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_665232001/Y (NBUFFX4_LVT)
                                                     0.0559   1.0500            0.1029     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0500   0.0000   0.0000     1.2767 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__1_/Q (SDFFX1_HVT)
                                                     0.1517   1.0500            1.1263     2.4030 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_7__1_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0500   0.0000   0.0000     2.4030 f
  data arrival time                                                                        2.4030

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1910     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_8120959 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_665232001/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4171 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_665232001/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.5063 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.5063 r
  clock reconvergence pessimism                                                 0.1704     3.6767
  clock uncertainty                                                            -0.1000     3.5767
  library setup time                                          1.0000           -1.2236     2.3531
  data required time                                                                       2.3531
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3531
  data arrival time                                                                       -2.4030
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0499

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0581 
  total derate : arrival time                                                  -0.1142 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1723 

  slack (with derating applied) (VIOLATED)                                     -0.0499 
  clock reconvergence pessimism (due to derating)                              -0.1187 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0037 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0269                     0.0038     0.0038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     0.0038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     0.0757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     0.0757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     0.1359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     0.1359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     0.1927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     0.1927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     0.2535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     0.2535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     0.3140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     0.3140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     0.3738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     0.3738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     0.5529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000   0.0000     0.5529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     0.6157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     0.6157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     0.7164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     0.7164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     0.7972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     0.7972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     0.8668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     0.8668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     0.9581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     0.9581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     1.1852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/CLK (SDFFX2_HVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     1.2961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/QN (SDFFX2_HVT)
                                                     0.4131   1.0500            0.9640     2.2602 f
  I_RISC_CORE/n282 (net)       1   5.2803 
  I_RISC_CORE/HFSINV_252_1793/A (INVX8_LVT)
                                            0.0000   0.4131   1.0500   0.0000   0.0000     2.2602 f
  I_RISC_CORE/HFSINV_252_1793/Y (INVX8_LVT)          0.1513   1.0500            0.1350     2.3952 r
  I_RISC_CORE/Xecutng_Instrn[18] (net)
                               8   2.0078 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_/SI (SDFFX2_HVT)
                                            0.0000   0.1513   1.0500   0.0000   0.0000     2.3952 r
  data arrival time                                                                        2.3952

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0244                     0.0024     2.4024 r
  sys_2x_clk (net)             2   1.0024 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0244   0.9500   0.0000   0.0000     2.4024 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0350   0.9500            0.0632     2.4656 r
  cts2 (net)                   1   0.4168 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0350   0.9500   0.0000   0.0000     2.4656 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0271   0.9500            0.0534     2.5190 r
  cts3 (net)                   1   0.4168 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0271   0.9500   0.0000   0.0000     2.5190 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0268   0.9500            0.0500     2.5690 r
  cts4 (net)                   1   0.4168 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0268   0.9500   0.0000   0.0000     2.5690 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0303   0.9500            0.0526     2.6216 r
  cts1 (net)                   2   0.9133 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0303   0.9500   0.0000   0.0000     2.6216 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0285   0.9500            0.0528     2.6744 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0285   0.9500   0.0000   0.0000     2.6744 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0290   0.9500            0.0524     2.7268 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0290   0.9500   0.0000   0.0000     2.7268 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0404   0.9500            0.1600     2.8868 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.6563 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0404   0.9500   0.0000   0.0000     2.8868 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0272   0.9500            0.0554     2.9421 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0272   0.9500   0.0000   0.0000     2.9421 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0330   0.9500            0.0853     3.0275 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   0.9271 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0330   0.9500   0.0000   0.0000     3.0275 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0307   0.9500            0.0634     3.0908 r
  occ_int2/clk[0] (net)        1   0.4168 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0307   0.9500   0.0000   0.0000     3.0908 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0363   0.9500            0.0586     3.1494 r
  ctsbuf_net_12621004 (net)    2   1.7654 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0363   0.9500   0.0000   0.0000     3.1494 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0413   0.9500            0.0766     3.2261 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16   7.8997 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0413   0.9500   0.0000  -0.0000     3.2261 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1982     3.4243 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.4243 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0939     3.5182 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4296 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_/CLK (SDFFX2_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.5182 r
  clock reconvergence pessimism                                                 0.1779     3.6961
  clock uncertainty                                                            -0.1000     3.5961
  library setup time                                          1.0000           -1.2407     2.3554
  data required time                                                                       2.3554
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3554
  data arrival time                                                                       -2.3952
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0398

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0587 
  total derate : arrival time                                                  -0.1139 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1726 

  slack (with derating applied) (VIOLATED)                                     -0.0398 
  clock reconvergence pessimism (due to derating)                              -0.1203 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0126 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_4
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0269                     0.0038     2.4038 r
  sys_2x_clk (net)             2   1.4496 
  cts_dlydt_32443/A (NBUFFX4_LVT)           0.0000   0.0269   1.0500   0.0000   0.0000     2.4038 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                    0.0357   1.0500            0.0719     2.4757 r
  cts2 (net)                   1   0.5663 
  cto_buf_33108/A (NBUFFX2_LVT)             0.0000   0.0357   1.0500   0.0000   0.0000     2.4757 r
  cto_buf_33108/Y (NBUFFX2_LVT)                      0.0281   1.0500            0.0603     2.5359 r
  cts3 (net)                   1   0.5663 
  cto_buf_33105/A (NBUFFX2_LVT)             0.0000   0.0281   1.0500   0.0000   0.0000     2.5359 r
  cto_buf_33105/Y (NBUFFX2_LVT)                      0.0279   1.0500            0.0567     2.5927 r
  cts4 (net)                   1   0.5663 
  cts_dlydt_32442/A (NBUFFX2_LVT)           0.0000   0.0279   1.0500   0.0000   0.0000     2.5927 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                    0.0330   1.0500            0.0609     2.6535 r
  cts1 (net)                   2   1.3032 
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/A (NBUFFX2_LVT)
                                            0.0000   0.0330   1.0500   0.0000   0.0000     2.6535 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                     0.0296   1.0500            0.0605     2.7140 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/A (NBUFFX2_LVT)
                                            0.0000   0.0296   1.0500   0.0000   0.0000     2.7140 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                     0.0305   1.0500            0.0597     2.7738 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0305   1.0500   0.0000   0.0000     2.7738 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0417   1.0500            0.1791     2.9529 r
  occ_int2/fast_clk_0_clkgt/ctsbuf_net_14221020 (net)
                               1   0.8057 
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A (NBUFFX2_LVT)
                                            0.0000   0.0417   1.0500   0.0000  -0.0000     2.9529 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                     0.0283   1.0500            0.0628     3.0157 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0283   1.0500   0.0000   0.0000     3.0157 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0510   1.0500            0.1007     3.1164 r
  occ_int2/ctsbuf_net_12721005 (net)
                               1   1.4217 
  occ_int2/cts_buf_696032309/A (NBUFFX8_LVT)
                                            0.0000   0.0510   1.0500   0.0000   0.0000     3.1164 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)         0.0314   1.0500            0.0808     3.1972 r
  occ_int2/clk[0] (net)        1   0.5663 
  cts_buf_695632305/A (NBUFFX2_LVT)         0.0000   0.0314   1.0500   0.0000   0.0000     3.1972 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                  0.0424   1.0500            0.0696     3.2668 r
  ctsbuf_net_12621004 (net)    2   2.6290 
  I_RISC_CORE/cts_buf_694432293/A (NBUFFX16_LVT)
                                            0.0000   0.0424   1.0500   0.0000   0.0000     3.2668 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)     0.0448   1.0500            0.0914     3.3581 r
  I_RISC_CORE/ctsbuf_net_12321001 (net)
                              16  11.3420 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0500   0.0000   0.0000     3.3581 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0500            0.2270     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_8420962 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0500   0.0000   0.0000     3.5852 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                     0.0538   1.0500            0.1109     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  19.9704 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/CLK (SDFFX1_RVT)
                                            0.0000   0.0538   1.0500   0.0000   0.0000     3.6961 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/Q (SDFFX1_RVT)
                                                     0.0766   1.0500            0.4763     4.1724 f
  I_RISC_CORE/Xecutng_Instrn[30] (net)
                               4   1.7826 
  Xecutng_Instrn_30__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.0766   1.0500   0.0000   0.0000     4.1724 f
  Xecutng_Instrn_30__UPF_LS/Y (LSDNSSX4_LVT)         0.0367   1.0500            0.1229     4.2954 f
  n349 (net)                   1   0.4740 
  U421/A4 (AO22X2_RVT)                      0.0000   0.0367   1.0500   0.0000   0.0000     4.2954 f
  U421/Y (AO22X2_RVT)                                0.1168   1.0500            0.2231     4.5185 f
  n305 (net)                   1   0.7595 
  U351/A (INVX1_LVT)                        0.0000   0.1168   1.0500   0.0000   0.0000     4.5185 f
  U351/Y (INVX1_LVT)                                 0.0576   1.0500            0.0761     4.5946 r
  n588 (net)                   1   0.4035 
  U424/A2 (NAND3X1_HVT)                     0.0000   0.0576   1.0500   0.0000   0.0000     4.5946 r
  U424/Y (NAND3X1_HVT)                               0.1668   1.0500            0.7486     5.3432 f
  n663 (net)                   1   1.5798 
  I_PCI_TOP/HFSBUF_57_118/A (NBUFFX16_HVT)
                                            0.0000   0.1668   1.0500   0.0000   0.0000     5.3432 f
  I_PCI_TOP/HFSBUF_57_118/Y (NBUFFX16_HVT)           0.1225   1.0500            0.3208     5.6640 f
  I_PCI_TOP/HFSNET_34 (net)    1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_4/I1[2] (SRAM2RW32x4)
                                            0.0000   0.1225   1.0500   0.0000   0.0000     5.6640 f
  data arrival time                                                                        5.6640

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0244                     0.0024     4.8024 r
  sys_2x_clk (net)             2   1.0024 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_LVT)
                                            0.0000   0.0244   0.9500   0.0000   0.0000     4.8024 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT) (gclock source)
                                                     0.0469   0.9500            0.2441     5.0465 r
  I_CLOCKING/n17 (net)         2   0.9851 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0000     5.0465 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1667     5.2132 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.2132 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0387   0.9500            0.0935     5.3068 r
  I_CLOCKING/occ_int1/clk (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_702632375/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     5.3068 r
  I_CLOCKING/occ_int1/cts_buf_702632375/Y (NBUFFX16_LVT)
                                                     0.0344   0.9500            0.0715     5.3783 r
  I_CLOCKING/occ_int1/p_abuf30 (net)
                               3   1.3250 
  I_CLOCKING/occ_int1/cts_buf_702232371/A (NBUFFX2_LVT)
                                            0.0000   0.0344   0.9500   0.0000   0.0000     5.3783 r
  I_CLOCKING/occ_int1/cts_buf_702232371/Y (NBUFFX2_LVT)
                                                     0.0335   0.9500            0.0581     5.4364 r
  I_CLOCKING/occ_int1/ctsbuf_net_14021018 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_701832367/A (NBUFFX16_LVT)
                                            0.0000   0.0335   0.9500   0.0000   0.0000     5.4364 r
  I_CLOCKING/occ_int1/cts_buf_701832367/Y (NBUFFX16_LVT)
                                                     0.0354   0.9500            0.0698     5.5062 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               2   2.2748 
  I_CLOCKING/occ_int1/cts_buf_701432363/A (NBUFFX16_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     5.5062 r
  I_CLOCKING/occ_int1/cts_buf_701432363/Y (NBUFFX16_LVT)
                                                     0.0375   0.9500            0.0727     5.5789 r
  I_CLOCKING/occ_int1/ctsbuf_net_13821016 (net)
                               4   4.1255 
  I_CLOCKING/occ_int1/cts_buf_700432353/A (NBUFFX8_LVT)
                                            0.0000   0.0375   0.9500   0.0000   0.0000     5.5789 r
  I_CLOCKING/occ_int1/cts_buf_700432353/Y (NBUFFX8_LVT)
                                                     0.0366   0.9500            0.0708     5.6498 r
  I_CLOCKING/occ_int1/ctsbuf_net_13621014 (net)
                              13   3.1722 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_4/CE1 (SRAM2RW32x4)
                                            0.0000   0.0366   0.9500   0.0000   0.0000     5.6498 r
  clock reconvergence pessimism                                                 0.0014     5.6512
  clock uncertainty                                                            -0.1000     5.5512
  library setup time                                          1.0000            0.1078     5.6590
  data required time                                                                       5.6590
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6590
  data arrival time                                                                       -5.6640
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0049

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0446 
  total derate : arrival time                                                  -0.1552 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.1998 

  slack (with derating applied) (VIOLATED)                                     -0.0049 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.1949 



1
