{"files":[{"patch":"@@ -55,6 +55,6 @@\n-           \"test_andc\", \"test_andv\", \"test_anda\", \"test_orc\", \"test_orv\",\n-           \"test_ora\", \"test_xorc\", \"test_xorv\", \"test_xora\", \"test_sllc\",\n-           \"test_sllc_n\", \"test_sllc_o\", \"test_sllc_on\", \"test_sllv\",\n-           \"test_srlc\", \"test_srlc_n\", \"test_srlc_o\", \"test_srlc_on\",\n-           \"test_srlv\", \"test_srac\", \"test_srac_n\", \"test_srac_o\",\n-           \"test_srac_on\", \"test_srav\"\n+           \"test_divc\", \"test_divc_n\", \"test_andc\", \"test_andv\", \"test_anda\",\n+           \"test_orc\", \"test_orv\", \"test_ora\", \"test_xorc\", \"test_xorv\",\n+           \"test_xora\", \"test_sllc\", \"test_sllc_n\", \"test_sllc_o\",\n+           \"test_sllc_on\", \"test_sllv\", \"test_srlc\", \"test_srlc_n\",\n+           \"test_srlc_o\", \"test_srlc_on\", \"test_srlv\", \"test_srac\",\n+           \"test_srac_n\", \"test_srac_o\", \"test_srac_on\", \"test_srav\"\n@@ -510,2 +510,5 @@\n-    \/\/ Not vectorized: no vector div. Might vectorize after JDK-8282365\n-    \/\/ (transform div to mul\/add\/shift).\n+    @Test\n+    @IR(counts = { IRNode.ADD_VI,    \"> 0\",\n+                   IRNode.RSHIFT_VI, \"> 0\",\n+                   IRNode.SUB_VI,    \"> 0\" },\n+        applyIfCPUFeatureOr = {\"sse2\", \"true\", \"asimd\", \"true\"})\n@@ -518,2 +521,5 @@\n-    \/\/ Not vectorized: no vector div. Might vectorize after JDK-8282365\n-    \/\/ (transform div to mul\/add\/shift).\n+    @Test\n+    @IR(counts = { IRNode.ADD_VI,    \"> 0\",\n+                   IRNode.RSHIFT_VI, \"> 0\",\n+                   IRNode.SUB_VI,    \"> 0\" },\n+        applyIfCPUFeatureOr = {\"sse2\", \"true\", \"asimd\", \"true\"})\n","filename":"test\/hotspot\/jtreg\/compiler\/c2\/cr7200264\/TestIntVect.java","additions":16,"deletions":10,"binary":false,"changes":26,"status":"modified"}]}