module MEM_WB(output reg out_Reg_Write_ctrl,
				 output reg [31:0]	reg_Write_Data,
				 output reg [4:0]		out_Reg_Write_Address,
								
				input in_Reg_Write_ctrl, in_Mem_Or_Reg, in_Byte_word,clk, //control signals
				input [31:0]		in_ALU_Result,
				input [31:0]		in_Mem_Data,  //from memeory
				input [4:0]		in_Reg_Write_Address
						
				 );
				 
				 reg [31:0] Write_Data;
				
		always @(negedge clk)	begin
				out_Reg_Write_ctrl = in_Reg_Write_ctrl;
				out_Reg_Write_Address = in_Reg_Write_Address;
				
				if(in_Byte_word) begin
					 Write_Data = in_Mem_Data & 8'h000000ff;
					end
				else begin
					 Write_Data = in_Mem_Data;
				end
				
				if(in_Mem_Or_Reg)
					reg_Write_Data = in_ALU_Result;
				
				else 
					reg_Write_Data = Write_Data;
						
				
		end
		
		
				 
				 
endmodule