
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version R-2020.09-SP5 for linux64 - Apr 23, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
# Setting environment
sh mkdir -p Netlist
sh mkdir -p Report
set company {NTUGIEE}
NTUGIEE
set designer {Student}
Student
set search_path      ". /home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db  ../sram_256x8 ../sram_512x8 ../sram_4096x8 $search_path ../ ./"
. /home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db  ../sram_256x8 ../sram_512x8 ../sram_4096x8 . /usr/cad/synopsys/synthesis/cur/libraries/syn /usr/cad/synopsys/synthesis/cur/dw/syn_ver /usr/cad/synopsys/synthesis/cur/dw/sim_ver ../ ./
set target_library   "slow.db                                       sram_256x8_slow_syn.db                        sram_512x8_slow_syn.db                        sram_4096x8_slow_syn.db                      "
slow.db                                       sram_256x8_slow_syn.db                        sram_512x8_slow_syn.db                        sram_4096x8_slow_syn.db                      
set link_library     "* $target_library dw_foundation.sldb"
* slow.db                                       sram_256x8_slow_syn.db                        sram_512x8_slow_syn.db                        sram_4096x8_slow_syn.db                       dw_foundation.sldb
set symbol_library   "tsmc13.sdb generic.sdb"
tsmc13.sdb generic.sdb
set synthetic_library "dw_foundation.sldb"
dw_foundation.sldb
set default_schematic_options {-size infinite}
-size infinite
# Import Design
set DESIGN "ipdc"
ipdc
set hdlin_translate_off_skip_text "TRUE"
Information: Variable 'hdlin_translate_off_skip_text' is obsolete and is being ignored. (INFO-100)
TRUE
set edifout_netlist_only "TRUE"
TRUE
set verilogout_no_tri true
true
set hdlin_enable_presto_for_vhdl "TRUE"
Information: Variable 'hdlin_enable_presto_for_vhdl' is obsolete and is being ignored. (INFO-100)
Information: Variable 'hdlin_enable_presto_for_vhdl' is obsolete and is being ignored. (INFO-100)
TRUE
set sh_enable_line_editing true
true
set sh_line_editing_mode emacs
emacs
history keep 100
100
alias h history
read_file -format verilog  "../01_RTL/$DESIGN.v"
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/slow.db'
Loading db file '/home/raid7_1/userd/d10013/CVSD/hw3/1101_hw3/sram_256x8/sram_256x8_slow_syn.db'
Loading db file '/home/raid7_1/userd/d10013/CVSD/hw3/1101_hw3/sram_512x8/sram_512x8_slow_syn.db'
Loading db file '/home/raid7_1/userd/d10013/CVSD/hw3/1101_hw3/sram_4096x8/sram_4096x8_slow_syn.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
  Loading link library 'slow'
  Loading link library 'sram_256x8'
  Loading link library 'sram_512x8'
  Loading link library 'sram_4096x8'
  Loading link library 'gtech'
Loading verilog file '/home/raid7_1/userd/d10013/CVSD/hw3/1101_hw3/01_RTL/ipdc.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/raid7_1/userd/d10013/CVSD/hw3/1101_hw3/01_RTL/ipdc.v

Statistics for case statements in always block at line 113 in file
	'/home/raid7_1/userd/d10013/CVSD/hw3/1101_hw3/01_RTL/ipdc.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           131            |     no/auto      |
|           158            |     no/auto      |
|           228            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ipdc line 578 in file
		'/home/raid7_1/userd/d10013/CVSD/hw3/1101_hw3/01_RTL/ipdc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      cur_A_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    cur_state_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|   sram_i_A_r_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|  sram_i_CEN_r_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  sram_i_WEN_r_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  o_op_ready_r_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  o_in_ready_r_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  o_out_valid_r_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    step_size_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    step_size_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     origin_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   count_load_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    count_out_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/raid7_1/userd/d10013/CVSD/hw3/1101_hw3/01_RTL/ipdc.db:ipdc'
Loaded 1 design.
Current design is 'ipdc'.
ipdc
current_design [get_designs $DESIGN]
Current design is 'ipdc'.
{ipdc}
link

  Linking design 'ipdc'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  ipdc                        /home/raid7_1/userd/d10013/CVSD/hw3/1101_hw3/01_RTL/ipdc.db
  slow (library)              /home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/slow.db
  sram_256x8 (library)        /home/raid7_1/userd/d10013/CVSD/hw3/1101_hw3/sram_256x8/sram_256x8_slow_syn.db
  sram_512x8 (library)        /home/raid7_1/userd/d10013/CVSD/hw3/1101_hw3/sram_512x8/sram_512x8_slow_syn.db
  sram_4096x8 (library)       /home/raid7_1/userd/d10013/CVSD/hw3/1101_hw3/sram_4096x8/sram_4096x8_slow_syn.db
  dw_foundation.sldb (library) /usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb

1
source -echo -verbose ./ipdc_dc.sdc
# operating conditions and boundary conditions #
set cycle  25.0;  # modify your clock cycle here #
25.0
create_clock -period $cycle [get_ports  i_clk]
1
set_dont_touch_network      [get_clocks i_clk]
1
set_fix_hold                [get_clocks i_clk]
1
set_ideal_network           [get_ports i_clk]
1
set_clock_uncertainty  0.1  [get_clocks i_clk]
1
set_clock_latency      0.5  [get_clocks i_clk]
1
set_input_delay  [ expr $cycle*0.5 ] -clock i_clk [all_inputs]
1
set_output_delay [ expr $cycle*0.5 ] -clock i_clk [all_outputs] 
1
set_load         0.05     [all_outputs]
1
set_operating_conditions  -max_library slow -max slow
Using operating conditions 'slow' found in library 'slow'.
1
set_wire_load_model -name tsmc13_wl10 -library slow                        
1
set_max_fanout 20 [all_inputs]
1
set_max_area 0
1
1
# Compile Design
current_design [get_designs ${DESIGN}]
Current design is 'ipdc'.
{ipdc}
check_design > Report/check_design.txt
check_timing > Report/check_timing.txt
#set high_fanout_net_threshold 0
uniquify
1
set_fix_multiple_port_nets -all -buffer_constants [get_designs *]
1
#compile
compile_ultra
Information: Performing power optimization. (PWR-850)
Analyzing: "/home/raid7_1/userd/d10013/CVSD/hw3/1101_hw3/sram_256x8/sram_256x8_slow_syn.db"
Analyzing: "/home/raid7_1/userd/d10013/CVSD/hw3/1101_hw3/sram_512x8/sram_512x8_slow_syn.db"
Analyzing: "/home/raid7_1/userd/d10013/CVSD/hw3/1101_hw3/sram_4096x8/sram_4096x8_slow_syn.db"
Analyzing: "/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/slow.db"
Library analysis succeeded.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | R-2020.09-DWBB_202009.5 |     *     |
| Licensed DW Building Blocks        | R-2020.09-DWBB_202009.5 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'ipdc'

  Loading target library 'sram_256x8'
  Loading target library 'sram_512x8'
  Loading target library 'sram_4096x8'
Loaded alib file './alib-52/slow.db.alib'
Loaded alib file './alib-52/sram_256x8_slow_syn.db.alib' (placeholder)
Loaded alib file './alib-52/sram_512x8_slow_syn.db.alib' (placeholder)
Loaded alib file './alib-52/sram_4096x8_slow_syn.db.alib' (placeholder)
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'ipdc'
Information: Added key list 'DesignWare' to design 'ipdc'. (DDB-72)
 Implement Synthetic for 'ipdc'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1' in the library 'slow' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: There is no timing violation in design ipdc. Delay-based auto_ungroup will not be performed. (OPT-780)
Warning: In design ipdc, there are sequential cells not driving any load. (OPT-109)
Information: Use the 'check_design' command for 
	 more information about warnings. (LINT-98)

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:05   66915.9      0.00       0.0      40.1                           36334360.0000      0.00  
    0:00:05   66915.9      0.00       0.0      40.1                           36334360.0000      0.00  

  Beginning Constant Register Removal
  -----------------------------------
    0:00:05   66915.9      0.00       0.0      40.1                           36334360.0000      0.00  
    0:00:05   66915.9      0.00       0.0      40.1                           36334360.0000      0.00  

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:00:05   65929.8      0.00       0.0     109.4                           35512560.0000      0.00  
    0:00:05   65929.8      0.00       0.0     109.4                           35512560.0000      0.00  
    0:00:05   65929.8      0.00       0.0     109.4                           35512560.0000      0.00  
    0:00:05   65929.8      0.00       0.0     109.4                           35512560.0000      0.00  
    0:00:05   65917.9      0.00       0.0     108.2                           35512684.0000      0.00  
    0:00:05   65916.2      0.00       0.0     108.2                           35512764.0000      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:06   65911.1      0.00       0.0     104.8                           35484788.0000      0.00  
    0:00:06   65911.1      0.00       0.0     104.8                           35484788.0000      0.00  
    0:00:06   65911.1      0.00       0.0     104.8                           35484788.0000      0.00  
    0:00:06   65912.8      0.00       0.0      89.3                           35384904.0000      0.00  
    0:00:06   65912.8      0.00       0.0      89.3                           35384904.0000      0.00  
    0:00:06   65912.8      0.00       0.0      89.3                           35384904.0000      0.00  
    0:00:06   65912.8      0.00       0.0      89.3                           35384904.0000      0.00  
    0:00:06   65912.8      0.00       0.0      89.3                           35384904.0000      0.00  
    0:00:06   65912.8      0.00       0.0      89.3                           35384904.0000      0.00  
    0:00:06   65912.8      0.00       0.0      89.3                           35384904.0000      0.00  
    0:00:06   65912.8      0.00       0.0      89.3                           35384904.0000      0.00  
    0:00:06   65912.8      0.00       0.0      89.3                           35384904.0000      0.00  
    0:00:06   65912.8      0.00       0.0      89.3                           35384904.0000      0.00  
    0:00:06   65912.8      0.00       0.0      89.3                           35384904.0000      0.00  
    0:00:06   65912.8      0.00       0.0      89.3                           35384904.0000      0.00  
    0:00:06   65912.8      0.00       0.0      89.3                           35384904.0000      0.00  
    0:00:06   65912.8      0.00       0.0      89.3                           35384904.0000      0.00  
    0:00:06   65912.8      0.00       0.0      89.3                           35384904.0000      0.00  
    0:00:06   65912.8      0.00       0.0      89.3                           35384904.0000      0.00  
    0:00:06   65912.8      0.00       0.0      89.3                           35384904.0000      0.00  
    0:00:06   65912.8      0.00       0.0      89.3                           35384904.0000      0.00  
    0:00:06   65912.8      0.00       0.0      89.3                           35384904.0000      0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:06   65912.8      0.00       0.0      89.3                           35384904.0000      0.00  
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:00:06   65939.9      0.00       0.0       0.0                           35393624.0000      0.00  
    0:00:06   65939.9      0.00       0.0       0.0                           35393624.0000      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:06   65939.9      0.00       0.0       0.0                           35393624.0000      0.00  
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
    0:00:06   65939.9      0.00       0.0       0.0                           35383768.0000      0.00  
    0:00:06   65939.9      0.00       0.0       0.0                           35383768.0000      0.00  
    0:00:06   65939.9      0.00       0.0       0.0                           35383768.0000      0.00  
    0:00:06   65939.9      0.00       0.0       0.0                           35383768.0000      0.00  
    0:00:06   65939.9      0.00       0.0       0.0                           35383768.0000      0.00  
    0:00:06   65939.9      0.00       0.0       0.0                           35383768.0000      0.00  
    0:00:06   65939.9      0.00       0.0       0.0                           35383768.0000      0.00  
    0:00:06   65939.9      0.00       0.0       0.0                           35383768.0000      0.00  
    0:00:06   65939.9      0.00       0.0       0.0                           35383768.0000      0.00  
    0:00:06   65939.9      0.00       0.0       0.0                           35383768.0000      0.00  
    0:00:06   65939.9      0.00       0.0       0.0                           35383768.0000      0.00  
    0:00:06   65939.9      0.00       0.0       0.0                           35383768.0000      0.00  
    0:00:06   65939.9      0.00       0.0       0.0                           35383768.0000      0.00  
    0:00:06   65939.9      0.00       0.0       0.0                           35383768.0000      0.00  
    0:00:06   65939.9      0.00       0.0       0.0                           35383768.0000      0.00  
    0:00:06   65939.9      0.00       0.0       0.0                           35383768.0000      0.00  
    0:00:06   65939.9      0.00       0.0       0.0                           35383768.0000      0.00  
    0:00:06   65939.9      0.00       0.0       0.0                           35383768.0000      0.00  
    0:00:06   65939.9      0.00       0.0       0.0                           35383768.0000      0.00  
    0:00:06   65939.9      0.00       0.0       0.0                           35383768.0000      0.00  
    0:00:06   65939.9      0.00       0.0       0.0                           35383768.0000      0.00  
    0:00:06   65939.9      0.00       0.0       0.0                           35383768.0000      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:06   65939.9      0.00       0.0       0.0                           35383768.0000      0.00  
    0:00:06   65936.5      0.00       0.0       0.0                           35395208.0000      0.00  
    0:00:06   65936.5      0.00       0.0       0.0                           35395208.0000      0.00  
    0:00:06   65936.5      0.00       0.0       0.0                           35395208.0000      0.00  
    0:00:06   65939.9      0.00       0.0       0.0                           35388040.0000      0.00  
    0:00:07   65939.9      0.00       0.0       0.0                           35387620.0000      0.00  
    0:00:07   65939.9      0.00       0.0       0.0                           35387620.0000      0.00  
    0:00:07   65939.9      0.00       0.0       0.0                           35387620.0000      0.00  
    0:00:07   65939.9      0.00       0.0       0.0                           35387620.0000      0.00  
    0:00:07   65939.9      0.00       0.0       0.0                           35387620.0000      0.00  
    0:00:07   65939.9      0.00       0.0       0.0                           35387620.0000      0.00  
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/slow.db'
Loading db file '/home/raid7_1/userd/d10013/CVSD/hw3/1101_hw3/sram_256x8/sram_256x8_slow_syn.db'
Loading db file '/home/raid7_1/userd/d10013/CVSD/hw3/1101_hw3/sram_512x8/sram_512x8_slow_syn.db'
Loading db file '/home/raid7_1/userd/d10013/CVSD/hw3/1101_hw3/sram_4096x8/sram_4096x8_slow_syn.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'sram_256x8'
  Loading target library 'sram_512x8'
  Loading target library 'sram_4096x8'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
1
optimize_netlist -area
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.

Information: There are 27 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Updating timing information
Information: The library cell 'HOLDX1' in the library 'slow' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)


  Beginning Area Optimization
  -----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:02   65939.9      0.00       0.0       0.0                           35387620.0000      0.00  
    0:00:02   65934.8      0.00       0.0       0.0                           35382440.0000      0.00  
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/slow.db'
Loading db file '/home/raid7_1/userd/d10013/CVSD/hw3/1101_hw3/sram_256x8/sram_256x8_slow_syn.db'
Loading db file '/home/raid7_1/userd/d10013/CVSD/hw3/1101_hw3/sram_512x8/sram_512x8_slow_syn.db'
Loading db file '/home/raid7_1/userd/d10013/CVSD/hw3/1101_hw3/sram_4096x8/sram_4096x8_slow_syn.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
# Report Output
current_design [get_designs ${DESIGN}]
Current design is 'ipdc'.
{ipdc}
report_timing > "./Report/${DESIGN}_syn.timing"
report_area > "./Report/${DESIGN}_syn.area"
# Output Design
current_design [get_designs ${DESIGN}]
Current design is 'ipdc'.
{ipdc}
set bus_inference_style {%s[%d]}
%s[%d]
set bus_naming_style {%s[%d]}
%s[%d]
set hdlout_internal_busses true
true
change_names -hierarchy -rule verilog
1
define_name_rules name_rule -allowed {a-z A-Z 0-9 _} -max_length 255 -type cell
1
define_name_rules name_rule -allowed {a-z A-Z 0-9 _[]} -max_length 255 -type net
1
define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}
1
define_name_rules name_rule -case_insensitive
1
change_names -hierarchy -rules name_rule
1
remove_unconnected_ports -blast_buses [get_cells -hierarchical *]
1
set verilogout_higher_designs_first true
true
write -format ddc     -hierarchy -output "./Netlist/${DESIGN}_syn.ddc"
Writing ddc file './Netlist/ipdc_syn.ddc'.
1
write -format verilog -hierarchy -output "./Netlist/${DESIGN}_syn.v"
Writing verilog file '/home/raid7_1/userd/d10013/CVSD/hw3/1101_hw3/02_SYN/Netlist/ipdc_syn.v'.
1
write_sdf -version 2.1  -context verilog -load_delay cell ./Netlist/${DESIGN}_syn.sdf
Information: Writing timing information to file '/home/raid7_1/userd/d10013/CVSD/hw3/1101_hw3/02_SYN/Netlist/ipdc_syn.sdf'. (WT-3)
1
write_sdc  ./Netlist/${DESIGN}_syn.sdc -version 1.8
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : ipdc
Version: R-2020.09-SP5
Date   : Tue Dec  7 03:27:59 2021
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: i_op_valid (input port clocked by i_clk)
  Endpoint: step_size_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ipdc               tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                    12.50      13.00 f
  i_op_valid (in)                          0.00      13.00 f
  U245/Y (INVX1)                           0.21      13.21 r
  U296/Y (NOR2X1)                          0.28      13.49 f
  U237/Y (NAND3X1)                         0.47      13.96 r
  U236/Y (NAND4X1)                         0.46      14.43 f
  U246/Y (AOI211XL)                        0.58      15.00 r
  U321/Y (OAI21XL)                         0.45      15.45 f
  U233/Y (NOR2X1)                          0.41      15.87 r
  U325/Y (NAND2XL)                         0.35      16.21 f
  U326/Y (OAI22XL)                         0.55      16.76 r
  step_size_reg_2_/D (DFFRX1)              0.00      16.76 r
  data arrival time                                  16.76

  clock i_clk (rise edge)                 25.00      25.00
  clock network delay (ideal)              0.50      25.50
  clock uncertainty                       -0.10      25.40
  step_size_reg_2_/CK (DFFRX1)             0.00      25.40 r
  library setup time                      -0.30      25.10
  data required time                                 25.10
  -----------------------------------------------------------
  data required time                                 25.10
  data arrival time                                 -16.76
  -----------------------------------------------------------
  slack (MET)                                         8.34


1
report_area
 
****************************************
Report : area
Design : ipdc
Version: R-2020.09-SP5
Date   : Tue Dec  7 03:27:59 2021
****************************************

Library(s) Used:

    slow (File: /home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/slow.db)
    sram_256x8 (File: /home/raid7_1/userd/d10013/CVSD/hw3/1101_hw3/sram_256x8/sram_256x8_slow_syn.db)

Number of ports:                           59
Number of nets:                           350
Number of cells:                          297
Number of combinational cells:            245
Number of sequential cells:                48
Number of macros/black boxes:               3
Number of buf/inv:                         26
Number of references:                      47

Combinational area:               1933.338613
Buf/Inv area:                      103.541398
Noncombinational area:            1571.792355
Macro/Black Box area:            62429.712891
Net Interconnect area:           41813.542236

Total cell area:                 65934.843858
Total area:                     107748.386094
1
check_design
 
****************************************
check_design summary:
Version:     R-2020.09-SP5
Date:        Tue Dec  7 03:27:59 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     24
    Unconnected ports (LINT-28)                                    24

Nets                                                               24
    Unloaded nets (LINT-2)                                         24
--------------------------------------------------------------------------------

Warning: In design 'ipdc', net 'SYNOPSYS_UNCONNECTED_24' driven by pin 'sram_B/Q[0]' has no loads. (LINT-2)
Warning: In design 'ipdc', net 'SYNOPSYS_UNCONNECTED_23' driven by pin 'sram_B/Q[1]' has no loads. (LINT-2)
Warning: In design 'ipdc', net 'SYNOPSYS_UNCONNECTED_22' driven by pin 'sram_B/Q[2]' has no loads. (LINT-2)
Warning: In design 'ipdc', net 'SYNOPSYS_UNCONNECTED_21' driven by pin 'sram_B/Q[3]' has no loads. (LINT-2)
Warning: In design 'ipdc', net 'SYNOPSYS_UNCONNECTED_20' driven by pin 'sram_B/Q[4]' has no loads. (LINT-2)
Warning: In design 'ipdc', net 'SYNOPSYS_UNCONNECTED_19' driven by pin 'sram_B/Q[5]' has no loads. (LINT-2)
Warning: In design 'ipdc', net 'SYNOPSYS_UNCONNECTED_18' driven by pin 'sram_B/Q[6]' has no loads. (LINT-2)
Warning: In design 'ipdc', net 'SYNOPSYS_UNCONNECTED_17' driven by pin 'sram_B/Q[7]' has no loads. (LINT-2)
Warning: In design 'ipdc', net 'SYNOPSYS_UNCONNECTED_16' driven by pin 'sram_G/Q[0]' has no loads. (LINT-2)
Warning: In design 'ipdc', net 'SYNOPSYS_UNCONNECTED_15' driven by pin 'sram_G/Q[1]' has no loads. (LINT-2)
Warning: In design 'ipdc', net 'SYNOPSYS_UNCONNECTED_14' driven by pin 'sram_G/Q[2]' has no loads. (LINT-2)
Warning: In design 'ipdc', net 'SYNOPSYS_UNCONNECTED_13' driven by pin 'sram_G/Q[3]' has no loads. (LINT-2)
Warning: In design 'ipdc', net 'SYNOPSYS_UNCONNECTED_12' driven by pin 'sram_G/Q[4]' has no loads. (LINT-2)
Warning: In design 'ipdc', net 'SYNOPSYS_UNCONNECTED_11' driven by pin 'sram_G/Q[5]' has no loads. (LINT-2)
Warning: In design 'ipdc', net 'SYNOPSYS_UNCONNECTED_10' driven by pin 'sram_G/Q[6]' has no loads. (LINT-2)
Warning: In design 'ipdc', net 'SYNOPSYS_UNCONNECTED_9' driven by pin 'sram_G/Q[7]' has no loads. (LINT-2)
Warning: In design 'ipdc', net 'SYNOPSYS_UNCONNECTED_8' driven by pin 'sram_R/Q[0]' has no loads. (LINT-2)
Warning: In design 'ipdc', net 'SYNOPSYS_UNCONNECTED_7' driven by pin 'sram_R/Q[1]' has no loads. (LINT-2)
Warning: In design 'ipdc', net 'SYNOPSYS_UNCONNECTED_6' driven by pin 'sram_R/Q[2]' has no loads. (LINT-2)
Warning: In design 'ipdc', net 'SYNOPSYS_UNCONNECTED_5' driven by pin 'sram_R/Q[3]' has no loads. (LINT-2)
Warning: In design 'ipdc', net 'SYNOPSYS_UNCONNECTED_4' driven by pin 'sram_R/Q[4]' has no loads. (LINT-2)
Warning: In design 'ipdc', net 'SYNOPSYS_UNCONNECTED_3' driven by pin 'sram_R/Q[5]' has no loads. (LINT-2)
Warning: In design 'ipdc', net 'SYNOPSYS_UNCONNECTED_2' driven by pin 'sram_R/Q[6]' has no loads. (LINT-2)
Warning: In design 'ipdc', net 'SYNOPSYS_UNCONNECTED_1' driven by pin 'sram_R/Q[7]' has no loads. (LINT-2)
Warning: In design 'ipdc', port 'o_out_data[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ipdc', port 'o_out_data[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ipdc', port 'o_out_data[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ipdc', port 'o_out_data[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ipdc', port 'o_out_data[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ipdc', port 'o_out_data[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ipdc', port 'o_out_data[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ipdc', port 'o_out_data[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ipdc', port 'o_out_data[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ipdc', port 'o_out_data[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ipdc', port 'o_out_data[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ipdc', port 'o_out_data[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ipdc', port 'o_out_data[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ipdc', port 'o_out_data[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ipdc', port 'o_out_data[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ipdc', port 'o_out_data[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ipdc', port 'o_out_data[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ipdc', port 'o_out_data[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ipdc', port 'o_out_data[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ipdc', port 'o_out_data[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ipdc', port 'o_out_data[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ipdc', port 'o_out_data[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ipdc', port 'o_out_data[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ipdc', port 'o_out_data[0]' is not connected to any nets. (LINT-28)
1
exit

Memory usage for this session 248 Mbytes.
Memory usage for this session including child processes 248 Mbytes.
CPU usage for this session 111 seconds ( 0.03 hours ).
Elapsed time for this session 119 seconds ( 0.03 hours ).

Thank you...
