# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2012 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 32-bit
# Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition
# Date created = 22:25:08  November 20, 2012
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone III"
set_global_assignment -name DEVICE EP3C16F484C6
set_global_assignment -name TOP_LEVEL_ENTITY test
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "12.0 SP2"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "22:25:08  NOVEMBER 20, 2012"
set_global_assignment -name LAST_QUARTUS_VERSION "12.0 SP2"
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_global_assignment -name VHDL_FILE test.vhd
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_P22 -to clk
set_location_assignment PIN_H2 -to reset
set_location_assignment PIN_F13 -to seg1[6]
set_location_assignment PIN_F12 -to seg1[5]
set_location_assignment PIN_G12 -to seg1[4]
set_location_assignment PIN_H13 -to seg1[3]
set_location_assignment PIN_H12 -to seg1[2]
set_location_assignment PIN_F11 -to seg1[1]
set_location_assignment PIN_E11 -to seg1[0]
set_location_assignment PIN_A15 -to seg2[6]
set_location_assignment PIN_E14 -to seg2[5]
set_location_assignment PIN_B14 -to seg2[4]
set_location_assignment PIN_A14 -to seg2[3]
set_location_assignment PIN_C13 -to seg2[2]
set_location_assignment PIN_B13 -to seg2[1]
set_location_assignment PIN_A13 -to seg2[0]
set_location_assignment PIN_P21 -to key
set_location_assignment PIN_F14 -to seg3[6]
set_location_assignment PIN_B17 -to seg3[5]
set_location_assignment PIN_A17 -to seg3[4]
set_location_assignment PIN_E15 -to seg3[3]
set_location_assignment PIN_B16 -to seg3[2]
set_location_assignment PIN_A16 -to seg3[1]
set_location_assignment PIN_D15 -to seg3[0]
set_location_assignment PIN_G15 -to seg4[6]
set_location_assignment PIN_D19 -to seg4[5]
set_location_assignment PIN_C19 -to seg4[4]
set_location_assignment PIN_B19 -to seg4[3]
set_location_assignment PIN_A19 -to seg4[2]
set_location_assignment PIN_F15 -to seg4[1]
set_location_assignment PIN_B18 -to seg4[0]
set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name RESERVE_ALL_UNUSED_PINS_WEAK_PULLUP "AS OUTPUT DRIVING GROUND"
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_location_assignment PIN_D13 -to seg1[7]
set_location_assignment PIN_B15 -to seg2[7]
set_location_assignment PIN_A18 -to seg3[7]
set_location_assignment PIN_G16 -to seg4[7]
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top