C_M_AXI_ADDR_WIDTH
C_M_AXI_DATA_WIDTH
C_S_CTRL_AXI
C_S_CTRL_AXI_ADDR_WIDTH
r_burst_len_wire
w_burst_len_wire
LOG_MAX_OUTS_TRAN
r_num_trans_wire
w_num_trans_wire
C_M_AXI_BURST_LEN
MAX_OUTS_TRANS
ADDR_LSB
C_LOG_BUS_SIZE_BYTE
M_AXI_ARSIZE_wire
M_AXI_AWSIZE_wire
C_M_AXI_ARUSER_WIDTH
C_M_AXI_AWUSER_WIDTH
C_M_AXI_BUSER_WIDTH
C_M_AXI_ID_WIDTH
C_M_AXI_RUSER_WIDTH
C_M_AXI_WUSER_WIDTH
M_AXI_ARBURST_wire
M_AXI_ARREADY
M_AXI_AWBURST_wire
M_AXI_AWREADY
M_AXI_BREADY_wire
M_AXI_WREADY
M_AXI_WREADY_wire
S_AXI_CTRL_BREADY
S_AXI_CTRL_RREADY
data_val_wire
r_displ_wire
r_phase_wire
w_displ_wire
w_phase_wire
INTR_LINE_R
INTR_LINE_W
M_AXI_ARID_wire
M_AXI_ARLOCK_wire
M_AXI_ARPROT_wire
M_AXI_ARQOS_wire
M_AXI_ARUSER_wire
M_AXI_AWID_wire
M_AXI_AWLOCK_wire
M_AXI_AWPROT_wire
M_AXI_AWQOS_wire
M_AXI_AWUSER_wire
M_AXI_BID
M_AXI_BID_wire
M_AXI_BRESP
M_AXI_BUSER
M_AXI_BUSER_wire
M_AXI_RID
M_AXI_RID_wire
M_AXI_RRESP
M_AXI_RUSER
M_AXI_RUSER_wire
M_AXI_WUSER
M_AXI_WUSER_wire
S_AXI_CTRL_ARADDR
S_AXI_CTRL_ARPROT
S_AXI_CTRL_ARREADY
S_AXI_CTRL_ARVALID
S_AXI_CTRL_AWPROT
axi_arready
r_misb_clk_cycle_wire
regXX_rden
w_misb_clk_cycle_wire
S_AXI_CTRL_WREADY
axi_awready
axi_wready
regXX_wren
M_AXI_ARID_INT
M_AXI_ARLOCK
M_AXI_ARLOCK_INT
M_AXI_ARPROT
M_AXI_ARPROT_INT
M_AXI_ARQOS
M_AXI_ARQOS_INT
M_AXI_ARUSER
M_AXI_ARUSER_INT
M_AXI_AWID
M_AXI_AWID_INT
M_AXI_AWLOCK
M_AXI_AWLOCK_INT
M_AXI_AWPROT
M_AXI_AWPROT_INT
M_AXI_AWQOS
M_AXI_AWQOS_INT
M_AXI_AWUSER
M_AXI_AWUSER_INT
S_AXI_CTRL_BRESP
S_AXI_CTRL_RDATA
S_AXI_CTRL_RRESP
S_AXI_CTRL_RVALID
axi_araddr
axi_bresp
axi_rdata
axi_rresp
axi_rvalid
reg07_r_config
reg08_r_config
reg09_r_config
reg11_r_config
reg12_r_config
reg13_r_config
reg14_r_config
reg15_r_config
reg16_r_config
reg17_r_config
reg18_r_config
reg19_r_config
reg20_r_config
reg21_r_config
reg23_w_config
reg24_w_config
reg26_w_config
reg27_w_config
reg28_w_config
reg29_w_config
reg30_w_config
reg31_w_config
reg32_w_config
reg33_w_config
reg34_w_config
reg35_w_config
reg36_w_config
reg37_w_config
axi_bvalid
M_AXI_AWADDR_INT
M_AXI_AWLEN_INT
M_AXI_AWSIZE_INT
M_AXI_AWBURST_INT
M_AXI_AWCACHE_INT
M_AXI_ARADDR_INT
M_AXI_ARLEN_INT
M_AXI_ARSIZE_INT
M_AXI_ARBURST_INT
M_AXI_ARCACHE_INT
M_AXI_RDATA_wire
M_AXI_AWLEN_wire
M_AXI_ARCACHE_wire
M_AXI_AWCACHE_wire
r_max_outs_wire
w_max_outs_wire
shadow_ACLK
shadow_ARESETN
shadow_AR_ADDR_VALID
shadow_AR_ADDR_VALID_FLAG
shadow_AR_CH_DIS
shadow_AR_CH_EN
shadow_AR_EN_RST
shadow_AR_HIGH_ADDR
shadow_AR_ILLEGAL_REQ
shadow_AR_ILL_TRANS_FIL_PTR
shadow_AR_ILL_TRANS_SRV_PTR
shadow_AR_STATE
shadow_AW_EN_RST
shadow_INTR_LINE_R
shadow_M_AXI_ARADDR
shadow_M_AXI_ARADDR_INT
shadow_M_AXI_ARADDR_wire
shadow_M_AXI_ARBURST
shadow_M_AXI_ARBURST_INT
shadow_M_AXI_ARBURST_wire
shadow_M_AXI_ARCACHE
shadow_M_AXI_ARCACHE_INT
shadow_M_AXI_ARCACHE_wire
shadow_M_AXI_ARID
shadow_M_AXI_ARID_INT
shadow_M_AXI_ARID_wire
shadow_M_AXI_ARLEN
shadow_M_AXI_ARLEN_INT
shadow_M_AXI_ARLEN_wire
shadow_M_AXI_ARLOCK
shadow_M_AXI_ARLOCK_INT
shadow_M_AXI_ARLOCK_wire
shadow_M_AXI_ARPROT
shadow_M_AXI_ARPROT_INT
shadow_M_AXI_ARPROT_wire
shadow_M_AXI_ARQOS
shadow_M_AXI_ARQOS_INT
shadow_M_AXI_ARQOS_wire
shadow_M_AXI_ARREADY
shadow_M_AXI_ARREADY_wire
shadow_M_AXI_ARSIZE
shadow_M_AXI_ARSIZE_INT
shadow_M_AXI_ARSIZE_wire
shadow_M_AXI_ARUSER
shadow_M_AXI_ARUSER_INT
shadow_M_AXI_ARUSER_wire
shadow_M_AXI_ARVALID
shadow_M_AXI_ARVALID_wire
shadow_M_AXI_AWBURST_wire
shadow_M_AXI_AWCACHE_wire
shadow_M_AXI_AWID
shadow_M_AXI_AWID_INT
shadow_M_AXI_AWID_wire
shadow_M_AXI_AWLEN_wire
shadow_M_AXI_AWLOCK
shadow_M_AXI_AWLOCK_INT
shadow_M_AXI_AWLOCK_wire
shadow_M_AXI_AWPROT
shadow_M_AXI_AWPROT_INT
shadow_M_AXI_AWPROT_wire
shadow_M_AXI_AWQOS
shadow_M_AXI_AWQOS_INT
shadow_M_AXI_AWQOS_wire
shadow_M_AXI_AWREADY
shadow_M_AXI_AWSIZE_wire
shadow_M_AXI_AWUSER
shadow_M_AXI_AWUSER_INT
shadow_M_AXI_AWUSER_wire
shadow_M_AXI_BID
shadow_M_AXI_BID_wire
shadow_M_AXI_BREADY_wire
shadow_M_AXI_BRESP
shadow_M_AXI_BUSER
shadow_M_AXI_BUSER_wire
shadow_M_AXI_BVALID
shadow_M_AXI_RDATA
shadow_M_AXI_RDATA_wire
shadow_M_AXI_RID
shadow_M_AXI_RID_wire
shadow_M_AXI_RLAST
shadow_M_AXI_RLAST_wire
shadow_M_AXI_RREADY
shadow_M_AXI_RREADY_wire
shadow_M_AXI_RRESP
shadow_M_AXI_RRESP_wire
shadow_M_AXI_RUSER
shadow_M_AXI_RUSER_wire
shadow_M_AXI_RVALID
shadow_M_AXI_RVALID_wire
shadow_M_AXI_WSTRB_wire
shadow_M_AXI_WUSER
shadow_M_AXI_WUSER_wire
shadow_R_STATE
shadow_S_AXI_CTRL_ARADDR
shadow_S_AXI_CTRL_ARPROT
shadow_S_AXI_CTRL_ARREADY
shadow_S_AXI_CTRL_ARVALID
shadow_S_AXI_CTRL_AWADDR
shadow_S_AXI_CTRL_AWPROT
shadow_S_AXI_CTRL_AWREADY
shadow_S_AXI_CTRL_AWVALID
shadow_S_AXI_CTRL_BREADY
shadow_S_AXI_CTRL_BRESP
shadow_S_AXI_CTRL_BVALID
shadow_S_AXI_CTRL_RDATA
shadow_S_AXI_CTRL_RREADY
shadow_S_AXI_CTRL_RRESP
shadow_S_AXI_CTRL_RVALID
shadow_S_AXI_CTRL_WDATA
shadow_S_AXI_CTRL_WREADY
shadow_S_AXI_CTRL_WSTRB
shadow_S_AXI_CTRL_WVALID
shadow_aw_en
shadow_axi_araddr
shadow_axi_arready
shadow_axi_awaddr
shadow_axi_awready
shadow_axi_bresp
shadow_axi_bvalid
shadow_axi_rdata
shadow_axi_rresp
shadow_axi_rvalid
shadow_axi_wready
shadow_data_val_wire
shadow_i_config
shadow_internal_data
shadow_o_data
shadow_r_base_addr_wire
shadow_r_burst_len_wire
shadow_r_displ_wire
shadow_r_done_wire
shadow_r_max_outs_wire
shadow_r_misb_clk_cycle_wire
shadow_r_num_trans_wire
shadow_r_phase_wire
shadow_r_start_wire
shadow_reg00_config
shadow_reg01_config
shadow_reg03_r_anomaly
shadow_reg06_r_config
shadow_reg07_r_config
shadow_reg08_r_config
shadow_reg09_r_config
shadow_reg0_config
shadow_reg10_r_config
shadow_reg11_r_config
shadow_reg12_r_config
shadow_reg13_r_config
shadow_reg14_r_config
shadow_reg15_r_config
shadow_reg16_r_config
shadow_reg17_r_config
shadow_reg18_r_config
shadow_reg19_r_config
shadow_reg20_r_config
shadow_reg21_r_config
shadow_reg22_w_config
shadow_reg23_w_config
shadow_reg24_w_config
shadow_reg25_w_config
shadow_reg26_w_config
shadow_reg27_w_config
shadow_reg28_w_config
shadow_reg29_w_config
shadow_reg30_w_config
shadow_reg31_w_config
shadow_reg32_w_config
shadow_reg33_w_config
shadow_reg34_w_config
shadow_reg35_w_config
shadow_reg36_w_config
shadow_reg37_w_config
shadow_regXX_rden
shadow_regXX_wren
shadow_reg_data_out
shadow_reset_wire
shadow_w_base_addr_wire
shadow_w_burst_len_wire
shadow_w_displ_wire
shadow_w_max_outs_wire
shadow_w_misb_clk_cycle_wire
shadow_w_num_trans_wire
shadow_w_phase_wire
shadow_w_start_wire
shadow_M_AXI_AWADDR_INT
shadow_reg04_w_anomaly
shadow_M_AXI_AWCACHE_INT
shadow_M_AXI_AWBURST_INT
shadow_M_AXI_AWSIZE_INT
shadow_M_AXI_AWLEN_INT
shadow_M_AXI_WDATA_wire
shadow_INTR_LINE_W
shadow_AW_ILLEGAL_REQ
shadow_AW_STATE
shadow_M_AXI_AWREADY_wire
shadow_M_AXI_AWVALID
shadow_M_AXI_WLAST_wire
shadow_M_AXI_WVALID_wire
shadow_M_AXI_BREADY
shadow_M_AXI_AWVALID_wire
shadow_W_DATA_TO_SERVE
OPT_MEM_ADDR_BITS
M_AXI_WSTRB_wire
shadow_M_AXI_WREADY
ACLK
