// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

// DATE "11/28/2017 04:32:46"

// 
// Device: Altera EP4CE30F23A7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module regfile (
	done,
	clk,
	logic_in,
	Din_rf_0_0,
	Din_rf_0_1,
	Din_rf_0_2,
	Din_rf_0_3,
	Din_rf_0_4,
	Din_rf_0_5,
	Din_rf_0_6,
	Din_rf_0_7,
	Din_rf_0_8,
	Din_rf_0_9,
	Din_rf_0_10,
	Din_rf_0_11,
	Din_rf_0_12,
	Din_rf_0_13,
	Din_rf_0_14,
	Din_rf_0_15,
	Din_rf_1_0,
	Din_rf_1_1,
	Din_rf_1_2,
	Din_rf_1_3,
	Din_rf_1_4,
	Din_rf_1_5,
	Din_rf_1_6,
	Din_rf_1_7,
	Din_rf_1_8,
	Din_rf_1_9,
	Din_rf_1_10,
	Din_rf_1_11,
	Din_rf_1_12,
	Din_rf_1_13,
	Din_rf_1_14,
	Din_rf_1_15,
	Din_rf_2_0,
	Din_rf_2_1,
	Din_rf_2_2,
	Din_rf_2_3,
	Din_rf_2_4,
	Din_rf_2_5,
	Din_rf_2_6,
	Din_rf_2_7,
	Din_rf_2_8,
	Din_rf_2_9,
	Din_rf_2_10,
	Din_rf_2_11,
	Din_rf_2_12,
	Din_rf_2_13,
	Din_rf_2_14,
	Din_rf_2_15,
	Din_rf_3_0,
	Din_rf_3_1,
	Din_rf_3_2,
	Din_rf_3_3,
	Din_rf_3_4,
	Din_rf_3_5,
	Din_rf_3_6,
	Din_rf_3_7,
	Din_rf_3_8,
	Din_rf_3_9,
	Din_rf_3_10,
	Din_rf_3_11,
	Din_rf_3_12,
	Din_rf_3_13,
	Din_rf_3_14,
	Din_rf_3_15,
	Din_rf_4_0,
	Din_rf_4_1,
	Din_rf_4_2,
	Din_rf_4_3,
	Din_rf_4_4,
	Din_rf_4_5,
	Din_rf_4_6,
	Din_rf_4_7,
	Din_rf_4_8,
	Din_rf_4_9,
	Din_rf_4_10,
	Din_rf_4_11,
	Din_rf_4_12,
	Din_rf_4_13,
	Din_rf_4_14,
	Din_rf_4_15,
	Din_rf_5_0,
	Din_rf_5_1,
	Din_rf_5_2,
	Din_rf_5_3,
	Din_rf_5_4,
	Din_rf_5_5,
	Din_rf_5_6,
	Din_rf_5_7,
	Din_rf_5_8,
	Din_rf_5_9,
	Din_rf_5_10,
	Din_rf_5_11,
	Din_rf_5_12,
	Din_rf_5_13,
	Din_rf_5_14,
	Din_rf_5_15,
	Din_rf_6_0,
	Din_rf_6_1,
	Din_rf_6_2,
	Din_rf_6_3,
	Din_rf_6_4,
	Din_rf_6_5,
	Din_rf_6_6,
	Din_rf_6_7,
	Din_rf_6_8,
	Din_rf_6_9,
	Din_rf_6_10,
	Din_rf_6_11,
	Din_rf_6_12,
	Din_rf_6_13,
	Din_rf_6_14,
	Din_rf_6_15,
	Din_rf_7_0,
	Din_rf_7_1,
	Din_rf_7_2,
	Din_rf_7_3,
	Din_rf_7_4,
	Din_rf_7_5,
	Din_rf_7_6,
	Din_rf_7_7,
	Din_rf_7_8,
	Din_rf_7_9,
	Din_rf_7_10,
	Din_rf_7_11,
	Din_rf_7_12,
	Din_rf_7_13,
	Din_rf_7_14,
	Din_rf_7_15,
	Dout_rf_0_0,
	Dout_rf_0_1,
	Dout_rf_0_2,
	Dout_rf_0_3,
	Dout_rf_0_4,
	Dout_rf_0_5,
	Dout_rf_0_6,
	Dout_rf_0_7,
	Dout_rf_0_8,
	Dout_rf_0_9,
	Dout_rf_0_10,
	Dout_rf_0_11,
	Dout_rf_0_12,
	Dout_rf_0_13,
	Dout_rf_0_14,
	Dout_rf_0_15,
	Dout_rf_1_0,
	Dout_rf_1_1,
	Dout_rf_1_2,
	Dout_rf_1_3,
	Dout_rf_1_4,
	Dout_rf_1_5,
	Dout_rf_1_6,
	Dout_rf_1_7,
	Dout_rf_1_8,
	Dout_rf_1_9,
	Dout_rf_1_10,
	Dout_rf_1_11,
	Dout_rf_1_12,
	Dout_rf_1_13,
	Dout_rf_1_14,
	Dout_rf_1_15,
	Dout_rf_2_0,
	Dout_rf_2_1,
	Dout_rf_2_2,
	Dout_rf_2_3,
	Dout_rf_2_4,
	Dout_rf_2_5,
	Dout_rf_2_6,
	Dout_rf_2_7,
	Dout_rf_2_8,
	Dout_rf_2_9,
	Dout_rf_2_10,
	Dout_rf_2_11,
	Dout_rf_2_12,
	Dout_rf_2_13,
	Dout_rf_2_14,
	Dout_rf_2_15,
	Dout_rf_3_0,
	Dout_rf_3_1,
	Dout_rf_3_2,
	Dout_rf_3_3,
	Dout_rf_3_4,
	Dout_rf_3_5,
	Dout_rf_3_6,
	Dout_rf_3_7,
	Dout_rf_3_8,
	Dout_rf_3_9,
	Dout_rf_3_10,
	Dout_rf_3_11,
	Dout_rf_3_12,
	Dout_rf_3_13,
	Dout_rf_3_14,
	Dout_rf_3_15,
	Dout_rf_4_0,
	Dout_rf_4_1,
	Dout_rf_4_2,
	Dout_rf_4_3,
	Dout_rf_4_4,
	Dout_rf_4_5,
	Dout_rf_4_6,
	Dout_rf_4_7,
	Dout_rf_4_8,
	Dout_rf_4_9,
	Dout_rf_4_10,
	Dout_rf_4_11,
	Dout_rf_4_12,
	Dout_rf_4_13,
	Dout_rf_4_14,
	Dout_rf_4_15,
	Dout_rf_5_0,
	Dout_rf_5_1,
	Dout_rf_5_2,
	Dout_rf_5_3,
	Dout_rf_5_4,
	Dout_rf_5_5,
	Dout_rf_5_6,
	Dout_rf_5_7,
	Dout_rf_5_8,
	Dout_rf_5_9,
	Dout_rf_5_10,
	Dout_rf_5_11,
	Dout_rf_5_12,
	Dout_rf_5_13,
	Dout_rf_5_14,
	Dout_rf_5_15,
	Dout_rf_6_0,
	Dout_rf_6_1,
	Dout_rf_6_2,
	Dout_rf_6_3,
	Dout_rf_6_4,
	Dout_rf_6_5,
	Dout_rf_6_6,
	Dout_rf_6_7,
	Dout_rf_6_8,
	Dout_rf_6_9,
	Dout_rf_6_10,
	Dout_rf_6_11,
	Dout_rf_6_12,
	Dout_rf_6_13,
	Dout_rf_6_14,
	Dout_rf_6_15,
	Dout_rf_7_0,
	Dout_rf_7_1,
	Dout_rf_7_2,
	Dout_rf_7_3,
	Dout_rf_7_4,
	Dout_rf_7_5,
	Dout_rf_7_6,
	Dout_rf_7_7,
	Dout_rf_7_8,
	Dout_rf_7_9,
	Dout_rf_7_10,
	Dout_rf_7_11,
	Dout_rf_7_12,
	Dout_rf_7_13,
	Dout_rf_7_14,
	Dout_rf_7_15,
	a3rf,
	d3rf,
	d4rf,
	path_decider,
	rf_write,
	pc_write);
output 	done;
input 	clk;
input 	[7:0] logic_in;
input 	Din_rf_0_0;
input 	Din_rf_0_1;
input 	Din_rf_0_2;
input 	Din_rf_0_3;
input 	Din_rf_0_4;
input 	Din_rf_0_5;
input 	Din_rf_0_6;
input 	Din_rf_0_7;
input 	Din_rf_0_8;
input 	Din_rf_0_9;
input 	Din_rf_0_10;
input 	Din_rf_0_11;
input 	Din_rf_0_12;
input 	Din_rf_0_13;
input 	Din_rf_0_14;
input 	Din_rf_0_15;
input 	Din_rf_1_0;
input 	Din_rf_1_1;
input 	Din_rf_1_2;
input 	Din_rf_1_3;
input 	Din_rf_1_4;
input 	Din_rf_1_5;
input 	Din_rf_1_6;
input 	Din_rf_1_7;
input 	Din_rf_1_8;
input 	Din_rf_1_9;
input 	Din_rf_1_10;
input 	Din_rf_1_11;
input 	Din_rf_1_12;
input 	Din_rf_1_13;
input 	Din_rf_1_14;
input 	Din_rf_1_15;
input 	Din_rf_2_0;
input 	Din_rf_2_1;
input 	Din_rf_2_2;
input 	Din_rf_2_3;
input 	Din_rf_2_4;
input 	Din_rf_2_5;
input 	Din_rf_2_6;
input 	Din_rf_2_7;
input 	Din_rf_2_8;
input 	Din_rf_2_9;
input 	Din_rf_2_10;
input 	Din_rf_2_11;
input 	Din_rf_2_12;
input 	Din_rf_2_13;
input 	Din_rf_2_14;
input 	Din_rf_2_15;
input 	Din_rf_3_0;
input 	Din_rf_3_1;
input 	Din_rf_3_2;
input 	Din_rf_3_3;
input 	Din_rf_3_4;
input 	Din_rf_3_5;
input 	Din_rf_3_6;
input 	Din_rf_3_7;
input 	Din_rf_3_8;
input 	Din_rf_3_9;
input 	Din_rf_3_10;
input 	Din_rf_3_11;
input 	Din_rf_3_12;
input 	Din_rf_3_13;
input 	Din_rf_3_14;
input 	Din_rf_3_15;
input 	Din_rf_4_0;
input 	Din_rf_4_1;
input 	Din_rf_4_2;
input 	Din_rf_4_3;
input 	Din_rf_4_4;
input 	Din_rf_4_5;
input 	Din_rf_4_6;
input 	Din_rf_4_7;
input 	Din_rf_4_8;
input 	Din_rf_4_9;
input 	Din_rf_4_10;
input 	Din_rf_4_11;
input 	Din_rf_4_12;
input 	Din_rf_4_13;
input 	Din_rf_4_14;
input 	Din_rf_4_15;
input 	Din_rf_5_0;
input 	Din_rf_5_1;
input 	Din_rf_5_2;
input 	Din_rf_5_3;
input 	Din_rf_5_4;
input 	Din_rf_5_5;
input 	Din_rf_5_6;
input 	Din_rf_5_7;
input 	Din_rf_5_8;
input 	Din_rf_5_9;
input 	Din_rf_5_10;
input 	Din_rf_5_11;
input 	Din_rf_5_12;
input 	Din_rf_5_13;
input 	Din_rf_5_14;
input 	Din_rf_5_15;
input 	Din_rf_6_0;
input 	Din_rf_6_1;
input 	Din_rf_6_2;
input 	Din_rf_6_3;
input 	Din_rf_6_4;
input 	Din_rf_6_5;
input 	Din_rf_6_6;
input 	Din_rf_6_7;
input 	Din_rf_6_8;
input 	Din_rf_6_9;
input 	Din_rf_6_10;
input 	Din_rf_6_11;
input 	Din_rf_6_12;
input 	Din_rf_6_13;
input 	Din_rf_6_14;
input 	Din_rf_6_15;
input 	Din_rf_7_0;
input 	Din_rf_7_1;
input 	Din_rf_7_2;
input 	Din_rf_7_3;
input 	Din_rf_7_4;
input 	Din_rf_7_5;
input 	Din_rf_7_6;
input 	Din_rf_7_7;
input 	Din_rf_7_8;
input 	Din_rf_7_9;
input 	Din_rf_7_10;
input 	Din_rf_7_11;
input 	Din_rf_7_12;
input 	Din_rf_7_13;
input 	Din_rf_7_14;
input 	Din_rf_7_15;
output 	Dout_rf_0_0;
output 	Dout_rf_0_1;
output 	Dout_rf_0_2;
output 	Dout_rf_0_3;
output 	Dout_rf_0_4;
output 	Dout_rf_0_5;
output 	Dout_rf_0_6;
output 	Dout_rf_0_7;
output 	Dout_rf_0_8;
output 	Dout_rf_0_9;
output 	Dout_rf_0_10;
output 	Dout_rf_0_11;
output 	Dout_rf_0_12;
output 	Dout_rf_0_13;
output 	Dout_rf_0_14;
output 	Dout_rf_0_15;
output 	Dout_rf_1_0;
output 	Dout_rf_1_1;
output 	Dout_rf_1_2;
output 	Dout_rf_1_3;
output 	Dout_rf_1_4;
output 	Dout_rf_1_5;
output 	Dout_rf_1_6;
output 	Dout_rf_1_7;
output 	Dout_rf_1_8;
output 	Dout_rf_1_9;
output 	Dout_rf_1_10;
output 	Dout_rf_1_11;
output 	Dout_rf_1_12;
output 	Dout_rf_1_13;
output 	Dout_rf_1_14;
output 	Dout_rf_1_15;
output 	Dout_rf_2_0;
output 	Dout_rf_2_1;
output 	Dout_rf_2_2;
output 	Dout_rf_2_3;
output 	Dout_rf_2_4;
output 	Dout_rf_2_5;
output 	Dout_rf_2_6;
output 	Dout_rf_2_7;
output 	Dout_rf_2_8;
output 	Dout_rf_2_9;
output 	Dout_rf_2_10;
output 	Dout_rf_2_11;
output 	Dout_rf_2_12;
output 	Dout_rf_2_13;
output 	Dout_rf_2_14;
output 	Dout_rf_2_15;
output 	Dout_rf_3_0;
output 	Dout_rf_3_1;
output 	Dout_rf_3_2;
output 	Dout_rf_3_3;
output 	Dout_rf_3_4;
output 	Dout_rf_3_5;
output 	Dout_rf_3_6;
output 	Dout_rf_3_7;
output 	Dout_rf_3_8;
output 	Dout_rf_3_9;
output 	Dout_rf_3_10;
output 	Dout_rf_3_11;
output 	Dout_rf_3_12;
output 	Dout_rf_3_13;
output 	Dout_rf_3_14;
output 	Dout_rf_3_15;
output 	Dout_rf_4_0;
output 	Dout_rf_4_1;
output 	Dout_rf_4_2;
output 	Dout_rf_4_3;
output 	Dout_rf_4_4;
output 	Dout_rf_4_5;
output 	Dout_rf_4_6;
output 	Dout_rf_4_7;
output 	Dout_rf_4_8;
output 	Dout_rf_4_9;
output 	Dout_rf_4_10;
output 	Dout_rf_4_11;
output 	Dout_rf_4_12;
output 	Dout_rf_4_13;
output 	Dout_rf_4_14;
output 	Dout_rf_4_15;
output 	Dout_rf_5_0;
output 	Dout_rf_5_1;
output 	Dout_rf_5_2;
output 	Dout_rf_5_3;
output 	Dout_rf_5_4;
output 	Dout_rf_5_5;
output 	Dout_rf_5_6;
output 	Dout_rf_5_7;
output 	Dout_rf_5_8;
output 	Dout_rf_5_9;
output 	Dout_rf_5_10;
output 	Dout_rf_5_11;
output 	Dout_rf_5_12;
output 	Dout_rf_5_13;
output 	Dout_rf_5_14;
output 	Dout_rf_5_15;
output 	Dout_rf_6_0;
output 	Dout_rf_6_1;
output 	Dout_rf_6_2;
output 	Dout_rf_6_3;
output 	Dout_rf_6_4;
output 	Dout_rf_6_5;
output 	Dout_rf_6_6;
output 	Dout_rf_6_7;
output 	Dout_rf_6_8;
output 	Dout_rf_6_9;
output 	Dout_rf_6_10;
output 	Dout_rf_6_11;
output 	Dout_rf_6_12;
output 	Dout_rf_6_13;
output 	Dout_rf_6_14;
output 	Dout_rf_6_15;
output 	Dout_rf_7_0;
output 	Dout_rf_7_1;
output 	Dout_rf_7_2;
output 	Dout_rf_7_3;
output 	Dout_rf_7_4;
output 	Dout_rf_7_5;
output 	Dout_rf_7_6;
output 	Dout_rf_7_7;
output 	Dout_rf_7_8;
output 	Dout_rf_7_9;
output 	Dout_rf_7_10;
output 	Dout_rf_7_11;
output 	Dout_rf_7_12;
output 	Dout_rf_7_13;
output 	Dout_rf_7_14;
output 	Dout_rf_7_15;
input 	[2:0] a3rf;
input 	[15:0] d3rf;
input 	[15:0] d4rf;
input 	path_decider;
input 	rf_write;
input 	pc_write;

// Design Ports Information
// done	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[0][0]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[0][1]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[0][2]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[0][3]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[0][4]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[0][5]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[0][6]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[0][7]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[0][8]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[0][9]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[0][10]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[0][11]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[0][12]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[0][13]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[0][14]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[0][15]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[1][0]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[1][1]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[1][2]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[1][3]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[1][4]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[1][5]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[1][6]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[1][7]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[1][8]	=>  Location: PIN_U19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[1][9]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[1][10]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[1][11]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[1][12]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[1][13]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[1][14]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[1][15]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[2][0]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[2][1]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[2][2]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[2][3]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[2][4]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[2][5]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[2][6]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[2][7]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[2][8]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[2][9]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[2][10]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[2][11]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[2][12]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[2][13]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[2][14]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[2][15]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[3][0]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[3][1]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[3][2]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[3][3]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[3][4]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[3][5]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[3][6]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[3][7]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[3][8]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[3][9]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[3][10]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[3][11]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[3][12]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[3][13]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[3][14]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[3][15]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[4][0]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[4][1]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[4][2]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[4][3]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[4][4]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[4][5]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[4][6]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[4][7]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[4][8]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[4][9]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[4][10]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[4][11]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[4][12]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[4][13]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[4][14]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[4][15]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[5][0]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[5][1]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[5][2]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[5][3]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[5][4]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[5][5]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[5][6]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[5][7]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[5][8]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[5][9]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[5][10]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[5][11]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[5][12]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[5][13]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[5][14]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[5][15]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[6][0]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[6][1]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[6][2]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[6][3]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[6][4]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[6][5]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[6][6]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[6][7]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[6][8]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[6][9]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[6][10]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[6][11]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[6][12]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[6][13]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[6][14]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[6][15]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[7][0]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[7][1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[7][2]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[7][3]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[7][4]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[7][5]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[7][6]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[7][7]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[7][8]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[7][9]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[7][10]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[7][11]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[7][12]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[7][13]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[7][14]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dout_rf[7][15]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[0][0]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d3rf[0]	=>  Location: PIN_T1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// logic_in[0]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// path_decider	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rf_write	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a3rf[0]	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a3rf[1]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a3rf[2]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[0][1]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d3rf[1]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[0][2]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d3rf[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[0][3]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d3rf[3]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[0][4]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d3rf[4]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[0][5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d3rf[5]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[0][6]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d3rf[6]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[0][7]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d3rf[7]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[0][8]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d3rf[8]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[0][9]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d3rf[9]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[0][10]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d3rf[10]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[0][11]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d3rf[11]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[0][12]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d3rf[12]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[0][13]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d3rf[13]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[0][14]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d3rf[14]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[0][15]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d3rf[15]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[1][0]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// logic_in[1]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[1][1]	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[1][2]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[1][3]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[1][4]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[1][5]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[1][6]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[1][7]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[1][8]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[1][9]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[1][10]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[1][11]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[1][12]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[1][13]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[1][14]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[1][15]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[2][0]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// logic_in[2]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[2][1]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[2][2]	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[2][3]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[2][4]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[2][5]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[2][6]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[2][7]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[2][8]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[2][9]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[2][10]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[2][11]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[2][12]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[2][13]	=>  Location: PIN_R19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[2][14]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[2][15]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[3][0]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// logic_in[3]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[3][1]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[3][2]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[3][3]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[3][4]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[3][5]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[3][6]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[3][7]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[3][8]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[3][9]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[3][10]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[3][11]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[3][12]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[3][13]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[3][14]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[3][15]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[4][0]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// logic_in[4]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[4][1]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[4][2]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[4][3]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[4][4]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[4][5]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[4][6]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[4][7]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[4][8]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[4][9]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[4][10]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[4][11]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[4][12]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[4][13]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[4][14]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[4][15]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[5][0]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// logic_in[5]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[5][1]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[5][2]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[5][3]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[5][4]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[5][5]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[5][6]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[5][7]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[5][8]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[5][9]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[5][10]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[5][11]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[5][12]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[5][13]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[5][14]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[5][15]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[6][0]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// logic_in[6]	=>  Location: PIN_AA11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[6][1]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[6][2]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[6][3]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[6][4]	=>  Location: PIN_U14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[6][5]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[6][6]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[6][7]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[6][8]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[6][9]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[6][10]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[6][11]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[6][12]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[6][13]	=>  Location: PIN_T16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[6][14]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[6][15]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d4rf[0]	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_write	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[7][0]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// logic_in[7]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d4rf[1]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[7][1]	=>  Location: PIN_M19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d4rf[2]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[7][2]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d4rf[3]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[7][3]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d4rf[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[7][4]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d4rf[5]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[7][5]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d4rf[6]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[7][6]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d4rf[7]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[7][7]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d4rf[8]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[7][8]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d4rf[9]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[7][9]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d4rf[10]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[7][10]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d4rf[11]	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[7][11]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d4rf[12]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[7][12]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d4rf[13]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[7][13]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d4rf[14]	=>  Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[7][14]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d4rf[15]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din_rf[7][15]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Project_2_7_1200mv_-40c_v_slow.sdo");
// synopsys translate_on

wire \done~output_o ;
wire \Dout_rf[0][0]~output_o ;
wire \Dout_rf[0][1]~output_o ;
wire \Dout_rf[0][2]~output_o ;
wire \Dout_rf[0][3]~output_o ;
wire \Dout_rf[0][4]~output_o ;
wire \Dout_rf[0][5]~output_o ;
wire \Dout_rf[0][6]~output_o ;
wire \Dout_rf[0][7]~output_o ;
wire \Dout_rf[0][8]~output_o ;
wire \Dout_rf[0][9]~output_o ;
wire \Dout_rf[0][10]~output_o ;
wire \Dout_rf[0][11]~output_o ;
wire \Dout_rf[0][12]~output_o ;
wire \Dout_rf[0][13]~output_o ;
wire \Dout_rf[0][14]~output_o ;
wire \Dout_rf[0][15]~output_o ;
wire \Dout_rf[1][0]~output_o ;
wire \Dout_rf[1][1]~output_o ;
wire \Dout_rf[1][2]~output_o ;
wire \Dout_rf[1][3]~output_o ;
wire \Dout_rf[1][4]~output_o ;
wire \Dout_rf[1][5]~output_o ;
wire \Dout_rf[1][6]~output_o ;
wire \Dout_rf[1][7]~output_o ;
wire \Dout_rf[1][8]~output_o ;
wire \Dout_rf[1][9]~output_o ;
wire \Dout_rf[1][10]~output_o ;
wire \Dout_rf[1][11]~output_o ;
wire \Dout_rf[1][12]~output_o ;
wire \Dout_rf[1][13]~output_o ;
wire \Dout_rf[1][14]~output_o ;
wire \Dout_rf[1][15]~output_o ;
wire \Dout_rf[2][0]~output_o ;
wire \Dout_rf[2][1]~output_o ;
wire \Dout_rf[2][2]~output_o ;
wire \Dout_rf[2][3]~output_o ;
wire \Dout_rf[2][4]~output_o ;
wire \Dout_rf[2][5]~output_o ;
wire \Dout_rf[2][6]~output_o ;
wire \Dout_rf[2][7]~output_o ;
wire \Dout_rf[2][8]~output_o ;
wire \Dout_rf[2][9]~output_o ;
wire \Dout_rf[2][10]~output_o ;
wire \Dout_rf[2][11]~output_o ;
wire \Dout_rf[2][12]~output_o ;
wire \Dout_rf[2][13]~output_o ;
wire \Dout_rf[2][14]~output_o ;
wire \Dout_rf[2][15]~output_o ;
wire \Dout_rf[3][0]~output_o ;
wire \Dout_rf[3][1]~output_o ;
wire \Dout_rf[3][2]~output_o ;
wire \Dout_rf[3][3]~output_o ;
wire \Dout_rf[3][4]~output_o ;
wire \Dout_rf[3][5]~output_o ;
wire \Dout_rf[3][6]~output_o ;
wire \Dout_rf[3][7]~output_o ;
wire \Dout_rf[3][8]~output_o ;
wire \Dout_rf[3][9]~output_o ;
wire \Dout_rf[3][10]~output_o ;
wire \Dout_rf[3][11]~output_o ;
wire \Dout_rf[3][12]~output_o ;
wire \Dout_rf[3][13]~output_o ;
wire \Dout_rf[3][14]~output_o ;
wire \Dout_rf[3][15]~output_o ;
wire \Dout_rf[4][0]~output_o ;
wire \Dout_rf[4][1]~output_o ;
wire \Dout_rf[4][2]~output_o ;
wire \Dout_rf[4][3]~output_o ;
wire \Dout_rf[4][4]~output_o ;
wire \Dout_rf[4][5]~output_o ;
wire \Dout_rf[4][6]~output_o ;
wire \Dout_rf[4][7]~output_o ;
wire \Dout_rf[4][8]~output_o ;
wire \Dout_rf[4][9]~output_o ;
wire \Dout_rf[4][10]~output_o ;
wire \Dout_rf[4][11]~output_o ;
wire \Dout_rf[4][12]~output_o ;
wire \Dout_rf[4][13]~output_o ;
wire \Dout_rf[4][14]~output_o ;
wire \Dout_rf[4][15]~output_o ;
wire \Dout_rf[5][0]~output_o ;
wire \Dout_rf[5][1]~output_o ;
wire \Dout_rf[5][2]~output_o ;
wire \Dout_rf[5][3]~output_o ;
wire \Dout_rf[5][4]~output_o ;
wire \Dout_rf[5][5]~output_o ;
wire \Dout_rf[5][6]~output_o ;
wire \Dout_rf[5][7]~output_o ;
wire \Dout_rf[5][8]~output_o ;
wire \Dout_rf[5][9]~output_o ;
wire \Dout_rf[5][10]~output_o ;
wire \Dout_rf[5][11]~output_o ;
wire \Dout_rf[5][12]~output_o ;
wire \Dout_rf[5][13]~output_o ;
wire \Dout_rf[5][14]~output_o ;
wire \Dout_rf[5][15]~output_o ;
wire \Dout_rf[6][0]~output_o ;
wire \Dout_rf[6][1]~output_o ;
wire \Dout_rf[6][2]~output_o ;
wire \Dout_rf[6][3]~output_o ;
wire \Dout_rf[6][4]~output_o ;
wire \Dout_rf[6][5]~output_o ;
wire \Dout_rf[6][6]~output_o ;
wire \Dout_rf[6][7]~output_o ;
wire \Dout_rf[6][8]~output_o ;
wire \Dout_rf[6][9]~output_o ;
wire \Dout_rf[6][10]~output_o ;
wire \Dout_rf[6][11]~output_o ;
wire \Dout_rf[6][12]~output_o ;
wire \Dout_rf[6][13]~output_o ;
wire \Dout_rf[6][14]~output_o ;
wire \Dout_rf[6][15]~output_o ;
wire \Dout_rf[7][0]~output_o ;
wire \Dout_rf[7][1]~output_o ;
wire \Dout_rf[7][2]~output_o ;
wire \Dout_rf[7][3]~output_o ;
wire \Dout_rf[7][4]~output_o ;
wire \Dout_rf[7][5]~output_o ;
wire \Dout_rf[7][6]~output_o ;
wire \Dout_rf[7][7]~output_o ;
wire \Dout_rf[7][8]~output_o ;
wire \Dout_rf[7][9]~output_o ;
wire \Dout_rf[7][10]~output_o ;
wire \Dout_rf[7][11]~output_o ;
wire \Dout_rf[7][12]~output_o ;
wire \Dout_rf[7][13]~output_o ;
wire \Dout_rf[7][14]~output_o ;
wire \Dout_rf[7][15]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \Din_rf[0][0]~input_o ;
wire \d3rf[0]~input_o ;
wire \rf_write~input_o ;
wire \path_decider~input_o ;
wire \logic_in[0]~input_o ;
wire \RF_PC_Write~0_combout ;
wire \RF~32_combout ;
wire \a3rf[2]~input_o ;
wire \a3rf[0]~input_o ;
wire \a3rf[1]~input_o ;
wire \RF_PC_Write~1_combout ;
wire \Decoder0~0_combout ;
wire \RF[0][0]~144_combout ;
wire \RF[0][0]~q ;
wire \d3rf[1]~input_o ;
wire \Din_rf[0][1]~input_o ;
wire \RF~33_combout ;
wire \RF[0][1]~q ;
wire \Din_rf[0][2]~input_o ;
wire \d3rf[2]~input_o ;
wire \RF~34_combout ;
wire \RF[0][2]~q ;
wire \d3rf[3]~input_o ;
wire \Din_rf[0][3]~input_o ;
wire \RF~35_combout ;
wire \RF[0][3]~q ;
wire \Din_rf[0][4]~input_o ;
wire \d3rf[4]~input_o ;
wire \RF~36_combout ;
wire \RF[0][4]~q ;
wire \Din_rf[0][5]~input_o ;
wire \d3rf[5]~input_o ;
wire \RF~37_combout ;
wire \RF[0][5]~q ;
wire \Din_rf[0][6]~input_o ;
wire \d3rf[6]~input_o ;
wire \RF~38_combout ;
wire \RF[0][6]~q ;
wire \Din_rf[0][7]~input_o ;
wire \d3rf[7]~input_o ;
wire \RF~39_combout ;
wire \RF[0][7]~q ;
wire \Din_rf[0][8]~input_o ;
wire \d3rf[8]~input_o ;
wire \RF~40_combout ;
wire \RF[0][8]~q ;
wire \Din_rf[0][9]~input_o ;
wire \d3rf[9]~input_o ;
wire \RF~41_combout ;
wire \RF[0][9]~q ;
wire \Din_rf[0][10]~input_o ;
wire \d3rf[10]~input_o ;
wire \RF~42_combout ;
wire \RF[0][10]~q ;
wire \Din_rf[0][11]~input_o ;
wire \d3rf[11]~input_o ;
wire \RF~43_combout ;
wire \RF[0][11]~q ;
wire \Din_rf[0][12]~input_o ;
wire \d3rf[12]~input_o ;
wire \RF~44_combout ;
wire \RF[0][12]~q ;
wire \d3rf[13]~input_o ;
wire \Din_rf[0][13]~input_o ;
wire \RF~45_combout ;
wire \RF[0][13]~q ;
wire \Din_rf[0][14]~input_o ;
wire \d3rf[14]~input_o ;
wire \RF~46_combout ;
wire \RF[0][14]~q ;
wire \Din_rf[0][15]~input_o ;
wire \d3rf[15]~input_o ;
wire \RF~47_combout ;
wire \RF[0][15]~q ;
wire \logic_in[1]~input_o ;
wire \RF_PC_Write~2_combout ;
wire \Din_rf[1][0]~input_o ;
wire \RF~48_combout ;
wire \Decoder0~1_combout ;
wire \RF[1][0]~145_combout ;
wire \RF[1][0]~q ;
wire \Din_rf[1][1]~input_o ;
wire \RF~49_combout ;
wire \RF[1][1]~q ;
wire \Din_rf[1][2]~input_o ;
wire \RF~50_combout ;
wire \RF[1][2]~q ;
wire \Din_rf[1][3]~input_o ;
wire \RF~51_combout ;
wire \RF[1][3]~q ;
wire \Din_rf[1][4]~input_o ;
wire \RF~52_combout ;
wire \RF[1][4]~q ;
wire \Din_rf[1][5]~input_o ;
wire \RF~53_combout ;
wire \RF[1][5]~q ;
wire \Din_rf[1][6]~input_o ;
wire \RF~54_combout ;
wire \RF[1][6]~q ;
wire \Din_rf[1][7]~input_o ;
wire \RF~55_combout ;
wire \RF[1][7]~q ;
wire \Din_rf[1][8]~input_o ;
wire \RF~56_combout ;
wire \RF[1][8]~q ;
wire \Din_rf[1][9]~input_o ;
wire \RF~57_combout ;
wire \RF[1][9]~q ;
wire \Din_rf[1][10]~input_o ;
wire \RF~58_combout ;
wire \RF[1][10]~q ;
wire \Din_rf[1][11]~input_o ;
wire \RF~59_combout ;
wire \RF[1][11]~q ;
wire \Din_rf[1][12]~input_o ;
wire \RF~60_combout ;
wire \RF[1][12]~q ;
wire \Din_rf[1][13]~input_o ;
wire \RF~61_combout ;
wire \RF[1][13]~q ;
wire \Din_rf[1][14]~input_o ;
wire \RF~62_combout ;
wire \RF[1][14]~q ;
wire \Din_rf[1][15]~input_o ;
wire \RF~63_combout ;
wire \RF[1][15]~q ;
wire \Din_rf[2][0]~input_o ;
wire \logic_in[2]~input_o ;
wire \RF_PC_Write~3_combout ;
wire \RF~64_combout ;
wire \Decoder0~2_combout ;
wire \RF[2][0]~146_combout ;
wire \RF[2][0]~q ;
wire \Din_rf[2][1]~input_o ;
wire \RF~65_combout ;
wire \RF[2][1]~q ;
wire \Din_rf[2][2]~input_o ;
wire \RF~66_combout ;
wire \RF[2][2]~q ;
wire \Din_rf[2][3]~input_o ;
wire \RF~67_combout ;
wire \RF[2][3]~q ;
wire \Din_rf[2][4]~input_o ;
wire \RF~68_combout ;
wire \RF[2][4]~q ;
wire \Din_rf[2][5]~input_o ;
wire \RF~69_combout ;
wire \RF[2][5]~q ;
wire \Din_rf[2][6]~input_o ;
wire \RF~70_combout ;
wire \RF[2][6]~q ;
wire \Din_rf[2][7]~input_o ;
wire \RF~71_combout ;
wire \RF[2][7]~q ;
wire \Din_rf[2][8]~input_o ;
wire \RF~72_combout ;
wire \RF[2][8]~q ;
wire \Din_rf[2][9]~input_o ;
wire \RF~73_combout ;
wire \RF[2][9]~q ;
wire \Din_rf[2][10]~input_o ;
wire \RF~74_combout ;
wire \RF[2][10]~q ;
wire \Din_rf[2][11]~input_o ;
wire \RF~75_combout ;
wire \RF[2][11]~q ;
wire \Din_rf[2][12]~input_o ;
wire \RF~76_combout ;
wire \RF[2][12]~q ;
wire \Din_rf[2][13]~input_o ;
wire \RF~77_combout ;
wire \RF[2][13]~q ;
wire \Din_rf[2][14]~input_o ;
wire \RF~78_combout ;
wire \RF[2][14]~q ;
wire \Din_rf[2][15]~input_o ;
wire \RF~79_combout ;
wire \RF[2][15]~q ;
wire \Din_rf[3][0]~input_o ;
wire \logic_in[3]~input_o ;
wire \RF_PC_Write~4_combout ;
wire \RF~80_combout ;
wire \Decoder0~3_combout ;
wire \RF[3][0]~147_combout ;
wire \RF[3][0]~q ;
wire \Din_rf[3][1]~input_o ;
wire \RF~81_combout ;
wire \RF[3][1]~q ;
wire \Din_rf[3][2]~input_o ;
wire \RF~82_combout ;
wire \RF[3][2]~q ;
wire \Din_rf[3][3]~input_o ;
wire \RF~83_combout ;
wire \RF[3][3]~q ;
wire \Din_rf[3][4]~input_o ;
wire \RF~84_combout ;
wire \RF[3][4]~q ;
wire \Din_rf[3][5]~input_o ;
wire \RF~85_combout ;
wire \RF[3][5]~q ;
wire \Din_rf[3][6]~input_o ;
wire \RF~86_combout ;
wire \RF[3][6]~q ;
wire \Din_rf[3][7]~input_o ;
wire \RF~87_combout ;
wire \RF[3][7]~q ;
wire \Din_rf[3][8]~input_o ;
wire \RF~88_combout ;
wire \RF[3][8]~q ;
wire \Din_rf[3][9]~input_o ;
wire \RF~89_combout ;
wire \RF[3][9]~q ;
wire \Din_rf[3][10]~input_o ;
wire \RF~90_combout ;
wire \RF[3][10]~q ;
wire \Din_rf[3][11]~input_o ;
wire \RF~91_combout ;
wire \RF[3][11]~q ;
wire \Din_rf[3][12]~input_o ;
wire \RF~92_combout ;
wire \RF[3][12]~q ;
wire \Din_rf[3][13]~input_o ;
wire \RF~93_combout ;
wire \RF[3][13]~q ;
wire \Din_rf[3][14]~input_o ;
wire \RF~94_combout ;
wire \RF[3][14]~q ;
wire \Din_rf[3][15]~input_o ;
wire \RF~95_combout ;
wire \RF[3][15]~q ;
wire \logic_in[4]~input_o ;
wire \RF_PC_Write~5_combout ;
wire \Din_rf[4][0]~input_o ;
wire \RF~96_combout ;
wire \Decoder0~4_combout ;
wire \RF[4][0]~148_combout ;
wire \RF[4][0]~q ;
wire \Din_rf[4][1]~input_o ;
wire \RF~97_combout ;
wire \RF[4][1]~q ;
wire \Din_rf[4][2]~input_o ;
wire \RF~98_combout ;
wire \RF[4][2]~q ;
wire \Din_rf[4][3]~input_o ;
wire \RF~99_combout ;
wire \RF[4][3]~q ;
wire \Din_rf[4][4]~input_o ;
wire \RF~100_combout ;
wire \RF[4][4]~q ;
wire \Din_rf[4][5]~input_o ;
wire \RF~101_combout ;
wire \RF[4][5]~q ;
wire \Din_rf[4][6]~input_o ;
wire \RF~102_combout ;
wire \RF[4][6]~q ;
wire \Din_rf[4][7]~input_o ;
wire \RF~103_combout ;
wire \RF[4][7]~q ;
wire \Din_rf[4][8]~input_o ;
wire \RF~104_combout ;
wire \RF[4][8]~q ;
wire \Din_rf[4][9]~input_o ;
wire \RF~105_combout ;
wire \RF[4][9]~q ;
wire \Din_rf[4][10]~input_o ;
wire \RF~106_combout ;
wire \RF[4][10]~q ;
wire \Din_rf[4][11]~input_o ;
wire \RF~107_combout ;
wire \RF[4][11]~q ;
wire \Din_rf[4][12]~input_o ;
wire \RF~108_combout ;
wire \RF[4][12]~q ;
wire \Din_rf[4][13]~input_o ;
wire \RF~109_combout ;
wire \RF[4][13]~q ;
wire \Din_rf[4][14]~input_o ;
wire \RF~110_combout ;
wire \RF[4][14]~q ;
wire \Din_rf[4][15]~input_o ;
wire \RF~111_combout ;
wire \RF[4][15]~q ;
wire \logic_in[5]~input_o ;
wire \RF_PC_Write~6_combout ;
wire \Din_rf[5][0]~input_o ;
wire \RF~112_combout ;
wire \Decoder0~5_combout ;
wire \RF[5][0]~149_combout ;
wire \RF[5][0]~q ;
wire \Din_rf[5][1]~input_o ;
wire \RF~113_combout ;
wire \RF[5][1]~q ;
wire \Din_rf[5][2]~input_o ;
wire \RF~114_combout ;
wire \RF[5][2]~q ;
wire \Din_rf[5][3]~input_o ;
wire \RF~115_combout ;
wire \RF[5][3]~q ;
wire \Din_rf[5][4]~input_o ;
wire \RF~116_combout ;
wire \RF[5][4]~q ;
wire \Din_rf[5][5]~input_o ;
wire \RF~117_combout ;
wire \RF[5][5]~q ;
wire \Din_rf[5][6]~input_o ;
wire \RF~118_combout ;
wire \RF[5][6]~q ;
wire \Din_rf[5][7]~input_o ;
wire \RF~119_combout ;
wire \RF[5][7]~q ;
wire \Din_rf[5][8]~input_o ;
wire \RF~120_combout ;
wire \RF[5][8]~q ;
wire \Din_rf[5][9]~input_o ;
wire \RF~121_combout ;
wire \RF[5][9]~q ;
wire \Din_rf[5][10]~input_o ;
wire \RF~122_combout ;
wire \RF[5][10]~q ;
wire \Din_rf[5][11]~input_o ;
wire \RF~123_combout ;
wire \RF[5][11]~q ;
wire \Din_rf[5][12]~input_o ;
wire \RF~124_combout ;
wire \RF[5][12]~q ;
wire \Din_rf[5][13]~input_o ;
wire \RF~125_combout ;
wire \RF[5][13]~q ;
wire \Din_rf[5][14]~input_o ;
wire \RF~126_combout ;
wire \RF[5][14]~q ;
wire \Din_rf[5][15]~input_o ;
wire \RF~127_combout ;
wire \RF[5][15]~q ;
wire \Din_rf[6][0]~input_o ;
wire \logic_in[6]~input_o ;
wire \RF_PC_Write~7_combout ;
wire \RF~128_combout ;
wire \Decoder0~6_combout ;
wire \RF[6][0]~150_combout ;
wire \RF[6][0]~q ;
wire \Din_rf[6][1]~input_o ;
wire \RF~129_combout ;
wire \RF[6][1]~q ;
wire \Din_rf[6][2]~input_o ;
wire \RF~130_combout ;
wire \RF[6][2]~q ;
wire \Din_rf[6][3]~input_o ;
wire \RF~131_combout ;
wire \RF[6][3]~q ;
wire \Din_rf[6][4]~input_o ;
wire \RF~132_combout ;
wire \RF[6][4]~q ;
wire \Din_rf[6][5]~input_o ;
wire \RF~133_combout ;
wire \RF[6][5]~q ;
wire \Din_rf[6][6]~input_o ;
wire \RF~134_combout ;
wire \RF[6][6]~q ;
wire \Din_rf[6][7]~input_o ;
wire \RF~135_combout ;
wire \RF[6][7]~q ;
wire \Din_rf[6][8]~input_o ;
wire \RF~136_combout ;
wire \RF[6][8]~q ;
wire \Din_rf[6][9]~input_o ;
wire \RF~137_combout ;
wire \RF[6][9]~q ;
wire \Din_rf[6][10]~input_o ;
wire \RF~138_combout ;
wire \RF[6][10]~q ;
wire \Din_rf[6][11]~input_o ;
wire \RF~139_combout ;
wire \RF[6][11]~q ;
wire \Din_rf[6][12]~input_o ;
wire \RF~140_combout ;
wire \RF[6][12]~q ;
wire \Din_rf[6][13]~input_o ;
wire \RF~141_combout ;
wire \RF[6][13]~q ;
wire \Din_rf[6][14]~input_o ;
wire \RF~142_combout ;
wire \RF[6][14]~q ;
wire \Din_rf[6][15]~input_o ;
wire \RF~143_combout ;
wire \RF[6][15]~q ;
wire \pc_write~input_o ;
wire \RF_PC_Write~8_combout ;
wire \d4rf[0]~input_o ;
wire \RF[7][0]~0_combout ;
wire \Din_rf[7][0]~input_o ;
wire \logic_in[7]~input_o ;
wire \RF_PC_Write~9_combout ;
wire \Decoder0~7_combout ;
wire \RF[7][0]~151_combout ;
wire \RF[7][0]~q ;
wire \d4rf[1]~input_o ;
wire \RF[7][1]~1_combout ;
wire \Din_rf[7][1]~input_o ;
wire \RF[7][1]~q ;
wire \d4rf[2]~input_o ;
wire \RF[7][2]~2_combout ;
wire \Din_rf[7][2]~input_o ;
wire \RF[7][2]~q ;
wire \d4rf[3]~input_o ;
wire \RF[7][3]~3_combout ;
wire \Din_rf[7][3]~input_o ;
wire \RF[7][3]~q ;
wire \d4rf[4]~input_o ;
wire \RF[7][4]~4_combout ;
wire \Din_rf[7][4]~input_o ;
wire \RF[7][4]~q ;
wire \d4rf[5]~input_o ;
wire \RF[7][5]~5_combout ;
wire \Din_rf[7][5]~input_o ;
wire \RF[7][5]~q ;
wire \d4rf[6]~input_o ;
wire \RF[7][6]~6_combout ;
wire \Din_rf[7][6]~input_o ;
wire \RF[7][6]~q ;
wire \d4rf[7]~input_o ;
wire \RF[7][7]~7_combout ;
wire \Din_rf[7][7]~input_o ;
wire \RF[7][7]~q ;
wire \d4rf[8]~input_o ;
wire \RF[7][8]~8_combout ;
wire \Din_rf[7][8]~input_o ;
wire \RF[7][8]~q ;
wire \d4rf[9]~input_o ;
wire \RF[7][9]~9_combout ;
wire \Din_rf[7][9]~input_o ;
wire \RF[7][9]~q ;
wire \d4rf[10]~input_o ;
wire \RF[7][10]~10_combout ;
wire \Din_rf[7][10]~input_o ;
wire \RF[7][10]~q ;
wire \d4rf[11]~input_o ;
wire \RF[7][11]~11_combout ;
wire \Din_rf[7][11]~input_o ;
wire \RF[7][11]~q ;
wire \d4rf[12]~input_o ;
wire \RF[7][12]~12_combout ;
wire \Din_rf[7][12]~input_o ;
wire \RF[7][12]~q ;
wire \d4rf[13]~input_o ;
wire \RF[7][13]~13_combout ;
wire \Din_rf[7][13]~input_o ;
wire \RF[7][13]~q ;
wire \d4rf[14]~input_o ;
wire \RF[7][14]~14_combout ;
wire \Din_rf[7][14]~input_o ;
wire \RF[7][14]~q ;
wire \d4rf[15]~input_o ;
wire \RF[7][15]~15_combout ;
wire \Din_rf[7][15]~input_o ;
wire \RF[7][15]~q ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X67_Y40_N23
cycloneive_io_obuf \done~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\done~output_o ),
	.obar());
// synopsys translate_off
defparam \done~output .bus_hold = "false";
defparam \done~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N16
cycloneive_io_obuf \Dout_rf[0][0]~output (
	.i(\RF[0][0]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[0][0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[0][0]~output .bus_hold = "false";
defparam \Dout_rf[0][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
cycloneive_io_obuf \Dout_rf[0][1]~output (
	.i(\RF[0][1]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[0][1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[0][1]~output .bus_hold = "false";
defparam \Dout_rf[0][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N23
cycloneive_io_obuf \Dout_rf[0][2]~output (
	.i(\RF[0][2]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[0][2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[0][2]~output .bus_hold = "false";
defparam \Dout_rf[0][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y0_N2
cycloneive_io_obuf \Dout_rf[0][3]~output (
	.i(\RF[0][3]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[0][3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[0][3]~output .bus_hold = "false";
defparam \Dout_rf[0][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N9
cycloneive_io_obuf \Dout_rf[0][4]~output (
	.i(\RF[0][4]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[0][4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[0][4]~output .bus_hold = "false";
defparam \Dout_rf[0][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N9
cycloneive_io_obuf \Dout_rf[0][5]~output (
	.i(\RF[0][5]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[0][5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[0][5]~output .bus_hold = "false";
defparam \Dout_rf[0][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \Dout_rf[0][6]~output (
	.i(\RF[0][6]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[0][6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[0][6]~output .bus_hold = "false";
defparam \Dout_rf[0][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \Dout_rf[0][7]~output (
	.i(\RF[0][7]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[0][7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[0][7]~output .bus_hold = "false";
defparam \Dout_rf[0][7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \Dout_rf[0][8]~output (
	.i(\RF[0][8]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[0][8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[0][8]~output .bus_hold = "false";
defparam \Dout_rf[0][8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N30
cycloneive_io_obuf \Dout_rf[0][9]~output (
	.i(\RF[0][9]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[0][9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[0][9]~output .bus_hold = "false";
defparam \Dout_rf[0][9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y38_N16
cycloneive_io_obuf \Dout_rf[0][10]~output (
	.i(\RF[0][10]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[0][10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[0][10]~output .bus_hold = "false";
defparam \Dout_rf[0][10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y41_N9
cycloneive_io_obuf \Dout_rf[0][11]~output (
	.i(\RF[0][11]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[0][11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[0][11]~output .bus_hold = "false";
defparam \Dout_rf[0][11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N16
cycloneive_io_obuf \Dout_rf[0][12]~output (
	.i(\RF[0][12]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[0][12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[0][12]~output .bus_hold = "false";
defparam \Dout_rf[0][12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y36_N2
cycloneive_io_obuf \Dout_rf[0][13]~output (
	.i(\RF[0][13]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[0][13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[0][13]~output .bus_hold = "false";
defparam \Dout_rf[0][13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y38_N23
cycloneive_io_obuf \Dout_rf[0][14]~output (
	.i(\RF[0][14]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[0][14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[0][14]~output .bus_hold = "false";
defparam \Dout_rf[0][14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \Dout_rf[0][15]~output (
	.i(\RF[0][15]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[0][15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[0][15]~output .bus_hold = "false";
defparam \Dout_rf[0][15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y40_N9
cycloneive_io_obuf \Dout_rf[1][0]~output (
	.i(\RF[1][0]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[1][0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[1][0]~output .bus_hold = "false";
defparam \Dout_rf[1][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \Dout_rf[1][1]~output (
	.i(\RF[1][1]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[1][1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[1][1]~output .bus_hold = "false";
defparam \Dout_rf[1][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \Dout_rf[1][2]~output (
	.i(\RF[1][2]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[1][2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[1][2]~output .bus_hold = "false";
defparam \Dout_rf[1][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N23
cycloneive_io_obuf \Dout_rf[1][3]~output (
	.i(\RF[1][3]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[1][3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[1][3]~output .bus_hold = "false";
defparam \Dout_rf[1][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \Dout_rf[1][4]~output (
	.i(\RF[1][4]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[1][4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[1][4]~output .bus_hold = "false";
defparam \Dout_rf[1][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \Dout_rf[1][5]~output (
	.i(\RF[1][5]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[1][5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[1][5]~output .bus_hold = "false";
defparam \Dout_rf[1][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N16
cycloneive_io_obuf \Dout_rf[1][6]~output (
	.i(\RF[1][6]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[1][6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[1][6]~output .bus_hold = "false";
defparam \Dout_rf[1][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y7_N16
cycloneive_io_obuf \Dout_rf[1][7]~output (
	.i(\RF[1][7]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[1][7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[1][7]~output .bus_hold = "false";
defparam \Dout_rf[1][7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y7_N9
cycloneive_io_obuf \Dout_rf[1][8]~output (
	.i(\RF[1][8]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[1][8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[1][8]~output .bus_hold = "false";
defparam \Dout_rf[1][8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y10_N16
cycloneive_io_obuf \Dout_rf[1][9]~output (
	.i(\RF[1][9]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[1][9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[1][9]~output .bus_hold = "false";
defparam \Dout_rf[1][9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y15_N2
cycloneive_io_obuf \Dout_rf[1][10]~output (
	.i(\RF[1][10]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[1][10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[1][10]~output .bus_hold = "false";
defparam \Dout_rf[1][10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y10_N23
cycloneive_io_obuf \Dout_rf[1][11]~output (
	.i(\RF[1][11]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[1][11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[1][11]~output .bus_hold = "false";
defparam \Dout_rf[1][11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y9_N16
cycloneive_io_obuf \Dout_rf[1][12]~output (
	.i(\RF[1][12]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[1][12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[1][12]~output .bus_hold = "false";
defparam \Dout_rf[1][12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y17_N16
cycloneive_io_obuf \Dout_rf[1][13]~output (
	.i(\RF[1][13]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[1][13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[1][13]~output .bus_hold = "false";
defparam \Dout_rf[1][13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y13_N2
cycloneive_io_obuf \Dout_rf[1][14]~output (
	.i(\RF[1][14]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[1][14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[1][14]~output .bus_hold = "false";
defparam \Dout_rf[1][14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
cycloneive_io_obuf \Dout_rf[1][15]~output (
	.i(\RF[1][15]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[1][15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[1][15]~output .bus_hold = "false";
defparam \Dout_rf[1][15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N2
cycloneive_io_obuf \Dout_rf[2][0]~output (
	.i(\RF[2][0]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[2][0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[2][0]~output .bus_hold = "false";
defparam \Dout_rf[2][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N2
cycloneive_io_obuf \Dout_rf[2][1]~output (
	.i(\RF[2][1]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[2][1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[2][1]~output .bus_hold = "false";
defparam \Dout_rf[2][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \Dout_rf[2][2]~output (
	.i(\RF[2][2]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[2][2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[2][2]~output .bus_hold = "false";
defparam \Dout_rf[2][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N9
cycloneive_io_obuf \Dout_rf[2][3]~output (
	.i(\RF[2][3]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[2][3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[2][3]~output .bus_hold = "false";
defparam \Dout_rf[2][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \Dout_rf[2][4]~output (
	.i(\RF[2][4]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[2][4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[2][4]~output .bus_hold = "false";
defparam \Dout_rf[2][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \Dout_rf[2][5]~output (
	.i(\RF[2][5]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[2][5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[2][5]~output .bus_hold = "false";
defparam \Dout_rf[2][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N9
cycloneive_io_obuf \Dout_rf[2][6]~output (
	.i(\RF[2][6]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[2][6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[2][6]~output .bus_hold = "false";
defparam \Dout_rf[2][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y11_N9
cycloneive_io_obuf \Dout_rf[2][7]~output (
	.i(\RF[2][7]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[2][7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[2][7]~output .bus_hold = "false";
defparam \Dout_rf[2][7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y10_N9
cycloneive_io_obuf \Dout_rf[2][8]~output (
	.i(\RF[2][8]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[2][8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[2][8]~output .bus_hold = "false";
defparam \Dout_rf[2][8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y9_N9
cycloneive_io_obuf \Dout_rf[2][9]~output (
	.i(\RF[2][9]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[2][9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[2][9]~output .bus_hold = "false";
defparam \Dout_rf[2][9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y14_N23
cycloneive_io_obuf \Dout_rf[2][10]~output (
	.i(\RF[2][10]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[2][10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[2][10]~output .bus_hold = "false";
defparam \Dout_rf[2][10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \Dout_rf[2][11]~output (
	.i(\RF[2][11]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[2][11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[2][11]~output .bus_hold = "false";
defparam \Dout_rf[2][11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y13_N16
cycloneive_io_obuf \Dout_rf[2][12]~output (
	.i(\RF[2][12]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[2][12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[2][12]~output .bus_hold = "false";
defparam \Dout_rf[2][12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y10_N2
cycloneive_io_obuf \Dout_rf[2][13]~output (
	.i(\RF[2][13]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[2][13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[2][13]~output .bus_hold = "false";
defparam \Dout_rf[2][13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y18_N16
cycloneive_io_obuf \Dout_rf[2][14]~output (
	.i(\RF[2][14]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[2][14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[2][14]~output .bus_hold = "false";
defparam \Dout_rf[2][14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \Dout_rf[2][15]~output (
	.i(\RF[2][15]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[2][15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[2][15]~output .bus_hold = "false";
defparam \Dout_rf[2][15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y43_N16
cycloneive_io_obuf \Dout_rf[3][0]~output (
	.i(\RF[3][0]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[3][0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[3][0]~output .bus_hold = "false";
defparam \Dout_rf[3][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N30
cycloneive_io_obuf \Dout_rf[3][1]~output (
	.i(\RF[3][1]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[3][1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[3][1]~output .bus_hold = "false";
defparam \Dout_rf[3][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \Dout_rf[3][2]~output (
	.i(\RF[3][2]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[3][2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[3][2]~output .bus_hold = "false";
defparam \Dout_rf[3][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N30
cycloneive_io_obuf \Dout_rf[3][3]~output (
	.i(\RF[3][3]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[3][3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[3][3]~output .bus_hold = "false";
defparam \Dout_rf[3][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \Dout_rf[3][4]~output (
	.i(\RF[3][4]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[3][4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[3][4]~output .bus_hold = "false";
defparam \Dout_rf[3][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \Dout_rf[3][5]~output (
	.i(\RF[3][5]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[3][5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[3][5]~output .bus_hold = "false";
defparam \Dout_rf[3][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \Dout_rf[3][6]~output (
	.i(\RF[3][6]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[3][6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[3][6]~output .bus_hold = "false";
defparam \Dout_rf[3][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y43_N9
cycloneive_io_obuf \Dout_rf[3][7]~output (
	.i(\RF[3][7]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[3][7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[3][7]~output .bus_hold = "false";
defparam \Dout_rf[3][7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y43_N16
cycloneive_io_obuf \Dout_rf[3][8]~output (
	.i(\RF[3][8]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[3][8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[3][8]~output .bus_hold = "false";
defparam \Dout_rf[3][8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y43_N9
cycloneive_io_obuf \Dout_rf[3][9]~output (
	.i(\RF[3][9]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[3][9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[3][9]~output .bus_hold = "false";
defparam \Dout_rf[3][9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y43_N2
cycloneive_io_obuf \Dout_rf[3][10]~output (
	.i(\RF[3][10]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[3][10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[3][10]~output .bus_hold = "false";
defparam \Dout_rf[3][10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y43_N23
cycloneive_io_obuf \Dout_rf[3][11]~output (
	.i(\RF[3][11]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[3][11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[3][11]~output .bus_hold = "false";
defparam \Dout_rf[3][11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y43_N9
cycloneive_io_obuf \Dout_rf[3][12]~output (
	.i(\RF[3][12]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[3][12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[3][12]~output .bus_hold = "false";
defparam \Dout_rf[3][12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y43_N16
cycloneive_io_obuf \Dout_rf[3][13]~output (
	.i(\RF[3][13]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[3][13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[3][13]~output .bus_hold = "false";
defparam \Dout_rf[3][13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y43_N2
cycloneive_io_obuf \Dout_rf[3][14]~output (
	.i(\RF[3][14]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[3][14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[3][14]~output .bus_hold = "false";
defparam \Dout_rf[3][14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N2
cycloneive_io_obuf \Dout_rf[3][15]~output (
	.i(\RF[3][15]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[3][15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[3][15]~output .bus_hold = "false";
defparam \Dout_rf[3][15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y43_N16
cycloneive_io_obuf \Dout_rf[4][0]~output (
	.i(\RF[4][0]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[4][0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[4][0]~output .bus_hold = "false";
defparam \Dout_rf[4][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y43_N16
cycloneive_io_obuf \Dout_rf[4][1]~output (
	.i(\RF[4][1]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[4][1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[4][1]~output .bus_hold = "false";
defparam \Dout_rf[4][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y43_N2
cycloneive_io_obuf \Dout_rf[4][2]~output (
	.i(\RF[4][2]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[4][2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[4][2]~output .bus_hold = "false";
defparam \Dout_rf[4][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y43_N9
cycloneive_io_obuf \Dout_rf[4][3]~output (
	.i(\RF[4][3]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[4][3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[4][3]~output .bus_hold = "false";
defparam \Dout_rf[4][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y43_N16
cycloneive_io_obuf \Dout_rf[4][4]~output (
	.i(\RF[4][4]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[4][4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[4][4]~output .bus_hold = "false";
defparam \Dout_rf[4][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y43_N23
cycloneive_io_obuf \Dout_rf[4][5]~output (
	.i(\RF[4][5]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[4][5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[4][5]~output .bus_hold = "false";
defparam \Dout_rf[4][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y43_N16
cycloneive_io_obuf \Dout_rf[4][6]~output (
	.i(\RF[4][6]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[4][6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[4][6]~output .bus_hold = "false";
defparam \Dout_rf[4][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y43_N2
cycloneive_io_obuf \Dout_rf[4][7]~output (
	.i(\RF[4][7]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[4][7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[4][7]~output .bus_hold = "false";
defparam \Dout_rf[4][7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y43_N9
cycloneive_io_obuf \Dout_rf[4][8]~output (
	.i(\RF[4][8]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[4][8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[4][8]~output .bus_hold = "false";
defparam \Dout_rf[4][8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y43_N23
cycloneive_io_obuf \Dout_rf[4][9]~output (
	.i(\RF[4][9]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[4][9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[4][9]~output .bus_hold = "false";
defparam \Dout_rf[4][9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y43_N23
cycloneive_io_obuf \Dout_rf[4][10]~output (
	.i(\RF[4][10]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[4][10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[4][10]~output .bus_hold = "false";
defparam \Dout_rf[4][10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y43_N30
cycloneive_io_obuf \Dout_rf[4][11]~output (
	.i(\RF[4][11]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[4][11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[4][11]~output .bus_hold = "false";
defparam \Dout_rf[4][11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y43_N30
cycloneive_io_obuf \Dout_rf[4][12]~output (
	.i(\RF[4][12]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[4][12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[4][12]~output .bus_hold = "false";
defparam \Dout_rf[4][12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y43_N23
cycloneive_io_obuf \Dout_rf[4][13]~output (
	.i(\RF[4][13]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[4][13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[4][13]~output .bus_hold = "false";
defparam \Dout_rf[4][13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y43_N2
cycloneive_io_obuf \Dout_rf[4][14]~output (
	.i(\RF[4][14]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[4][14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[4][14]~output .bus_hold = "false";
defparam \Dout_rf[4][14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y43_N2
cycloneive_io_obuf \Dout_rf[4][15]~output (
	.i(\RF[4][15]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[4][15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[4][15]~output .bus_hold = "false";
defparam \Dout_rf[4][15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \Dout_rf[5][0]~output (
	.i(\RF[5][0]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[5][0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[5][0]~output .bus_hold = "false";
defparam \Dout_rf[5][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N23
cycloneive_io_obuf \Dout_rf[5][1]~output (
	.i(\RF[5][1]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[5][1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[5][1]~output .bus_hold = "false";
defparam \Dout_rf[5][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \Dout_rf[5][2]~output (
	.i(\RF[5][2]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[5][2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[5][2]~output .bus_hold = "false";
defparam \Dout_rf[5][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \Dout_rf[5][3]~output (
	.i(\RF[5][3]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[5][3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[5][3]~output .bus_hold = "false";
defparam \Dout_rf[5][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \Dout_rf[5][4]~output (
	.i(\RF[5][4]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[5][4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[5][4]~output .bus_hold = "false";
defparam \Dout_rf[5][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \Dout_rf[5][5]~output (
	.i(\RF[5][5]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[5][5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[5][5]~output .bus_hold = "false";
defparam \Dout_rf[5][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N9
cycloneive_io_obuf \Dout_rf[5][6]~output (
	.i(\RF[5][6]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[5][6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[5][6]~output .bus_hold = "false";
defparam \Dout_rf[5][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y43_N2
cycloneive_io_obuf \Dout_rf[5][7]~output (
	.i(\RF[5][7]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[5][7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[5][7]~output .bus_hold = "false";
defparam \Dout_rf[5][7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y43_N30
cycloneive_io_obuf \Dout_rf[5][8]~output (
	.i(\RF[5][8]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[5][8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[5][8]~output .bus_hold = "false";
defparam \Dout_rf[5][8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y43_N9
cycloneive_io_obuf \Dout_rf[5][9]~output (
	.i(\RF[5][9]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[5][9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[5][9]~output .bus_hold = "false";
defparam \Dout_rf[5][9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y39_N16
cycloneive_io_obuf \Dout_rf[5][10]~output (
	.i(\RF[5][10]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[5][10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[5][10]~output .bus_hold = "false";
defparam \Dout_rf[5][10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y43_N9
cycloneive_io_obuf \Dout_rf[5][11]~output (
	.i(\RF[5][11]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[5][11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[5][11]~output .bus_hold = "false";
defparam \Dout_rf[5][11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y43_N9
cycloneive_io_obuf \Dout_rf[5][12]~output (
	.i(\RF[5][12]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[5][12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[5][12]~output .bus_hold = "false";
defparam \Dout_rf[5][12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y43_N23
cycloneive_io_obuf \Dout_rf[5][13]~output (
	.i(\RF[5][13]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[5][13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[5][13]~output .bus_hold = "false";
defparam \Dout_rf[5][13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y43_N16
cycloneive_io_obuf \Dout_rf[5][14]~output (
	.i(\RF[5][14]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[5][14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[5][14]~output .bus_hold = "false";
defparam \Dout_rf[5][14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \Dout_rf[5][15]~output (
	.i(\RF[5][15]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[5][15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[5][15]~output .bus_hold = "false";
defparam \Dout_rf[5][15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N30
cycloneive_io_obuf \Dout_rf[6][0]~output (
	.i(\RF[6][0]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[6][0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[6][0]~output .bus_hold = "false";
defparam \Dout_rf[6][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \Dout_rf[6][1]~output (
	.i(\RF[6][1]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[6][1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[6][1]~output .bus_hold = "false";
defparam \Dout_rf[6][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N30
cycloneive_io_obuf \Dout_rf[6][2]~output (
	.i(\RF[6][2]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[6][2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[6][2]~output .bus_hold = "false";
defparam \Dout_rf[6][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \Dout_rf[6][3]~output (
	.i(\RF[6][3]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[6][3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[6][3]~output .bus_hold = "false";
defparam \Dout_rf[6][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N30
cycloneive_io_obuf \Dout_rf[6][4]~output (
	.i(\RF[6][4]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[6][4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[6][4]~output .bus_hold = "false";
defparam \Dout_rf[6][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cycloneive_io_obuf \Dout_rf[6][5]~output (
	.i(\RF[6][5]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[6][5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[6][5]~output .bus_hold = "false";
defparam \Dout_rf[6][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \Dout_rf[6][6]~output (
	.i(\RF[6][6]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[6][6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[6][6]~output .bus_hold = "false";
defparam \Dout_rf[6][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N23
cycloneive_io_obuf \Dout_rf[6][7]~output (
	.i(\RF[6][7]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[6][7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[6][7]~output .bus_hold = "false";
defparam \Dout_rf[6][7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N30
cycloneive_io_obuf \Dout_rf[6][8]~output (
	.i(\RF[6][8]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[6][8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[6][8]~output .bus_hold = "false";
defparam \Dout_rf[6][8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y43_N16
cycloneive_io_obuf \Dout_rf[6][9]~output (
	.i(\RF[6][9]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[6][9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[6][9]~output .bus_hold = "false";
defparam \Dout_rf[6][9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N30
cycloneive_io_obuf \Dout_rf[6][10]~output (
	.i(\RF[6][10]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[6][10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[6][10]~output .bus_hold = "false";
defparam \Dout_rf[6][10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \Dout_rf[6][11]~output (
	.i(\RF[6][11]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[6][11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[6][11]~output .bus_hold = "false";
defparam \Dout_rf[6][11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N23
cycloneive_io_obuf \Dout_rf[6][12]~output (
	.i(\RF[6][12]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[6][12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[6][12]~output .bus_hold = "false";
defparam \Dout_rf[6][12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \Dout_rf[6][13]~output (
	.i(\RF[6][13]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[6][13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[6][13]~output .bus_hold = "false";
defparam \Dout_rf[6][13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N30
cycloneive_io_obuf \Dout_rf[6][14]~output (
	.i(\RF[6][14]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[6][14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[6][14]~output .bus_hold = "false";
defparam \Dout_rf[6][14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y0_N30
cycloneive_io_obuf \Dout_rf[6][15]~output (
	.i(\RF[6][15]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[6][15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[6][15]~output .bus_hold = "false";
defparam \Dout_rf[6][15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y19_N23
cycloneive_io_obuf \Dout_rf[7][0]~output (
	.i(\RF[7][0]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[7][0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[7][0]~output .bus_hold = "false";
defparam \Dout_rf[7][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y37_N16
cycloneive_io_obuf \Dout_rf[7][1]~output (
	.i(\RF[7][1]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[7][1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[7][1]~output .bus_hold = "false";
defparam \Dout_rf[7][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y34_N23
cycloneive_io_obuf \Dout_rf[7][2]~output (
	.i(\RF[7][2]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[7][2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[7][2]~output .bus_hold = "false";
defparam \Dout_rf[7][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y36_N16
cycloneive_io_obuf \Dout_rf[7][3]~output (
	.i(\RF[7][3]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[7][3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[7][3]~output .bus_hold = "false";
defparam \Dout_rf[7][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y36_N23
cycloneive_io_obuf \Dout_rf[7][4]~output (
	.i(\RF[7][4]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[7][4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[7][4]~output .bus_hold = "false";
defparam \Dout_rf[7][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y27_N16
cycloneive_io_obuf \Dout_rf[7][5]~output (
	.i(\RF[7][5]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[7][5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[7][5]~output .bus_hold = "false";
defparam \Dout_rf[7][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y26_N23
cycloneive_io_obuf \Dout_rf[7][6]~output (
	.i(\RF[7][6]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[7][6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[7][6]~output .bus_hold = "false";
defparam \Dout_rf[7][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y31_N2
cycloneive_io_obuf \Dout_rf[7][7]~output (
	.i(\RF[7][7]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[7][7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[7][7]~output .bus_hold = "false";
defparam \Dout_rf[7][7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y38_N16
cycloneive_io_obuf \Dout_rf[7][8]~output (
	.i(\RF[7][8]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[7][8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[7][8]~output .bus_hold = "false";
defparam \Dout_rf[7][8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y25_N23
cycloneive_io_obuf \Dout_rf[7][9]~output (
	.i(\RF[7][9]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[7][9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[7][9]~output .bus_hold = "false";
defparam \Dout_rf[7][9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N2
cycloneive_io_obuf \Dout_rf[7][10]~output (
	.i(\RF[7][10]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[7][10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[7][10]~output .bus_hold = "false";
defparam \Dout_rf[7][10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \Dout_rf[7][11]~output (
	.i(\RF[7][11]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[7][11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[7][11]~output .bus_hold = "false";
defparam \Dout_rf[7][11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \Dout_rf[7][12]~output (
	.i(\RF[7][12]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[7][12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[7][12]~output .bus_hold = "false";
defparam \Dout_rf[7][12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y43_N2
cycloneive_io_obuf \Dout_rf[7][13]~output (
	.i(\RF[7][13]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[7][13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[7][13]~output .bus_hold = "false";
defparam \Dout_rf[7][13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \Dout_rf[7][14]~output (
	.i(\RF[7][14]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[7][14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[7][14]~output .bus_hold = "false";
defparam \Dout_rf[7][14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N23
cycloneive_io_obuf \Dout_rf[7][15]~output (
	.i(\RF[7][15]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Dout_rf[7][15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Dout_rf[7][15]~output .bus_hold = "false";
defparam \Dout_rf[7][15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N15
cycloneive_io_ibuf \Din_rf[0][0]~input (
	.i(Din_rf_0_0),
	.ibar(gnd),
	.o(\Din_rf[0][0]~input_o ));
// synopsys translate_off
defparam \Din_rf[0][0]~input .bus_hold = "false";
defparam \Din_rf[0][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N22
cycloneive_io_ibuf \d3rf[0]~input (
	.i(d3rf[0]),
	.ibar(gnd),
	.o(\d3rf[0]~input_o ));
// synopsys translate_off
defparam \d3rf[0]~input .bus_hold = "false";
defparam \d3rf[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y43_N15
cycloneive_io_ibuf \rf_write~input (
	.i(rf_write),
	.ibar(gnd),
	.o(\rf_write~input_o ));
// synopsys translate_off
defparam \rf_write~input .bus_hold = "false";
defparam \rf_write~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y2_N1
cycloneive_io_ibuf \path_decider~input (
	.i(path_decider),
	.ibar(gnd),
	.o(\path_decider~input_o ));
// synopsys translate_off
defparam \path_decider~input .bus_hold = "false";
defparam \path_decider~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y43_N22
cycloneive_io_ibuf \logic_in[0]~input (
	.i(logic_in[0]),
	.ibar(gnd),
	.o(\logic_in[0]~input_o ));
// synopsys translate_off
defparam \logic_in[0]~input .bus_hold = "false";
defparam \logic_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y31_N24
cycloneive_lcell_comb \RF_PC_Write~0 (
// Equation(s):
// \RF_PC_Write~0_combout  = (\rf_write~input_o  & (\path_decider~input_o  & \logic_in[0]~input_o ))

	.dataa(\rf_write~input_o ),
	.datab(\path_decider~input_o ),
	.datac(gnd),
	.datad(\logic_in[0]~input_o ),
	.cin(gnd),
	.combout(\RF_PC_Write~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF_PC_Write~0 .lut_mask = 16'h8800;
defparam \RF_PC_Write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N16
cycloneive_lcell_comb \RF~32 (
// Equation(s):
// \RF~32_combout  = (\RF_PC_Write~0_combout  & (\Din_rf[0][0]~input_o )) # (!\RF_PC_Write~0_combout  & ((\d3rf[0]~input_o )))

	.dataa(\Din_rf[0][0]~input_o ),
	.datab(\d3rf[0]~input_o ),
	.datac(\RF_PC_Write~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RF~32_combout ),
	.cout());
// synopsys translate_off
defparam \RF~32 .lut_mask = 16'hACAC;
defparam \RF~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N1
cycloneive_io_ibuf \a3rf[2]~input (
	.i(a3rf[2]),
	.ibar(gnd),
	.o(\a3rf[2]~input_o ));
// synopsys translate_off
defparam \a3rf[2]~input .bus_hold = "false";
defparam \a3rf[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N22
cycloneive_io_ibuf \a3rf[0]~input (
	.i(a3rf[0]),
	.ibar(gnd),
	.o(\a3rf[0]~input_o ));
// synopsys translate_off
defparam \a3rf[0]~input .bus_hold = "false";
defparam \a3rf[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cycloneive_io_ibuf \a3rf[1]~input (
	.i(a3rf[1]),
	.ibar(gnd),
	.o(\a3rf[1]~input_o ));
// synopsys translate_off
defparam \a3rf[1]~input .bus_hold = "false";
defparam \a3rf[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N24
cycloneive_lcell_comb \RF_PC_Write~1 (
// Equation(s):
// \RF_PC_Write~1_combout  = (!\path_decider~input_o  & \rf_write~input_o )

	.dataa(gnd),
	.datab(\path_decider~input_o ),
	.datac(\rf_write~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RF_PC_Write~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF_PC_Write~1 .lut_mask = 16'h3030;
defparam \RF_PC_Write~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N18
cycloneive_lcell_comb \Decoder0~0 (
// Equation(s):
// \Decoder0~0_combout  = (!\a3rf[2]~input_o  & (!\a3rf[0]~input_o  & (!\a3rf[1]~input_o  & \RF_PC_Write~1_combout )))

	.dataa(\a3rf[2]~input_o ),
	.datab(\a3rf[0]~input_o ),
	.datac(\a3rf[1]~input_o ),
	.datad(\RF_PC_Write~1_combout ),
	.cin(gnd),
	.combout(\Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~0 .lut_mask = 16'h0100;
defparam \Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y31_N4
cycloneive_lcell_comb \RF[0][0]~144 (
// Equation(s):
// \RF[0][0]~144_combout  = (\Decoder0~0_combout ) # ((\rf_write~input_o  & (\path_decider~input_o  & \logic_in[0]~input_o )))

	.dataa(\rf_write~input_o ),
	.datab(\path_decider~input_o ),
	.datac(\Decoder0~0_combout ),
	.datad(\logic_in[0]~input_o ),
	.cin(gnd),
	.combout(\RF[0][0]~144_combout ),
	.cout());
// synopsys translate_off
defparam \RF[0][0]~144 .lut_mask = 16'hF8F0;
defparam \RF[0][0]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y4_N17
dffeas \RF[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[0][0]~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[0][0] .is_wysiwyg = "true";
defparam \RF[0][0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N1
cycloneive_io_ibuf \d3rf[1]~input (
	.i(d3rf[1]),
	.ibar(gnd),
	.o(\d3rf[1]~input_o ));
// synopsys translate_off
defparam \d3rf[1]~input .bus_hold = "false";
defparam \d3rf[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N29
cycloneive_io_ibuf \Din_rf[0][1]~input (
	.i(Din_rf_0_1),
	.ibar(gnd),
	.o(\Din_rf[0][1]~input_o ));
// synopsys translate_off
defparam \Din_rf[0][1]~input .bus_hold = "false";
defparam \Din_rf[0][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N10
cycloneive_lcell_comb \RF~33 (
// Equation(s):
// \RF~33_combout  = (\RF_PC_Write~0_combout  & ((\Din_rf[0][1]~input_o ))) # (!\RF_PC_Write~0_combout  & (\d3rf[1]~input_o ))

	.dataa(\d3rf[1]~input_o ),
	.datab(\Din_rf[0][1]~input_o ),
	.datac(\RF_PC_Write~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RF~33_combout ),
	.cout());
// synopsys translate_off
defparam \RF~33 .lut_mask = 16'hCACA;
defparam \RF~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y4_N11
dffeas \RF[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[0][0]~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[0][1] .is_wysiwyg = "true";
defparam \RF[0][1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N15
cycloneive_io_ibuf \Din_rf[0][2]~input (
	.i(Din_rf_0_2),
	.ibar(gnd),
	.o(\Din_rf[0][2]~input_o ));
// synopsys translate_off
defparam \Din_rf[0][2]~input .bus_hold = "false";
defparam \Din_rf[0][2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X61_Y0_N15
cycloneive_io_ibuf \d3rf[2]~input (
	.i(d3rf[2]),
	.ibar(gnd),
	.o(\d3rf[2]~input_o ));
// synopsys translate_off
defparam \d3rf[2]~input .bus_hold = "false";
defparam \d3rf[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N28
cycloneive_lcell_comb \RF~34 (
// Equation(s):
// \RF~34_combout  = (\RF_PC_Write~0_combout  & (\Din_rf[0][2]~input_o )) # (!\RF_PC_Write~0_combout  & ((\d3rf[2]~input_o )))

	.dataa(gnd),
	.datab(\Din_rf[0][2]~input_o ),
	.datac(\RF_PC_Write~0_combout ),
	.datad(\d3rf[2]~input_o ),
	.cin(gnd),
	.combout(\RF~34_combout ),
	.cout());
// synopsys translate_off
defparam \RF~34 .lut_mask = 16'hCFC0;
defparam \RF~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y4_N29
dffeas \RF[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[0][0]~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[0][2] .is_wysiwyg = "true";
defparam \RF[0][2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N29
cycloneive_io_ibuf \d3rf[3]~input (
	.i(d3rf[3]),
	.ibar(gnd),
	.o(\d3rf[3]~input_o ));
// synopsys translate_off
defparam \d3rf[3]~input .bus_hold = "false";
defparam \d3rf[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N1
cycloneive_io_ibuf \Din_rf[0][3]~input (
	.i(Din_rf_0_3),
	.ibar(gnd),
	.o(\Din_rf[0][3]~input_o ));
// synopsys translate_off
defparam \Din_rf[0][3]~input .bus_hold = "false";
defparam \Din_rf[0][3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N30
cycloneive_lcell_comb \RF~35 (
// Equation(s):
// \RF~35_combout  = (\RF_PC_Write~0_combout  & ((\Din_rf[0][3]~input_o ))) # (!\RF_PC_Write~0_combout  & (\d3rf[3]~input_o ))

	.dataa(\d3rf[3]~input_o ),
	.datab(\RF_PC_Write~0_combout ),
	.datac(\Din_rf[0][3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RF~35_combout ),
	.cout());
// synopsys translate_off
defparam \RF~35 .lut_mask = 16'hE2E2;
defparam \RF~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y4_N31
dffeas \RF[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[0][0]~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[0][3] .is_wysiwyg = "true";
defparam \RF[0][3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N22
cycloneive_io_ibuf \Din_rf[0][4]~input (
	.i(Din_rf_0_4),
	.ibar(gnd),
	.o(\Din_rf[0][4]~input_o ));
// synopsys translate_off
defparam \Din_rf[0][4]~input .bus_hold = "false";
defparam \Din_rf[0][4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y41_N22
cycloneive_io_ibuf \d3rf[4]~input (
	.i(d3rf[4]),
	.ibar(gnd),
	.o(\d3rf[4]~input_o ));
// synopsys translate_off
defparam \d3rf[4]~input .bus_hold = "false";
defparam \d3rf[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N0
cycloneive_lcell_comb \RF~36 (
// Equation(s):
// \RF~36_combout  = (\RF_PC_Write~0_combout  & (\Din_rf[0][4]~input_o )) # (!\RF_PC_Write~0_combout  & ((\d3rf[4]~input_o )))

	.dataa(\Din_rf[0][4]~input_o ),
	.datab(\RF_PC_Write~0_combout ),
	.datac(gnd),
	.datad(\d3rf[4]~input_o ),
	.cin(gnd),
	.combout(\RF~36_combout ),
	.cout());
// synopsys translate_off
defparam \RF~36 .lut_mask = 16'hBB88;
defparam \RF~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y4_N1
dffeas \RF[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[0][0]~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[0][4] .is_wysiwyg = "true";
defparam \RF[0][4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y5_N8
cycloneive_io_ibuf \Din_rf[0][5]~input (
	.i(Din_rf_0_5),
	.ibar(gnd),
	.o(\Din_rf[0][5]~input_o ));
// synopsys translate_off
defparam \Din_rf[0][5]~input .bus_hold = "false";
defparam \Din_rf[0][5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N22
cycloneive_io_ibuf \d3rf[5]~input (
	.i(d3rf[5]),
	.ibar(gnd),
	.o(\d3rf[5]~input_o ));
// synopsys translate_off
defparam \d3rf[5]~input .bus_hold = "false";
defparam \d3rf[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N2
cycloneive_lcell_comb \RF~37 (
// Equation(s):
// \RF~37_combout  = (\RF_PC_Write~0_combout  & (\Din_rf[0][5]~input_o )) # (!\RF_PC_Write~0_combout  & ((\d3rf[5]~input_o )))

	.dataa(gnd),
	.datab(\RF_PC_Write~0_combout ),
	.datac(\Din_rf[0][5]~input_o ),
	.datad(\d3rf[5]~input_o ),
	.cin(gnd),
	.combout(\RF~37_combout ),
	.cout());
// synopsys translate_off
defparam \RF~37 .lut_mask = 16'hF3C0;
defparam \RF~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y4_N3
dffeas \RF[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[0][0]~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[0][5] .is_wysiwyg = "true";
defparam \RF[0][5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y0_N29
cycloneive_io_ibuf \Din_rf[0][6]~input (
	.i(Din_rf_0_6),
	.ibar(gnd),
	.o(\Din_rf[0][6]~input_o ));
// synopsys translate_off
defparam \Din_rf[0][6]~input .bus_hold = "false";
defparam \Din_rf[0][6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N1
cycloneive_io_ibuf \d3rf[6]~input (
	.i(d3rf[6]),
	.ibar(gnd),
	.o(\d3rf[6]~input_o ));
// synopsys translate_off
defparam \d3rf[6]~input .bus_hold = "false";
defparam \d3rf[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N4
cycloneive_lcell_comb \RF~38 (
// Equation(s):
// \RF~38_combout  = (\RF_PC_Write~0_combout  & (\Din_rf[0][6]~input_o )) # (!\RF_PC_Write~0_combout  & ((\d3rf[6]~input_o )))

	.dataa(gnd),
	.datab(\Din_rf[0][6]~input_o ),
	.datac(\RF_PC_Write~0_combout ),
	.datad(\d3rf[6]~input_o ),
	.cin(gnd),
	.combout(\RF~38_combout ),
	.cout());
// synopsys translate_off
defparam \RF~38 .lut_mask = 16'hCFC0;
defparam \RF~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y4_N5
dffeas \RF[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[0][0]~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[0][6] .is_wysiwyg = "true";
defparam \RF[0][6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X61_Y0_N22
cycloneive_io_ibuf \Din_rf[0][7]~input (
	.i(Din_rf_0_7),
	.ibar(gnd),
	.o(\Din_rf[0][7]~input_o ));
// synopsys translate_off
defparam \Din_rf[0][7]~input .bus_hold = "false";
defparam \Din_rf[0][7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y38_N22
cycloneive_io_ibuf \d3rf[7]~input (
	.i(d3rf[7]),
	.ibar(gnd),
	.o(\d3rf[7]~input_o ));
// synopsys translate_off
defparam \d3rf[7]~input .bus_hold = "false";
defparam \d3rf[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N6
cycloneive_lcell_comb \RF~39 (
// Equation(s):
// \RF~39_combout  = (\RF_PC_Write~0_combout  & (\Din_rf[0][7]~input_o )) # (!\RF_PC_Write~0_combout  & ((\d3rf[7]~input_o )))

	.dataa(\Din_rf[0][7]~input_o ),
	.datab(gnd),
	.datac(\RF_PC_Write~0_combout ),
	.datad(\d3rf[7]~input_o ),
	.cin(gnd),
	.combout(\RF~39_combout ),
	.cout());
// synopsys translate_off
defparam \RF~39 .lut_mask = 16'hAFA0;
defparam \RF~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y4_N7
dffeas \RF[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[0][0]~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[0][7] .is_wysiwyg = "true";
defparam \RF[0][7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N15
cycloneive_io_ibuf \Din_rf[0][8]~input (
	.i(Din_rf_0_8),
	.ibar(gnd),
	.o(\Din_rf[0][8]~input_o ));
// synopsys translate_off
defparam \Din_rf[0][8]~input .bus_hold = "false";
defparam \Din_rf[0][8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y3_N1
cycloneive_io_ibuf \d3rf[8]~input (
	.i(d3rf[8]),
	.ibar(gnd),
	.o(\d3rf[8]~input_o ));
// synopsys translate_off
defparam \d3rf[8]~input .bus_hold = "false";
defparam \d3rf[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N8
cycloneive_lcell_comb \RF~40 (
// Equation(s):
// \RF~40_combout  = (\RF_PC_Write~0_combout  & (\Din_rf[0][8]~input_o )) # (!\RF_PC_Write~0_combout  & ((\d3rf[8]~input_o )))

	.dataa(\Din_rf[0][8]~input_o ),
	.datab(\RF_PC_Write~0_combout ),
	.datac(gnd),
	.datad(\d3rf[8]~input_o ),
	.cin(gnd),
	.combout(\RF~40_combout ),
	.cout());
// synopsys translate_off
defparam \RF~40 .lut_mask = 16'hBB88;
defparam \RF~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y4_N9
dffeas \RF[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[0][0]~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[0][8] .is_wysiwyg = "true";
defparam \RF[0][8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y2_N15
cycloneive_io_ibuf \Din_rf[0][9]~input (
	.i(Din_rf_0_9),
	.ibar(gnd),
	.o(\Din_rf[0][9]~input_o ));
// synopsys translate_off
defparam \Din_rf[0][9]~input .bus_hold = "false";
defparam \Din_rf[0][9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y17_N22
cycloneive_io_ibuf \d3rf[9]~input (
	.i(d3rf[9]),
	.ibar(gnd),
	.o(\d3rf[9]~input_o ));
// synopsys translate_off
defparam \d3rf[9]~input .bus_hold = "false";
defparam \d3rf[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N26
cycloneive_lcell_comb \RF~41 (
// Equation(s):
// \RF~41_combout  = (\RF_PC_Write~0_combout  & (\Din_rf[0][9]~input_o )) # (!\RF_PC_Write~0_combout  & ((\d3rf[9]~input_o )))

	.dataa(gnd),
	.datab(\RF_PC_Write~0_combout ),
	.datac(\Din_rf[0][9]~input_o ),
	.datad(\d3rf[9]~input_o ),
	.cin(gnd),
	.combout(\RF~41_combout ),
	.cout());
// synopsys translate_off
defparam \RF~41 .lut_mask = 16'hF3C0;
defparam \RF~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y4_N27
dffeas \RF[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[0][0]~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[0][9] .is_wysiwyg = "true";
defparam \RF[0][9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y39_N1
cycloneive_io_ibuf \Din_rf[0][10]~input (
	.i(Din_rf_0_10),
	.ibar(gnd),
	.o(\Din_rf[0][10]~input_o ));
// synopsys translate_off
defparam \Din_rf[0][10]~input .bus_hold = "false";
defparam \Din_rf[0][10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y43_N29
cycloneive_io_ibuf \d3rf[10]~input (
	.i(d3rf[10]),
	.ibar(gnd),
	.o(\d3rf[10]~input_o ));
// synopsys translate_off
defparam \d3rf[10]~input .bus_hold = "false";
defparam \d3rf[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y31_N20
cycloneive_lcell_comb \RF~42 (
// Equation(s):
// \RF~42_combout  = (\RF_PC_Write~0_combout  & (\Din_rf[0][10]~input_o )) # (!\RF_PC_Write~0_combout  & ((\d3rf[10]~input_o )))

	.dataa(\Din_rf[0][10]~input_o ),
	.datab(gnd),
	.datac(\d3rf[10]~input_o ),
	.datad(\RF_PC_Write~0_combout ),
	.cin(gnd),
	.combout(\RF~42_combout ),
	.cout());
// synopsys translate_off
defparam \RF~42 .lut_mask = 16'hAAF0;
defparam \RF~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y31_N21
dffeas \RF[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[0][0]~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[0][10] .is_wysiwyg = "true";
defparam \RF[0][10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y30_N8
cycloneive_io_ibuf \Din_rf[0][11]~input (
	.i(Din_rf_0_11),
	.ibar(gnd),
	.o(\Din_rf[0][11]~input_o ));
// synopsys translate_off
defparam \Din_rf[0][11]~input .bus_hold = "false";
defparam \Din_rf[0][11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y3_N15
cycloneive_io_ibuf \d3rf[11]~input (
	.i(d3rf[11]),
	.ibar(gnd),
	.o(\d3rf[11]~input_o ));
// synopsys translate_off
defparam \d3rf[11]~input .bus_hold = "false";
defparam \d3rf[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y31_N22
cycloneive_lcell_comb \RF~43 (
// Equation(s):
// \RF~43_combout  = (\RF_PC_Write~0_combout  & (\Din_rf[0][11]~input_o )) # (!\RF_PC_Write~0_combout  & ((\d3rf[11]~input_o )))

	.dataa(\Din_rf[0][11]~input_o ),
	.datab(\RF_PC_Write~0_combout ),
	.datac(gnd),
	.datad(\d3rf[11]~input_o ),
	.cin(gnd),
	.combout(\RF~43_combout ),
	.cout());
// synopsys translate_off
defparam \RF~43 .lut_mask = 16'hBB88;
defparam \RF~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y31_N23
dffeas \RF[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[0][0]~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[0][11] .is_wysiwyg = "true";
defparam \RF[0][11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N15
cycloneive_io_ibuf \Din_rf[0][12]~input (
	.i(Din_rf_0_12),
	.ibar(gnd),
	.o(\Din_rf[0][12]~input_o ));
// synopsys translate_off
defparam \Din_rf[0][12]~input .bus_hold = "false";
defparam \Din_rf[0][12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y43_N8
cycloneive_io_ibuf \d3rf[12]~input (
	.i(d3rf[12]),
	.ibar(gnd),
	.o(\d3rf[12]~input_o ));
// synopsys translate_off
defparam \d3rf[12]~input .bus_hold = "false";
defparam \d3rf[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y31_N8
cycloneive_lcell_comb \RF~44 (
// Equation(s):
// \RF~44_combout  = (\RF_PC_Write~0_combout  & (\Din_rf[0][12]~input_o )) # (!\RF_PC_Write~0_combout  & ((\d3rf[12]~input_o )))

	.dataa(gnd),
	.datab(\RF_PC_Write~0_combout ),
	.datac(\Din_rf[0][12]~input_o ),
	.datad(\d3rf[12]~input_o ),
	.cin(gnd),
	.combout(\RF~44_combout ),
	.cout());
// synopsys translate_off
defparam \RF~44 .lut_mask = 16'hF3C0;
defparam \RF~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y31_N9
dffeas \RF[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[0][0]~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[0][12] .is_wysiwyg = "true";
defparam \RF[0][12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y43_N15
cycloneive_io_ibuf \d3rf[13]~input (
	.i(d3rf[13]),
	.ibar(gnd),
	.o(\d3rf[13]~input_o ));
// synopsys translate_off
defparam \d3rf[13]~input .bus_hold = "false";
defparam \d3rf[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y43_N1
cycloneive_io_ibuf \Din_rf[0][13]~input (
	.i(Din_rf_0_13),
	.ibar(gnd),
	.o(\Din_rf[0][13]~input_o ));
// synopsys translate_off
defparam \Din_rf[0][13]~input .bus_hold = "false";
defparam \Din_rf[0][13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y31_N18
cycloneive_lcell_comb \RF~45 (
// Equation(s):
// \RF~45_combout  = (\RF_PC_Write~0_combout  & ((\Din_rf[0][13]~input_o ))) # (!\RF_PC_Write~0_combout  & (\d3rf[13]~input_o ))

	.dataa(\d3rf[13]~input_o ),
	.datab(\RF_PC_Write~0_combout ),
	.datac(\Din_rf[0][13]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RF~45_combout ),
	.cout());
// synopsys translate_off
defparam \RF~45 .lut_mask = 16'hE2E2;
defparam \RF~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y31_N19
dffeas \RF[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[0][0]~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[0][13] .is_wysiwyg = "true";
defparam \RF[0][13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y39_N8
cycloneive_io_ibuf \Din_rf[0][14]~input (
	.i(Din_rf_0_14),
	.ibar(gnd),
	.o(\Din_rf[0][14]~input_o ));
// synopsys translate_off
defparam \Din_rf[0][14]~input .bus_hold = "false";
defparam \Din_rf[0][14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y43_N1
cycloneive_io_ibuf \d3rf[14]~input (
	.i(d3rf[14]),
	.ibar(gnd),
	.o(\d3rf[14]~input_o ));
// synopsys translate_off
defparam \d3rf[14]~input .bus_hold = "false";
defparam \d3rf[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y31_N12
cycloneive_lcell_comb \RF~46 (
// Equation(s):
// \RF~46_combout  = (\RF_PC_Write~0_combout  & (\Din_rf[0][14]~input_o )) # (!\RF_PC_Write~0_combout  & ((\d3rf[14]~input_o )))

	.dataa(gnd),
	.datab(\RF_PC_Write~0_combout ),
	.datac(\Din_rf[0][14]~input_o ),
	.datad(\d3rf[14]~input_o ),
	.cin(gnd),
	.combout(\RF~46_combout ),
	.cout());
// synopsys translate_off
defparam \RF~46 .lut_mask = 16'hF3C0;
defparam \RF~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y31_N13
dffeas \RF[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[0][0]~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[0][14] .is_wysiwyg = "true";
defparam \RF[0][14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y43_N29
cycloneive_io_ibuf \Din_rf[0][15]~input (
	.i(Din_rf_0_15),
	.ibar(gnd),
	.o(\Din_rf[0][15]~input_o ));
// synopsys translate_off
defparam \Din_rf[0][15]~input .bus_hold = "false";
defparam \Din_rf[0][15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y40_N1
cycloneive_io_ibuf \d3rf[15]~input (
	.i(d3rf[15]),
	.ibar(gnd),
	.o(\d3rf[15]~input_o ));
// synopsys translate_off
defparam \d3rf[15]~input .bus_hold = "false";
defparam \d3rf[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y31_N6
cycloneive_lcell_comb \RF~47 (
// Equation(s):
// \RF~47_combout  = (\RF_PC_Write~0_combout  & (\Din_rf[0][15]~input_o )) # (!\RF_PC_Write~0_combout  & ((\d3rf[15]~input_o )))

	.dataa(gnd),
	.datab(\RF_PC_Write~0_combout ),
	.datac(\Din_rf[0][15]~input_o ),
	.datad(\d3rf[15]~input_o ),
	.cin(gnd),
	.combout(\RF~47_combout ),
	.cout());
// synopsys translate_off
defparam \RF~47 .lut_mask = 16'hF3C0;
defparam \RF~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y31_N7
dffeas \RF[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[0][0]~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[0][15] .is_wysiwyg = "true";
defparam \RF[0][15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N1
cycloneive_io_ibuf \logic_in[1]~input (
	.i(logic_in[1]),
	.ibar(gnd),
	.o(\logic_in[1]~input_o ));
// synopsys translate_off
defparam \logic_in[1]~input .bus_hold = "false";
defparam \logic_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N22
cycloneive_lcell_comb \RF_PC_Write~2 (
// Equation(s):
// \RF_PC_Write~2_combout  = (\path_decider~input_o  & (\rf_write~input_o  & \logic_in[1]~input_o ))

	.dataa(gnd),
	.datab(\path_decider~input_o ),
	.datac(\rf_write~input_o ),
	.datad(\logic_in[1]~input_o ),
	.cin(gnd),
	.combout(\RF_PC_Write~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF_PC_Write~2 .lut_mask = 16'hC000;
defparam \RF_PC_Write~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \Din_rf[1][0]~input (
	.i(Din_rf_1_0),
	.ibar(gnd),
	.o(\Din_rf[1][0]~input_o ));
// synopsys translate_off
defparam \Din_rf[1][0]~input .bus_hold = "false";
defparam \Din_rf[1][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N8
cycloneive_lcell_comb \RF~48 (
// Equation(s):
// \RF~48_combout  = (\RF_PC_Write~2_combout  & (\Din_rf[1][0]~input_o )) # (!\RF_PC_Write~2_combout  & ((\d3rf[0]~input_o )))

	.dataa(\RF_PC_Write~2_combout ),
	.datab(\Din_rf[1][0]~input_o ),
	.datac(gnd),
	.datad(\d3rf[0]~input_o ),
	.cin(gnd),
	.combout(\RF~48_combout ),
	.cout());
// synopsys translate_off
defparam \RF~48 .lut_mask = 16'hDD88;
defparam \RF~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N12
cycloneive_lcell_comb \Decoder0~1 (
// Equation(s):
// \Decoder0~1_combout  = (!\a3rf[2]~input_o  & (\a3rf[0]~input_o  & (!\a3rf[1]~input_o  & \RF_PC_Write~1_combout )))

	.dataa(\a3rf[2]~input_o ),
	.datab(\a3rf[0]~input_o ),
	.datac(\a3rf[1]~input_o ),
	.datad(\RF_PC_Write~1_combout ),
	.cin(gnd),
	.combout(\Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~1 .lut_mask = 16'h0400;
defparam \Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N12
cycloneive_lcell_comb \RF[1][0]~145 (
// Equation(s):
// \RF[1][0]~145_combout  = (\Decoder0~1_combout ) # ((\rf_write~input_o  & (\path_decider~input_o  & \logic_in[1]~input_o )))

	.dataa(\rf_write~input_o ),
	.datab(\path_decider~input_o ),
	.datac(\Decoder0~1_combout ),
	.datad(\logic_in[1]~input_o ),
	.cin(gnd),
	.combout(\RF[1][0]~145_combout ),
	.cout());
// synopsys translate_off
defparam \RF[1][0]~145 .lut_mask = 16'hF8F0;
defparam \RF[1][0]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y15_N9
dffeas \RF[1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[1][0]~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[1][0] .is_wysiwyg = "true";
defparam \RF[1][0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cycloneive_io_ibuf \Din_rf[1][1]~input (
	.i(Din_rf_1_1),
	.ibar(gnd),
	.o(\Din_rf[1][1]~input_o ));
// synopsys translate_off
defparam \Din_rf[1][1]~input .bus_hold = "false";
defparam \Din_rf[1][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N26
cycloneive_lcell_comb \RF~49 (
// Equation(s):
// \RF~49_combout  = (\RF_PC_Write~2_combout  & (\Din_rf[1][1]~input_o )) # (!\RF_PC_Write~2_combout  & ((\d3rf[1]~input_o )))

	.dataa(\Din_rf[1][1]~input_o ),
	.datab(gnd),
	.datac(\d3rf[1]~input_o ),
	.datad(\RF_PC_Write~2_combout ),
	.cin(gnd),
	.combout(\RF~49_combout ),
	.cout());
// synopsys translate_off
defparam \RF~49 .lut_mask = 16'hAAF0;
defparam \RF~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y15_N27
dffeas \RF[1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[1][0]~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[1][1] .is_wysiwyg = "true";
defparam \RF[1][1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N15
cycloneive_io_ibuf \Din_rf[1][2]~input (
	.i(Din_rf_1_2),
	.ibar(gnd),
	.o(\Din_rf[1][2]~input_o ));
// synopsys translate_off
defparam \Din_rf[1][2]~input .bus_hold = "false";
defparam \Din_rf[1][2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N28
cycloneive_lcell_comb \RF~50 (
// Equation(s):
// \RF~50_combout  = (\RF_PC_Write~2_combout  & ((\Din_rf[1][2]~input_o ))) # (!\RF_PC_Write~2_combout  & (\d3rf[2]~input_o ))

	.dataa(\RF_PC_Write~2_combout ),
	.datab(\d3rf[2]~input_o ),
	.datac(\Din_rf[1][2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RF~50_combout ),
	.cout());
// synopsys translate_off
defparam \RF~50 .lut_mask = 16'hE4E4;
defparam \RF~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y15_N29
dffeas \RF[1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[1][0]~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[1][2] .is_wysiwyg = "true";
defparam \RF[1][2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N15
cycloneive_io_ibuf \Din_rf[1][3]~input (
	.i(Din_rf_1_3),
	.ibar(gnd),
	.o(\Din_rf[1][3]~input_o ));
// synopsys translate_off
defparam \Din_rf[1][3]~input .bus_hold = "false";
defparam \Din_rf[1][3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N14
cycloneive_lcell_comb \RF~51 (
// Equation(s):
// \RF~51_combout  = (\RF_PC_Write~2_combout  & (\Din_rf[1][3]~input_o )) # (!\RF_PC_Write~2_combout  & ((\d3rf[3]~input_o )))

	.dataa(\Din_rf[1][3]~input_o ),
	.datab(\d3rf[3]~input_o ),
	.datac(gnd),
	.datad(\RF_PC_Write~2_combout ),
	.cin(gnd),
	.combout(\RF~51_combout ),
	.cout());
// synopsys translate_off
defparam \RF~51 .lut_mask = 16'hAACC;
defparam \RF~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y15_N15
dffeas \RF[1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[1][0]~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[1][3] .is_wysiwyg = "true";
defparam \RF[1][3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \Din_rf[1][4]~input (
	.i(Din_rf_1_4),
	.ibar(gnd),
	.o(\Din_rf[1][4]~input_o ));
// synopsys translate_off
defparam \Din_rf[1][4]~input .bus_hold = "false";
defparam \Din_rf[1][4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N16
cycloneive_lcell_comb \RF~52 (
// Equation(s):
// \RF~52_combout  = (\RF_PC_Write~2_combout  & (\Din_rf[1][4]~input_o )) # (!\RF_PC_Write~2_combout  & ((\d3rf[4]~input_o )))

	.dataa(\Din_rf[1][4]~input_o ),
	.datab(\d3rf[4]~input_o ),
	.datac(gnd),
	.datad(\RF_PC_Write~2_combout ),
	.cin(gnd),
	.combout(\RF~52_combout ),
	.cout());
// synopsys translate_off
defparam \RF~52 .lut_mask = 16'hAACC;
defparam \RF~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y15_N17
dffeas \RF[1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[1][0]~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[1][4] .is_wysiwyg = "true";
defparam \RF[1][4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N15
cycloneive_io_ibuf \Din_rf[1][5]~input (
	.i(Din_rf_1_5),
	.ibar(gnd),
	.o(\Din_rf[1][5]~input_o ));
// synopsys translate_off
defparam \Din_rf[1][5]~input .bus_hold = "false";
defparam \Din_rf[1][5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N2
cycloneive_lcell_comb \RF~53 (
// Equation(s):
// \RF~53_combout  = (\RF_PC_Write~2_combout  & (\Din_rf[1][5]~input_o )) # (!\RF_PC_Write~2_combout  & ((\d3rf[5]~input_o )))

	.dataa(\Din_rf[1][5]~input_o ),
	.datab(gnd),
	.datac(\d3rf[5]~input_o ),
	.datad(\RF_PC_Write~2_combout ),
	.cin(gnd),
	.combout(\RF~53_combout ),
	.cout());
// synopsys translate_off
defparam \RF~53 .lut_mask = 16'hAAF0;
defparam \RF~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y15_N3
dffeas \RF[1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[1][0]~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[1][5] .is_wysiwyg = "true";
defparam \RF[1][5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N8
cycloneive_io_ibuf \Din_rf[1][6]~input (
	.i(Din_rf_1_6),
	.ibar(gnd),
	.o(\Din_rf[1][6]~input_o ));
// synopsys translate_off
defparam \Din_rf[1][6]~input .bus_hold = "false";
defparam \Din_rf[1][6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N12
cycloneive_lcell_comb \RF~54 (
// Equation(s):
// \RF~54_combout  = (\RF_PC_Write~2_combout  & ((\Din_rf[1][6]~input_o ))) # (!\RF_PC_Write~2_combout  & (\d3rf[6]~input_o ))

	.dataa(\d3rf[6]~input_o ),
	.datab(\Din_rf[1][6]~input_o ),
	.datac(gnd),
	.datad(\RF_PC_Write~2_combout ),
	.cin(gnd),
	.combout(\RF~54_combout ),
	.cout());
// synopsys translate_off
defparam \RF~54 .lut_mask = 16'hCCAA;
defparam \RF~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y15_N13
dffeas \RF[1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[1][0]~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[1][6] .is_wysiwyg = "true";
defparam \RF[1][6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cycloneive_io_ibuf \Din_rf[1][7]~input (
	.i(Din_rf_1_7),
	.ibar(gnd),
	.o(\Din_rf[1][7]~input_o ));
// synopsys translate_off
defparam \Din_rf[1][7]~input .bus_hold = "false";
defparam \Din_rf[1][7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N8
cycloneive_lcell_comb \RF~55 (
// Equation(s):
// \RF~55_combout  = (\RF_PC_Write~2_combout  & (\Din_rf[1][7]~input_o )) # (!\RF_PC_Write~2_combout  & ((\d3rf[7]~input_o )))

	.dataa(gnd),
	.datab(\RF_PC_Write~2_combout ),
	.datac(\Din_rf[1][7]~input_o ),
	.datad(\d3rf[7]~input_o ),
	.cin(gnd),
	.combout(\RF~55_combout ),
	.cout());
// synopsys translate_off
defparam \RF~55 .lut_mask = 16'hF3C0;
defparam \RF~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y10_N9
dffeas \RF[1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[1][0]~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[1][7] .is_wysiwyg = "true";
defparam \RF[1][7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y14_N1
cycloneive_io_ibuf \Din_rf[1][8]~input (
	.i(Din_rf_1_8),
	.ibar(gnd),
	.o(\Din_rf[1][8]~input_o ));
// synopsys translate_off
defparam \Din_rf[1][8]~input .bus_hold = "false";
defparam \Din_rf[1][8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N18
cycloneive_lcell_comb \RF~56 (
// Equation(s):
// \RF~56_combout  = (\RF_PC_Write~2_combout  & ((\Din_rf[1][8]~input_o ))) # (!\RF_PC_Write~2_combout  & (\d3rf[8]~input_o ))

	.dataa(gnd),
	.datab(\RF_PC_Write~2_combout ),
	.datac(\d3rf[8]~input_o ),
	.datad(\Din_rf[1][8]~input_o ),
	.cin(gnd),
	.combout(\RF~56_combout ),
	.cout());
// synopsys translate_off
defparam \RF~56 .lut_mask = 16'hFC30;
defparam \RF~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y10_N19
dffeas \RF[1][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[1][0]~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[1][8] .is_wysiwyg = "true";
defparam \RF[1][8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y7_N1
cycloneive_io_ibuf \Din_rf[1][9]~input (
	.i(Din_rf_1_9),
	.ibar(gnd),
	.o(\Din_rf[1][9]~input_o ));
// synopsys translate_off
defparam \Din_rf[1][9]~input .bus_hold = "false";
defparam \Din_rf[1][9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N28
cycloneive_lcell_comb \RF~57 (
// Equation(s):
// \RF~57_combout  = (\RF_PC_Write~2_combout  & (\Din_rf[1][9]~input_o )) # (!\RF_PC_Write~2_combout  & ((\d3rf[9]~input_o )))

	.dataa(gnd),
	.datab(\RF_PC_Write~2_combout ),
	.datac(\Din_rf[1][9]~input_o ),
	.datad(\d3rf[9]~input_o ),
	.cin(gnd),
	.combout(\RF~57_combout ),
	.cout());
// synopsys translate_off
defparam \RF~57 .lut_mask = 16'hF3C0;
defparam \RF~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y10_N29
dffeas \RF[1][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[1][0]~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[1][9] .is_wysiwyg = "true";
defparam \RF[1][9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y12_N22
cycloneive_io_ibuf \Din_rf[1][10]~input (
	.i(Din_rf_1_10),
	.ibar(gnd),
	.o(\Din_rf[1][10]~input_o ));
// synopsys translate_off
defparam \Din_rf[1][10]~input .bus_hold = "false";
defparam \Din_rf[1][10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N22
cycloneive_lcell_comb \RF~58 (
// Equation(s):
// \RF~58_combout  = (\RF_PC_Write~2_combout  & ((\Din_rf[1][10]~input_o ))) # (!\RF_PC_Write~2_combout  & (\d3rf[10]~input_o ))

	.dataa(gnd),
	.datab(\RF_PC_Write~2_combout ),
	.datac(\d3rf[10]~input_o ),
	.datad(\Din_rf[1][10]~input_o ),
	.cin(gnd),
	.combout(\RF~58_combout ),
	.cout());
// synopsys translate_off
defparam \RF~58 .lut_mask = 16'hFC30;
defparam \RF~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y10_N23
dffeas \RF[1][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[1][0]~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[1][10] .is_wysiwyg = "true";
defparam \RF[1][10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y14_N8
cycloneive_io_ibuf \Din_rf[1][11]~input (
	.i(Din_rf_1_11),
	.ibar(gnd),
	.o(\Din_rf[1][11]~input_o ));
// synopsys translate_off
defparam \Din_rf[1][11]~input .bus_hold = "false";
defparam \Din_rf[1][11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N16
cycloneive_lcell_comb \RF~59 (
// Equation(s):
// \RF~59_combout  = (\RF_PC_Write~2_combout  & (\Din_rf[1][11]~input_o )) # (!\RF_PC_Write~2_combout  & ((\d3rf[11]~input_o )))

	.dataa(\Din_rf[1][11]~input_o ),
	.datab(\RF_PC_Write~2_combout ),
	.datac(gnd),
	.datad(\d3rf[11]~input_o ),
	.cin(gnd),
	.combout(\RF~59_combout ),
	.cout());
// synopsys translate_off
defparam \RF~59 .lut_mask = 16'hBB88;
defparam \RF~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y10_N17
dffeas \RF[1][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[1][0]~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[1][11] .is_wysiwyg = "true";
defparam \RF[1][11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N29
cycloneive_io_ibuf \Din_rf[1][12]~input (
	.i(Din_rf_1_12),
	.ibar(gnd),
	.o(\Din_rf[1][12]~input_o ));
// synopsys translate_off
defparam \Din_rf[1][12]~input .bus_hold = "false";
defparam \Din_rf[1][12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N10
cycloneive_lcell_comb \RF~60 (
// Equation(s):
// \RF~60_combout  = (\RF_PC_Write~2_combout  & ((\Din_rf[1][12]~input_o ))) # (!\RF_PC_Write~2_combout  & (\d3rf[12]~input_o ))

	.dataa(gnd),
	.datab(\d3rf[12]~input_o ),
	.datac(\Din_rf[1][12]~input_o ),
	.datad(\RF_PC_Write~2_combout ),
	.cin(gnd),
	.combout(\RF~60_combout ),
	.cout());
// synopsys translate_off
defparam \RF~60 .lut_mask = 16'hF0CC;
defparam \RF~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y10_N11
dffeas \RF[1][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[1][0]~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[1][12] .is_wysiwyg = "true";
defparam \RF[1][12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y11_N1
cycloneive_io_ibuf \Din_rf[1][13]~input (
	.i(Din_rf_1_13),
	.ibar(gnd),
	.o(\Din_rf[1][13]~input_o ));
// synopsys translate_off
defparam \Din_rf[1][13]~input .bus_hold = "false";
defparam \Din_rf[1][13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N12
cycloneive_lcell_comb \RF~61 (
// Equation(s):
// \RF~61_combout  = (\RF_PC_Write~2_combout  & (\Din_rf[1][13]~input_o )) # (!\RF_PC_Write~2_combout  & ((\d3rf[13]~input_o )))

	.dataa(\Din_rf[1][13]~input_o ),
	.datab(\RF_PC_Write~2_combout ),
	.datac(\d3rf[13]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RF~61_combout ),
	.cout());
// synopsys translate_off
defparam \RF~61 .lut_mask = 16'hB8B8;
defparam \RF~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y10_N13
dffeas \RF[1][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[1][0]~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[1][13] .is_wysiwyg = "true";
defparam \RF[1][13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y13_N8
cycloneive_io_ibuf \Din_rf[1][14]~input (
	.i(Din_rf_1_14),
	.ibar(gnd),
	.o(\Din_rf[1][14]~input_o ));
// synopsys translate_off
defparam \Din_rf[1][14]~input .bus_hold = "false";
defparam \Din_rf[1][14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N30
cycloneive_lcell_comb \RF~62 (
// Equation(s):
// \RF~62_combout  = (\RF_PC_Write~2_combout  & ((\Din_rf[1][14]~input_o ))) # (!\RF_PC_Write~2_combout  & (\d3rf[14]~input_o ))

	.dataa(gnd),
	.datab(\RF_PC_Write~2_combout ),
	.datac(\d3rf[14]~input_o ),
	.datad(\Din_rf[1][14]~input_o ),
	.cin(gnd),
	.combout(\RF~62_combout ),
	.cout());
// synopsys translate_off
defparam \RF~62 .lut_mask = 16'hFC30;
defparam \RF~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y10_N31
dffeas \RF[1][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[1][0]~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[1][14] .is_wysiwyg = "true";
defparam \RF[1][14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N1
cycloneive_io_ibuf \Din_rf[1][15]~input (
	.i(Din_rf_1_15),
	.ibar(gnd),
	.o(\Din_rf[1][15]~input_o ));
// synopsys translate_off
defparam \Din_rf[1][15]~input .bus_hold = "false";
defparam \Din_rf[1][15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N30
cycloneive_lcell_comb \RF~63 (
// Equation(s):
// \RF~63_combout  = (\RF_PC_Write~2_combout  & ((\Din_rf[1][15]~input_o ))) # (!\RF_PC_Write~2_combout  & (\d3rf[15]~input_o ))

	.dataa(gnd),
	.datab(\d3rf[15]~input_o ),
	.datac(\Din_rf[1][15]~input_o ),
	.datad(\RF_PC_Write~2_combout ),
	.cin(gnd),
	.combout(\RF~63_combout ),
	.cout());
// synopsys translate_off
defparam \RF~63 .lut_mask = 16'hF0CC;
defparam \RF~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y15_N31
dffeas \RF[1][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[1][0]~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[1][15] .is_wysiwyg = "true";
defparam \RF[1][15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N22
cycloneive_io_ibuf \Din_rf[2][0]~input (
	.i(Din_rf_2_0),
	.ibar(gnd),
	.o(\Din_rf[2][0]~input_o ));
// synopsys translate_off
defparam \Din_rf[2][0]~input .bus_hold = "false";
defparam \Din_rf[2][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N8
cycloneive_io_ibuf \logic_in[2]~input (
	.i(logic_in[2]),
	.ibar(gnd),
	.o(\logic_in[2]~input_o ));
// synopsys translate_off
defparam \logic_in[2]~input .bus_hold = "false";
defparam \logic_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N8
cycloneive_lcell_comb \RF_PC_Write~3 (
// Equation(s):
// \RF_PC_Write~3_combout  = (\path_decider~input_o  & (\rf_write~input_o  & \logic_in[2]~input_o ))

	.dataa(gnd),
	.datab(\path_decider~input_o ),
	.datac(\rf_write~input_o ),
	.datad(\logic_in[2]~input_o ),
	.cin(gnd),
	.combout(\RF_PC_Write~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF_PC_Write~3 .lut_mask = 16'hC000;
defparam \RF_PC_Write~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N24
cycloneive_lcell_comb \RF~64 (
// Equation(s):
// \RF~64_combout  = (\RF_PC_Write~3_combout  & (\Din_rf[2][0]~input_o )) # (!\RF_PC_Write~3_combout  & ((\d3rf[0]~input_o )))

	.dataa(\Din_rf[2][0]~input_o ),
	.datab(\d3rf[0]~input_o ),
	.datac(gnd),
	.datad(\RF_PC_Write~3_combout ),
	.cin(gnd),
	.combout(\RF~64_combout ),
	.cout());
// synopsys translate_off
defparam \RF~64 .lut_mask = 16'hAACC;
defparam \RF~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N14
cycloneive_lcell_comb \Decoder0~2 (
// Equation(s):
// \Decoder0~2_combout  = (!\a3rf[2]~input_o  & (!\a3rf[0]~input_o  & (\a3rf[1]~input_o  & \RF_PC_Write~1_combout )))

	.dataa(\a3rf[2]~input_o ),
	.datab(\a3rf[0]~input_o ),
	.datac(\a3rf[1]~input_o ),
	.datad(\RF_PC_Write~1_combout ),
	.cin(gnd),
	.combout(\Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~2 .lut_mask = 16'h1000;
defparam \Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N8
cycloneive_lcell_comb \RF[2][0]~146 (
// Equation(s):
// \RF[2][0]~146_combout  = (\Decoder0~2_combout ) # ((\rf_write~input_o  & (\path_decider~input_o  & \logic_in[2]~input_o )))

	.dataa(\rf_write~input_o ),
	.datab(\path_decider~input_o ),
	.datac(\Decoder0~2_combout ),
	.datad(\logic_in[2]~input_o ),
	.cin(gnd),
	.combout(\RF[2][0]~146_combout ),
	.cout());
// synopsys translate_off
defparam \RF[2][0]~146 .lut_mask = 16'hF8F0;
defparam \RF[2][0]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y15_N25
dffeas \RF[2][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[2][0]~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[2][0] .is_wysiwyg = "true";
defparam \RF[2][0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N15
cycloneive_io_ibuf \Din_rf[2][1]~input (
	.i(Din_rf_2_1),
	.ibar(gnd),
	.o(\Din_rf[2][1]~input_o ));
// synopsys translate_off
defparam \Din_rf[2][1]~input .bus_hold = "false";
defparam \Din_rf[2][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N10
cycloneive_lcell_comb \RF~65 (
// Equation(s):
// \RF~65_combout  = (\RF_PC_Write~3_combout  & ((\Din_rf[2][1]~input_o ))) # (!\RF_PC_Write~3_combout  & (\d3rf[1]~input_o ))

	.dataa(\d3rf[1]~input_o ),
	.datab(\Din_rf[2][1]~input_o ),
	.datac(gnd),
	.datad(\RF_PC_Write~3_combout ),
	.cin(gnd),
	.combout(\RF~65_combout ),
	.cout());
// synopsys translate_off
defparam \RF~65 .lut_mask = 16'hCCAA;
defparam \RF~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y15_N11
dffeas \RF[2][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[2][0]~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[2][1] .is_wysiwyg = "true";
defparam \RF[2][1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N15
cycloneive_io_ibuf \Din_rf[2][2]~input (
	.i(Din_rf_2_2),
	.ibar(gnd),
	.o(\Din_rf[2][2]~input_o ));
// synopsys translate_off
defparam \Din_rf[2][2]~input .bus_hold = "false";
defparam \Din_rf[2][2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N20
cycloneive_lcell_comb \RF~66 (
// Equation(s):
// \RF~66_combout  = (\RF_PC_Write~3_combout  & (\Din_rf[2][2]~input_o )) # (!\RF_PC_Write~3_combout  & ((\d3rf[2]~input_o )))

	.dataa(\Din_rf[2][2]~input_o ),
	.datab(gnd),
	.datac(\d3rf[2]~input_o ),
	.datad(\RF_PC_Write~3_combout ),
	.cin(gnd),
	.combout(\RF~66_combout ),
	.cout());
// synopsys translate_off
defparam \RF~66 .lut_mask = 16'hAAF0;
defparam \RF~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y15_N21
dffeas \RF[2][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[2][0]~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[2][2] .is_wysiwyg = "true";
defparam \RF[2][2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N8
cycloneive_io_ibuf \Din_rf[2][3]~input (
	.i(Din_rf_2_3),
	.ibar(gnd),
	.o(\Din_rf[2][3]~input_o ));
// synopsys translate_off
defparam \Din_rf[2][3]~input .bus_hold = "false";
defparam \Din_rf[2][3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N6
cycloneive_lcell_comb \RF~67 (
// Equation(s):
// \RF~67_combout  = (\RF_PC_Write~3_combout  & (\Din_rf[2][3]~input_o )) # (!\RF_PC_Write~3_combout  & ((\d3rf[3]~input_o )))

	.dataa(\RF_PC_Write~3_combout ),
	.datab(\Din_rf[2][3]~input_o ),
	.datac(gnd),
	.datad(\d3rf[3]~input_o ),
	.cin(gnd),
	.combout(\RF~67_combout ),
	.cout());
// synopsys translate_off
defparam \RF~67 .lut_mask = 16'hDD88;
defparam \RF~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y15_N7
dffeas \RF[2][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[2][0]~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[2][3] .is_wysiwyg = "true";
defparam \RF[2][3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \Din_rf[2][4]~input (
	.i(Din_rf_2_4),
	.ibar(gnd),
	.o(\Din_rf[2][4]~input_o ));
// synopsys translate_off
defparam \Din_rf[2][4]~input .bus_hold = "false";
defparam \Din_rf[2][4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N0
cycloneive_lcell_comb \RF~68 (
// Equation(s):
// \RF~68_combout  = (\RF_PC_Write~3_combout  & (\Din_rf[2][4]~input_o )) # (!\RF_PC_Write~3_combout  & ((\d3rf[4]~input_o )))

	.dataa(\RF_PC_Write~3_combout ),
	.datab(\Din_rf[2][4]~input_o ),
	.datac(gnd),
	.datad(\d3rf[4]~input_o ),
	.cin(gnd),
	.combout(\RF~68_combout ),
	.cout());
// synopsys translate_off
defparam \RF~68 .lut_mask = 16'hDD88;
defparam \RF~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y15_N1
dffeas \RF[2][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[2][0]~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[2][4] .is_wysiwyg = "true";
defparam \RF[2][4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N15
cycloneive_io_ibuf \Din_rf[2][5]~input (
	.i(Din_rf_2_5),
	.ibar(gnd),
	.o(\Din_rf[2][5]~input_o ));
// synopsys translate_off
defparam \Din_rf[2][5]~input .bus_hold = "false";
defparam \Din_rf[2][5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N18
cycloneive_lcell_comb \RF~69 (
// Equation(s):
// \RF~69_combout  = (\RF_PC_Write~3_combout  & ((\Din_rf[2][5]~input_o ))) # (!\RF_PC_Write~3_combout  & (\d3rf[5]~input_o ))

	.dataa(\RF_PC_Write~3_combout ),
	.datab(\d3rf[5]~input_o ),
	.datac(gnd),
	.datad(\Din_rf[2][5]~input_o ),
	.cin(gnd),
	.combout(\RF~69_combout ),
	.cout());
// synopsys translate_off
defparam \RF~69 .lut_mask = 16'hEE44;
defparam \RF~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y15_N19
dffeas \RF[2][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[2][0]~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[2][5] .is_wysiwyg = "true";
defparam \RF[2][5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y15_N22
cycloneive_io_ibuf \Din_rf[2][6]~input (
	.i(Din_rf_2_6),
	.ibar(gnd),
	.o(\Din_rf[2][6]~input_o ));
// synopsys translate_off
defparam \Din_rf[2][6]~input .bus_hold = "false";
defparam \Din_rf[2][6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N4
cycloneive_lcell_comb \RF~70 (
// Equation(s):
// \RF~70_combout  = (\RF_PC_Write~3_combout  & ((\Din_rf[2][6]~input_o ))) # (!\RF_PC_Write~3_combout  & (\d3rf[6]~input_o ))

	.dataa(\d3rf[6]~input_o ),
	.datab(gnd),
	.datac(\Din_rf[2][6]~input_o ),
	.datad(\RF_PC_Write~3_combout ),
	.cin(gnd),
	.combout(\RF~70_combout ),
	.cout());
// synopsys translate_off
defparam \RF~70 .lut_mask = 16'hF0AA;
defparam \RF~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y15_N5
dffeas \RF[2][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[2][0]~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[2][6] .is_wysiwyg = "true";
defparam \RF[2][6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y18_N1
cycloneive_io_ibuf \Din_rf[2][7]~input (
	.i(Din_rf_2_7),
	.ibar(gnd),
	.o(\Din_rf[2][7]~input_o ));
// synopsys translate_off
defparam \Din_rf[2][7]~input .bus_hold = "false";
defparam \Din_rf[2][7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N0
cycloneive_lcell_comb \RF~71 (
// Equation(s):
// \RF~71_combout  = (\RF_PC_Write~3_combout  & (\Din_rf[2][7]~input_o )) # (!\RF_PC_Write~3_combout  & ((\d3rf[7]~input_o )))

	.dataa(gnd),
	.datab(\Din_rf[2][7]~input_o ),
	.datac(\RF_PC_Write~3_combout ),
	.datad(\d3rf[7]~input_o ),
	.cin(gnd),
	.combout(\RF~71_combout ),
	.cout());
// synopsys translate_off
defparam \RF~71 .lut_mask = 16'hCFC0;
defparam \RF~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y10_N1
dffeas \RF[2][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[2][0]~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[2][7] .is_wysiwyg = "true";
defparam \RF[2][7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y15_N8
cycloneive_io_ibuf \Din_rf[2][8]~input (
	.i(Din_rf_2_8),
	.ibar(gnd),
	.o(\Din_rf[2][8]~input_o ));
// synopsys translate_off
defparam \Din_rf[2][8]~input .bus_hold = "false";
defparam \Din_rf[2][8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N2
cycloneive_lcell_comb \RF~72 (
// Equation(s):
// \RF~72_combout  = (\RF_PC_Write~3_combout  & ((\Din_rf[2][8]~input_o ))) # (!\RF_PC_Write~3_combout  & (\d3rf[8]~input_o ))

	.dataa(gnd),
	.datab(\d3rf[8]~input_o ),
	.datac(\RF_PC_Write~3_combout ),
	.datad(\Din_rf[2][8]~input_o ),
	.cin(gnd),
	.combout(\RF~72_combout ),
	.cout());
// synopsys translate_off
defparam \RF~72 .lut_mask = 16'hFC0C;
defparam \RF~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y10_N3
dffeas \RF[2][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[2][0]~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[2][8] .is_wysiwyg = "true";
defparam \RF[2][8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y6_N15
cycloneive_io_ibuf \Din_rf[2][9]~input (
	.i(Din_rf_2_9),
	.ibar(gnd),
	.o(\Din_rf[2][9]~input_o ));
// synopsys translate_off
defparam \Din_rf[2][9]~input .bus_hold = "false";
defparam \Din_rf[2][9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N20
cycloneive_lcell_comb \RF~73 (
// Equation(s):
// \RF~73_combout  = (\RF_PC_Write~3_combout  & (\Din_rf[2][9]~input_o )) # (!\RF_PC_Write~3_combout  & ((\d3rf[9]~input_o )))

	.dataa(gnd),
	.datab(\Din_rf[2][9]~input_o ),
	.datac(\RF_PC_Write~3_combout ),
	.datad(\d3rf[9]~input_o ),
	.cin(gnd),
	.combout(\RF~73_combout ),
	.cout());
// synopsys translate_off
defparam \RF~73 .lut_mask = 16'hCFC0;
defparam \RF~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y10_N21
dffeas \RF[2][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[2][0]~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[2][9] .is_wysiwyg = "true";
defparam \RF[2][9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y7_N22
cycloneive_io_ibuf \Din_rf[2][10]~input (
	.i(Din_rf_2_10),
	.ibar(gnd),
	.o(\Din_rf[2][10]~input_o ));
// synopsys translate_off
defparam \Din_rf[2][10]~input .bus_hold = "false";
defparam \Din_rf[2][10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N6
cycloneive_lcell_comb \RF~74 (
// Equation(s):
// \RF~74_combout  = (\RF_PC_Write~3_combout  & ((\Din_rf[2][10]~input_o ))) # (!\RF_PC_Write~3_combout  & (\d3rf[10]~input_o ))

	.dataa(\RF_PC_Write~3_combout ),
	.datab(gnd),
	.datac(\d3rf[10]~input_o ),
	.datad(\Din_rf[2][10]~input_o ),
	.cin(gnd),
	.combout(\RF~74_combout ),
	.cout());
// synopsys translate_off
defparam \RF~74 .lut_mask = 16'hFA50;
defparam \RF~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y10_N7
dffeas \RF[2][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[2][0]~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[2][10] .is_wysiwyg = "true";
defparam \RF[2][10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y3_N22
cycloneive_io_ibuf \Din_rf[2][11]~input (
	.i(Din_rf_2_11),
	.ibar(gnd),
	.o(\Din_rf[2][11]~input_o ));
// synopsys translate_off
defparam \Din_rf[2][11]~input .bus_hold = "false";
defparam \Din_rf[2][11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N24
cycloneive_lcell_comb \RF~75 (
// Equation(s):
// \RF~75_combout  = (\RF_PC_Write~3_combout  & (\Din_rf[2][11]~input_o )) # (!\RF_PC_Write~3_combout  & ((\d3rf[11]~input_o )))

	.dataa(\Din_rf[2][11]~input_o ),
	.datab(gnd),
	.datac(\RF_PC_Write~3_combout ),
	.datad(\d3rf[11]~input_o ),
	.cin(gnd),
	.combout(\RF~75_combout ),
	.cout());
// synopsys translate_off
defparam \RF~75 .lut_mask = 16'hAFA0;
defparam \RF~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y10_N25
dffeas \RF[2][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[2][0]~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[2][11] .is_wysiwyg = "true";
defparam \RF[2][11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y11_N22
cycloneive_io_ibuf \Din_rf[2][12]~input (
	.i(Din_rf_2_12),
	.ibar(gnd),
	.o(\Din_rf[2][12]~input_o ));
// synopsys translate_off
defparam \Din_rf[2][12]~input .bus_hold = "false";
defparam \Din_rf[2][12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N26
cycloneive_lcell_comb \RF~76 (
// Equation(s):
// \RF~76_combout  = (\RF_PC_Write~3_combout  & (\Din_rf[2][12]~input_o )) # (!\RF_PC_Write~3_combout  & ((\d3rf[12]~input_o )))

	.dataa(\RF_PC_Write~3_combout ),
	.datab(\Din_rf[2][12]~input_o ),
	.datac(\d3rf[12]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RF~76_combout ),
	.cout());
// synopsys translate_off
defparam \RF~76 .lut_mask = 16'hD8D8;
defparam \RF~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y10_N27
dffeas \RF[2][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[2][0]~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[2][12] .is_wysiwyg = "true";
defparam \RF[2][12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y12_N15
cycloneive_io_ibuf \Din_rf[2][13]~input (
	.i(Din_rf_2_13),
	.ibar(gnd),
	.o(\Din_rf[2][13]~input_o ));
// synopsys translate_off
defparam \Din_rf[2][13]~input .bus_hold = "false";
defparam \Din_rf[2][13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N4
cycloneive_lcell_comb \RF~77 (
// Equation(s):
// \RF~77_combout  = (\RF_PC_Write~3_combout  & ((\Din_rf[2][13]~input_o ))) # (!\RF_PC_Write~3_combout  & (\d3rf[13]~input_o ))

	.dataa(\RF_PC_Write~3_combout ),
	.datab(gnd),
	.datac(\d3rf[13]~input_o ),
	.datad(\Din_rf[2][13]~input_o ),
	.cin(gnd),
	.combout(\RF~77_combout ),
	.cout());
// synopsys translate_off
defparam \RF~77 .lut_mask = 16'hFA50;
defparam \RF~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y10_N5
dffeas \RF[2][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[2][0]~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[2][13] .is_wysiwyg = "true";
defparam \RF[2][13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y8_N22
cycloneive_io_ibuf \Din_rf[2][14]~input (
	.i(Din_rf_2_14),
	.ibar(gnd),
	.o(\Din_rf[2][14]~input_o ));
// synopsys translate_off
defparam \Din_rf[2][14]~input .bus_hold = "false";
defparam \Din_rf[2][14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N14
cycloneive_lcell_comb \RF~78 (
// Equation(s):
// \RF~78_combout  = (\RF_PC_Write~3_combout  & ((\Din_rf[2][14]~input_o ))) # (!\RF_PC_Write~3_combout  & (\d3rf[14]~input_o ))

	.dataa(\RF_PC_Write~3_combout ),
	.datab(gnd),
	.datac(\d3rf[14]~input_o ),
	.datad(\Din_rf[2][14]~input_o ),
	.cin(gnd),
	.combout(\RF~78_combout ),
	.cout());
// synopsys translate_off
defparam \RF~78 .lut_mask = 16'hFA50;
defparam \RF~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y10_N15
dffeas \RF[2][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[2][0]~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[2][14] .is_wysiwyg = "true";
defparam \RF[2][14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N22
cycloneive_io_ibuf \Din_rf[2][15]~input (
	.i(Din_rf_2_15),
	.ibar(gnd),
	.o(\Din_rf[2][15]~input_o ));
// synopsys translate_off
defparam \Din_rf[2][15]~input .bus_hold = "false";
defparam \Din_rf[2][15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N22
cycloneive_lcell_comb \RF~79 (
// Equation(s):
// \RF~79_combout  = (\RF_PC_Write~3_combout  & (\Din_rf[2][15]~input_o )) # (!\RF_PC_Write~3_combout  & ((\d3rf[15]~input_o )))

	.dataa(gnd),
	.datab(\Din_rf[2][15]~input_o ),
	.datac(\d3rf[15]~input_o ),
	.datad(\RF_PC_Write~3_combout ),
	.cin(gnd),
	.combout(\RF~79_combout ),
	.cout());
// synopsys translate_off
defparam \RF~79 .lut_mask = 16'hCCF0;
defparam \RF~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y15_N23
dffeas \RF[2][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[2][0]~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[2][15] .is_wysiwyg = "true";
defparam \RF[2][15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y43_N8
cycloneive_io_ibuf \Din_rf[3][0]~input (
	.i(Din_rf_3_0),
	.ibar(gnd),
	.o(\Din_rf[3][0]~input_o ));
// synopsys translate_off
defparam \Din_rf[3][0]~input .bus_hold = "false";
defparam \Din_rf[3][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y37_N15
cycloneive_io_ibuf \logic_in[3]~input (
	.i(logic_in[3]),
	.ibar(gnd),
	.o(\logic_in[3]~input_o ));
// synopsys translate_off
defparam \logic_in[3]~input .bus_hold = "false";
defparam \logic_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N16
cycloneive_lcell_comb \RF_PC_Write~4 (
// Equation(s):
// \RF_PC_Write~4_combout  = (\rf_write~input_o  & (\path_decider~input_o  & \logic_in[3]~input_o ))

	.dataa(\rf_write~input_o ),
	.datab(\path_decider~input_o ),
	.datac(\logic_in[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RF_PC_Write~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF_PC_Write~4 .lut_mask = 16'h8080;
defparam \RF_PC_Write~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N16
cycloneive_lcell_comb \RF~80 (
// Equation(s):
// \RF~80_combout  = (\RF_PC_Write~4_combout  & (\Din_rf[3][0]~input_o )) # (!\RF_PC_Write~4_combout  & ((\d3rf[0]~input_o )))

	.dataa(gnd),
	.datab(\Din_rf[3][0]~input_o ),
	.datac(\RF_PC_Write~4_combout ),
	.datad(\d3rf[0]~input_o ),
	.cin(gnd),
	.combout(\RF~80_combout ),
	.cout());
// synopsys translate_off
defparam \RF~80 .lut_mask = 16'hCFC0;
defparam \RF~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N10
cycloneive_lcell_comb \Decoder0~3 (
// Equation(s):
// \Decoder0~3_combout  = (!\a3rf[2]~input_o  & (\a3rf[0]~input_o  & (\a3rf[1]~input_o  & \RF_PC_Write~1_combout )))

	.dataa(\a3rf[2]~input_o ),
	.datab(\a3rf[0]~input_o ),
	.datac(\a3rf[1]~input_o ),
	.datad(\RF_PC_Write~1_combout ),
	.cin(gnd),
	.combout(\Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~3 .lut_mask = 16'h4000;
defparam \Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N2
cycloneive_lcell_comb \RF[3][0]~147 (
// Equation(s):
// \RF[3][0]~147_combout  = (\Decoder0~3_combout ) # ((\rf_write~input_o  & (\path_decider~input_o  & \logic_in[3]~input_o )))

	.dataa(\rf_write~input_o ),
	.datab(\path_decider~input_o ),
	.datac(\logic_in[3]~input_o ),
	.datad(\Decoder0~3_combout ),
	.cin(gnd),
	.combout(\RF[3][0]~147_combout ),
	.cout());
// synopsys translate_off
defparam \RF[3][0]~147 .lut_mask = 16'hFF80;
defparam \RF[3][0]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N17
dffeas \RF[3][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[3][0]~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[3][0] .is_wysiwyg = "true";
defparam \RF[3][0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N15
cycloneive_io_ibuf \Din_rf[3][1]~input (
	.i(Din_rf_3_1),
	.ibar(gnd),
	.o(\Din_rf[3][1]~input_o ));
// synopsys translate_off
defparam \Din_rf[3][1]~input .bus_hold = "false";
defparam \Din_rf[3][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N2
cycloneive_lcell_comb \RF~81 (
// Equation(s):
// \RF~81_combout  = (\RF_PC_Write~4_combout  & ((\Din_rf[3][1]~input_o ))) # (!\RF_PC_Write~4_combout  & (\d3rf[1]~input_o ))

	.dataa(gnd),
	.datab(\d3rf[1]~input_o ),
	.datac(\RF_PC_Write~4_combout ),
	.datad(\Din_rf[3][1]~input_o ),
	.cin(gnd),
	.combout(\RF~81_combout ),
	.cout());
// synopsys translate_off
defparam \RF~81 .lut_mask = 16'hFC0C;
defparam \RF~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N3
dffeas \RF[3][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[3][0]~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[3][1] .is_wysiwyg = "true";
defparam \RF[3][1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N15
cycloneive_io_ibuf \Din_rf[3][2]~input (
	.i(Din_rf_3_2),
	.ibar(gnd),
	.o(\Din_rf[3][2]~input_o ));
// synopsys translate_off
defparam \Din_rf[3][2]~input .bus_hold = "false";
defparam \Din_rf[3][2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N28
cycloneive_lcell_comb \RF~82 (
// Equation(s):
// \RF~82_combout  = (\RF_PC_Write~4_combout  & (\Din_rf[3][2]~input_o )) # (!\RF_PC_Write~4_combout  & ((\d3rf[2]~input_o )))

	.dataa(\Din_rf[3][2]~input_o ),
	.datab(gnd),
	.datac(\RF_PC_Write~4_combout ),
	.datad(\d3rf[2]~input_o ),
	.cin(gnd),
	.combout(\RF~82_combout ),
	.cout());
// synopsys translate_off
defparam \RF~82 .lut_mask = 16'hAFA0;
defparam \RF~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N29
dffeas \RF[3][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[3][0]~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[3][2] .is_wysiwyg = "true";
defparam \RF[3][2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
cycloneive_io_ibuf \Din_rf[3][3]~input (
	.i(Din_rf_3_3),
	.ibar(gnd),
	.o(\Din_rf[3][3]~input_o ));
// synopsys translate_off
defparam \Din_rf[3][3]~input .bus_hold = "false";
defparam \Din_rf[3][3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N22
cycloneive_lcell_comb \RF~83 (
// Equation(s):
// \RF~83_combout  = (\RF_PC_Write~4_combout  & ((\Din_rf[3][3]~input_o ))) # (!\RF_PC_Write~4_combout  & (\d3rf[3]~input_o ))

	.dataa(gnd),
	.datab(\d3rf[3]~input_o ),
	.datac(\RF_PC_Write~4_combout ),
	.datad(\Din_rf[3][3]~input_o ),
	.cin(gnd),
	.combout(\RF~83_combout ),
	.cout());
// synopsys translate_off
defparam \RF~83 .lut_mask = 16'hFC0C;
defparam \RF~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N23
dffeas \RF[3][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[3][0]~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[3][3] .is_wysiwyg = "true";
defparam \RF[3][3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cycloneive_io_ibuf \Din_rf[3][4]~input (
	.i(Din_rf_3_4),
	.ibar(gnd),
	.o(\Din_rf[3][4]~input_o ));
// synopsys translate_off
defparam \Din_rf[3][4]~input .bus_hold = "false";
defparam \Din_rf[3][4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N8
cycloneive_lcell_comb \RF~84 (
// Equation(s):
// \RF~84_combout  = (\RF_PC_Write~4_combout  & (\Din_rf[3][4]~input_o )) # (!\RF_PC_Write~4_combout  & ((\d3rf[4]~input_o )))

	.dataa(\Din_rf[3][4]~input_o ),
	.datab(gnd),
	.datac(\RF_PC_Write~4_combout ),
	.datad(\d3rf[4]~input_o ),
	.cin(gnd),
	.combout(\RF~84_combout ),
	.cout());
// synopsys translate_off
defparam \RF~84 .lut_mask = 16'hAFA0;
defparam \RF~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N9
dffeas \RF[3][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[3][0]~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[3][4] .is_wysiwyg = "true";
defparam \RF[3][4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N8
cycloneive_io_ibuf \Din_rf[3][5]~input (
	.i(Din_rf_3_5),
	.ibar(gnd),
	.o(\Din_rf[3][5]~input_o ));
// synopsys translate_off
defparam \Din_rf[3][5]~input .bus_hold = "false";
defparam \Din_rf[3][5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N10
cycloneive_lcell_comb \RF~85 (
// Equation(s):
// \RF~85_combout  = (\RF_PC_Write~4_combout  & (\Din_rf[3][5]~input_o )) # (!\RF_PC_Write~4_combout  & ((\d3rf[5]~input_o )))

	.dataa(\Din_rf[3][5]~input_o ),
	.datab(gnd),
	.datac(\RF_PC_Write~4_combout ),
	.datad(\d3rf[5]~input_o ),
	.cin(gnd),
	.combout(\RF~85_combout ),
	.cout());
// synopsys translate_off
defparam \RF~85 .lut_mask = 16'hAFA0;
defparam \RF~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N11
dffeas \RF[3][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[3][0]~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[3][5] .is_wysiwyg = "true";
defparam \RF[3][5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N29
cycloneive_io_ibuf \Din_rf[3][6]~input (
	.i(Din_rf_3_6),
	.ibar(gnd),
	.o(\Din_rf[3][6]~input_o ));
// synopsys translate_off
defparam \Din_rf[3][6]~input .bus_hold = "false";
defparam \Din_rf[3][6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N20
cycloneive_lcell_comb \RF~86 (
// Equation(s):
// \RF~86_combout  = (\RF_PC_Write~4_combout  & (\Din_rf[3][6]~input_o )) # (!\RF_PC_Write~4_combout  & ((\d3rf[6]~input_o )))

	.dataa(\Din_rf[3][6]~input_o ),
	.datab(\d3rf[6]~input_o ),
	.datac(\RF_PC_Write~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RF~86_combout ),
	.cout());
// synopsys translate_off
defparam \RF~86 .lut_mask = 16'hACAC;
defparam \RF~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N21
dffeas \RF[3][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[3][0]~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[3][6] .is_wysiwyg = "true";
defparam \RF[3][6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y43_N29
cycloneive_io_ibuf \Din_rf[3][7]~input (
	.i(Din_rf_3_7),
	.ibar(gnd),
	.o(\Din_rf[3][7]~input_o ));
// synopsys translate_off
defparam \Din_rf[3][7]~input .bus_hold = "false";
defparam \Din_rf[3][7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N8
cycloneive_lcell_comb \RF~87 (
// Equation(s):
// \RF~87_combout  = (\RF_PC_Write~4_combout  & ((\Din_rf[3][7]~input_o ))) # (!\RF_PC_Write~4_combout  & (\d3rf[7]~input_o ))

	.dataa(gnd),
	.datab(\RF_PC_Write~4_combout ),
	.datac(\d3rf[7]~input_o ),
	.datad(\Din_rf[3][7]~input_o ),
	.cin(gnd),
	.combout(\RF~87_combout ),
	.cout());
// synopsys translate_off
defparam \RF~87 .lut_mask = 16'hFC30;
defparam \RF~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N9
dffeas \RF[3][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[3][0]~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[3][7] .is_wysiwyg = "true";
defparam \RF[3][7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y43_N22
cycloneive_io_ibuf \Din_rf[3][8]~input (
	.i(Din_rf_3_8),
	.ibar(gnd),
	.o(\Din_rf[3][8]~input_o ));
// synopsys translate_off
defparam \Din_rf[3][8]~input .bus_hold = "false";
defparam \Din_rf[3][8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N18
cycloneive_lcell_comb \RF~88 (
// Equation(s):
// \RF~88_combout  = (\RF_PC_Write~4_combout  & ((\Din_rf[3][8]~input_o ))) # (!\RF_PC_Write~4_combout  & (\d3rf[8]~input_o ))

	.dataa(gnd),
	.datab(\RF_PC_Write~4_combout ),
	.datac(\d3rf[8]~input_o ),
	.datad(\Din_rf[3][8]~input_o ),
	.cin(gnd),
	.combout(\RF~88_combout ),
	.cout());
// synopsys translate_off
defparam \RF~88 .lut_mask = 16'hFC30;
defparam \RF~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N19
dffeas \RF[3][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[3][0]~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[3][8] .is_wysiwyg = "true";
defparam \RF[3][8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X61_Y43_N15
cycloneive_io_ibuf \Din_rf[3][9]~input (
	.i(Din_rf_3_9),
	.ibar(gnd),
	.o(\Din_rf[3][9]~input_o ));
// synopsys translate_off
defparam \Din_rf[3][9]~input .bus_hold = "false";
defparam \Din_rf[3][9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N28
cycloneive_lcell_comb \RF~89 (
// Equation(s):
// \RF~89_combout  = (\RF_PC_Write~4_combout  & (\Din_rf[3][9]~input_o )) # (!\RF_PC_Write~4_combout  & ((\d3rf[9]~input_o )))

	.dataa(\Din_rf[3][9]~input_o ),
	.datab(\RF_PC_Write~4_combout ),
	.datac(\d3rf[9]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RF~89_combout ),
	.cout());
// synopsys translate_off
defparam \RF~89 .lut_mask = 16'hB8B8;
defparam \RF~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N29
dffeas \RF[3][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[3][0]~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[3][9] .is_wysiwyg = "true";
defparam \RF[3][9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y43_N29
cycloneive_io_ibuf \Din_rf[3][10]~input (
	.i(Din_rf_3_10),
	.ibar(gnd),
	.o(\Din_rf[3][10]~input_o ));
// synopsys translate_off
defparam \Din_rf[3][10]~input .bus_hold = "false";
defparam \Din_rf[3][10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N30
cycloneive_lcell_comb \RF~90 (
// Equation(s):
// \RF~90_combout  = (\RF_PC_Write~4_combout  & ((\Din_rf[3][10]~input_o ))) # (!\RF_PC_Write~4_combout  & (\d3rf[10]~input_o ))

	.dataa(\d3rf[10]~input_o ),
	.datab(\RF_PC_Write~4_combout ),
	.datac(gnd),
	.datad(\Din_rf[3][10]~input_o ),
	.cin(gnd),
	.combout(\RF~90_combout ),
	.cout());
// synopsys translate_off
defparam \RF~90 .lut_mask = 16'hEE22;
defparam \RF~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N31
dffeas \RF[3][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[3][0]~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[3][10] .is_wysiwyg = "true";
defparam \RF[3][10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y43_N1
cycloneive_io_ibuf \Din_rf[3][11]~input (
	.i(Din_rf_3_11),
	.ibar(gnd),
	.o(\Din_rf[3][11]~input_o ));
// synopsys translate_off
defparam \Din_rf[3][11]~input .bus_hold = "false";
defparam \Din_rf[3][11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N16
cycloneive_lcell_comb \RF~91 (
// Equation(s):
// \RF~91_combout  = (\RF_PC_Write~4_combout  & ((\Din_rf[3][11]~input_o ))) # (!\RF_PC_Write~4_combout  & (\d3rf[11]~input_o ))

	.dataa(gnd),
	.datab(\RF_PC_Write~4_combout ),
	.datac(\d3rf[11]~input_o ),
	.datad(\Din_rf[3][11]~input_o ),
	.cin(gnd),
	.combout(\RF~91_combout ),
	.cout());
// synopsys translate_off
defparam \RF~91 .lut_mask = 16'hFC30;
defparam \RF~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N17
dffeas \RF[3][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[3][0]~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[3][11] .is_wysiwyg = "true";
defparam \RF[3][11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X63_Y43_N8
cycloneive_io_ibuf \Din_rf[3][12]~input (
	.i(Din_rf_3_12),
	.ibar(gnd),
	.o(\Din_rf[3][12]~input_o ));
// synopsys translate_off
defparam \Din_rf[3][12]~input .bus_hold = "false";
defparam \Din_rf[3][12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N26
cycloneive_lcell_comb \RF~92 (
// Equation(s):
// \RF~92_combout  = (\RF_PC_Write~4_combout  & ((\Din_rf[3][12]~input_o ))) # (!\RF_PC_Write~4_combout  & (\d3rf[12]~input_o ))

	.dataa(gnd),
	.datab(\RF_PC_Write~4_combout ),
	.datac(\d3rf[12]~input_o ),
	.datad(\Din_rf[3][12]~input_o ),
	.cin(gnd),
	.combout(\RF~92_combout ),
	.cout());
// synopsys translate_off
defparam \RF~92 .lut_mask = 16'hFC30;
defparam \RF~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N27
dffeas \RF[3][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[3][0]~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[3][12] .is_wysiwyg = "true";
defparam \RF[3][12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y43_N8
cycloneive_io_ibuf \Din_rf[3][13]~input (
	.i(Din_rf_3_13),
	.ibar(gnd),
	.o(\Din_rf[3][13]~input_o ));
// synopsys translate_off
defparam \Din_rf[3][13]~input .bus_hold = "false";
defparam \Din_rf[3][13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N12
cycloneive_lcell_comb \RF~93 (
// Equation(s):
// \RF~93_combout  = (\RF_PC_Write~4_combout  & ((\Din_rf[3][13]~input_o ))) # (!\RF_PC_Write~4_combout  & (\d3rf[13]~input_o ))

	.dataa(gnd),
	.datab(\d3rf[13]~input_o ),
	.datac(\Din_rf[3][13]~input_o ),
	.datad(\RF_PC_Write~4_combout ),
	.cin(gnd),
	.combout(\RF~93_combout ),
	.cout());
// synopsys translate_off
defparam \RF~93 .lut_mask = 16'hF0CC;
defparam \RF~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N13
dffeas \RF[3][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[3][0]~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[3][13] .is_wysiwyg = "true";
defparam \RF[3][13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y43_N15
cycloneive_io_ibuf \Din_rf[3][14]~input (
	.i(Din_rf_3_14),
	.ibar(gnd),
	.o(\Din_rf[3][14]~input_o ));
// synopsys translate_off
defparam \Din_rf[3][14]~input .bus_hold = "false";
defparam \Din_rf[3][14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N6
cycloneive_lcell_comb \RF~94 (
// Equation(s):
// \RF~94_combout  = (\RF_PC_Write~4_combout  & (\Din_rf[3][14]~input_o )) # (!\RF_PC_Write~4_combout  & ((\d3rf[14]~input_o )))

	.dataa(gnd),
	.datab(\RF_PC_Write~4_combout ),
	.datac(\Din_rf[3][14]~input_o ),
	.datad(\d3rf[14]~input_o ),
	.cin(gnd),
	.combout(\RF~94_combout ),
	.cout());
// synopsys translate_off
defparam \RF~94 .lut_mask = 16'hF3C0;
defparam \RF~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N7
dffeas \RF[3][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[3][0]~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[3][14] .is_wysiwyg = "true";
defparam \RF[3][14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N8
cycloneive_io_ibuf \Din_rf[3][15]~input (
	.i(Din_rf_3_15),
	.ibar(gnd),
	.o(\Din_rf[3][15]~input_o ));
// synopsys translate_off
defparam \Din_rf[3][15]~input .bus_hold = "false";
defparam \Din_rf[3][15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N30
cycloneive_lcell_comb \RF~95 (
// Equation(s):
// \RF~95_combout  = (\RF_PC_Write~4_combout  & ((\Din_rf[3][15]~input_o ))) # (!\RF_PC_Write~4_combout  & (\d3rf[15]~input_o ))

	.dataa(\d3rf[15]~input_o ),
	.datab(gnd),
	.datac(\RF_PC_Write~4_combout ),
	.datad(\Din_rf[3][15]~input_o ),
	.cin(gnd),
	.combout(\RF~95_combout ),
	.cout());
// synopsys translate_off
defparam \RF~95 .lut_mask = 16'hFA0A;
defparam \RF~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N31
dffeas \RF[3][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[3][0]~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[3][15] .is_wysiwyg = "true";
defparam \RF[3][15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N1
cycloneive_io_ibuf \logic_in[4]~input (
	.i(logic_in[4]),
	.ibar(gnd),
	.o(\logic_in[4]~input_o ));
// synopsys translate_off
defparam \logic_in[4]~input .bus_hold = "false";
defparam \logic_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N20
cycloneive_lcell_comb \RF_PC_Write~5 (
// Equation(s):
// \RF_PC_Write~5_combout  = (\logic_in[4]~input_o  & (\path_decider~input_o  & \rf_write~input_o ))

	.dataa(\logic_in[4]~input_o ),
	.datab(\path_decider~input_o ),
	.datac(\rf_write~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RF_PC_Write~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF_PC_Write~5 .lut_mask = 16'h8080;
defparam \RF_PC_Write~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X29_Y43_N1
cycloneive_io_ibuf \Din_rf[4][0]~input (
	.i(Din_rf_4_0),
	.ibar(gnd),
	.o(\Din_rf[4][0]~input_o ));
// synopsys translate_off
defparam \Din_rf[4][0]~input .bus_hold = "false";
defparam \Din_rf[4][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y39_N0
cycloneive_lcell_comb \RF~96 (
// Equation(s):
// \RF~96_combout  = (\RF_PC_Write~5_combout  & ((\Din_rf[4][0]~input_o ))) # (!\RF_PC_Write~5_combout  & (\d3rf[0]~input_o ))

	.dataa(\RF_PC_Write~5_combout ),
	.datab(gnd),
	.datac(\d3rf[0]~input_o ),
	.datad(\Din_rf[4][0]~input_o ),
	.cin(gnd),
	.combout(\RF~96_combout ),
	.cout());
// synopsys translate_off
defparam \RF~96 .lut_mask = 16'hFA50;
defparam \RF~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N30
cycloneive_lcell_comb \Decoder0~4 (
// Equation(s):
// \Decoder0~4_combout  = (\a3rf[2]~input_o  & (!\a3rf[0]~input_o  & (!\a3rf[1]~input_o  & \RF_PC_Write~1_combout )))

	.dataa(\a3rf[2]~input_o ),
	.datab(\a3rf[0]~input_o ),
	.datac(\a3rf[1]~input_o ),
	.datad(\RF_PC_Write~1_combout ),
	.cin(gnd),
	.combout(\Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~4 .lut_mask = 16'h0200;
defparam \Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N28
cycloneive_lcell_comb \RF[4][0]~148 (
// Equation(s):
// \RF[4][0]~148_combout  = (\Decoder0~4_combout ) # ((\logic_in[4]~input_o  & (\path_decider~input_o  & \rf_write~input_o )))

	.dataa(\logic_in[4]~input_o ),
	.datab(\path_decider~input_o ),
	.datac(\Decoder0~4_combout ),
	.datad(\rf_write~input_o ),
	.cin(gnd),
	.combout(\RF[4][0]~148_combout ),
	.cout());
// synopsys translate_off
defparam \RF[4][0]~148 .lut_mask = 16'hF8F0;
defparam \RF[4][0]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y39_N1
dffeas \RF[4][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[4][0]~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[4][0] .is_wysiwyg = "true";
defparam \RF[4][0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y43_N22
cycloneive_io_ibuf \Din_rf[4][1]~input (
	.i(Din_rf_4_1),
	.ibar(gnd),
	.o(\Din_rf[4][1]~input_o ));
// synopsys translate_off
defparam \Din_rf[4][1]~input .bus_hold = "false";
defparam \Din_rf[4][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y39_N10
cycloneive_lcell_comb \RF~97 (
// Equation(s):
// \RF~97_combout  = (\RF_PC_Write~5_combout  & (\Din_rf[4][1]~input_o )) # (!\RF_PC_Write~5_combout  & ((\d3rf[1]~input_o )))

	.dataa(\Din_rf[4][1]~input_o ),
	.datab(gnd),
	.datac(\RF_PC_Write~5_combout ),
	.datad(\d3rf[1]~input_o ),
	.cin(gnd),
	.combout(\RF~97_combout ),
	.cout());
// synopsys translate_off
defparam \RF~97 .lut_mask = 16'hAFA0;
defparam \RF~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y39_N11
dffeas \RF[4][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[4][0]~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[4][1] .is_wysiwyg = "true";
defparam \RF[4][1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y43_N29
cycloneive_io_ibuf \Din_rf[4][2]~input (
	.i(Din_rf_4_2),
	.ibar(gnd),
	.o(\Din_rf[4][2]~input_o ));
// synopsys translate_off
defparam \Din_rf[4][2]~input .bus_hold = "false";
defparam \Din_rf[4][2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y39_N28
cycloneive_lcell_comb \RF~98 (
// Equation(s):
// \RF~98_combout  = (\RF_PC_Write~5_combout  & (\Din_rf[4][2]~input_o )) # (!\RF_PC_Write~5_combout  & ((\d3rf[2]~input_o )))

	.dataa(\Din_rf[4][2]~input_o ),
	.datab(gnd),
	.datac(\RF_PC_Write~5_combout ),
	.datad(\d3rf[2]~input_o ),
	.cin(gnd),
	.combout(\RF~98_combout ),
	.cout());
// synopsys translate_off
defparam \RF~98 .lut_mask = 16'hAFA0;
defparam \RF~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y39_N29
dffeas \RF[4][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[4][0]~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[4][2] .is_wysiwyg = "true";
defparam \RF[4][2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y43_N15
cycloneive_io_ibuf \Din_rf[4][3]~input (
	.i(Din_rf_4_3),
	.ibar(gnd),
	.o(\Din_rf[4][3]~input_o ));
// synopsys translate_off
defparam \Din_rf[4][3]~input .bus_hold = "false";
defparam \Din_rf[4][3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y39_N6
cycloneive_lcell_comb \RF~99 (
// Equation(s):
// \RF~99_combout  = (\RF_PC_Write~5_combout  & ((\Din_rf[4][3]~input_o ))) # (!\RF_PC_Write~5_combout  & (\d3rf[3]~input_o ))

	.dataa(\RF_PC_Write~5_combout ),
	.datab(\d3rf[3]~input_o ),
	.datac(\Din_rf[4][3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RF~99_combout ),
	.cout());
// synopsys translate_off
defparam \RF~99 .lut_mask = 16'hE4E4;
defparam \RF~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y39_N7
dffeas \RF[4][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~99_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[4][0]~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[4][3] .is_wysiwyg = "true";
defparam \RF[4][3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y43_N29
cycloneive_io_ibuf \Din_rf[4][4]~input (
	.i(Din_rf_4_4),
	.ibar(gnd),
	.o(\Din_rf[4][4]~input_o ));
// synopsys translate_off
defparam \Din_rf[4][4]~input .bus_hold = "false";
defparam \Din_rf[4][4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y39_N8
cycloneive_lcell_comb \RF~100 (
// Equation(s):
// \RF~100_combout  = (\RF_PC_Write~5_combout  & (\Din_rf[4][4]~input_o )) # (!\RF_PC_Write~5_combout  & ((\d3rf[4]~input_o )))

	.dataa(\RF_PC_Write~5_combout ),
	.datab(gnd),
	.datac(\Din_rf[4][4]~input_o ),
	.datad(\d3rf[4]~input_o ),
	.cin(gnd),
	.combout(\RF~100_combout ),
	.cout());
// synopsys translate_off
defparam \RF~100 .lut_mask = 16'hF5A0;
defparam \RF~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y39_N9
dffeas \RF[4][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~100_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[4][0]~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[4][4] .is_wysiwyg = "true";
defparam \RF[4][4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X25_Y43_N22
cycloneive_io_ibuf \Din_rf[4][5]~input (
	.i(Din_rf_4_5),
	.ibar(gnd),
	.o(\Din_rf[4][5]~input_o ));
// synopsys translate_off
defparam \Din_rf[4][5]~input .bus_hold = "false";
defparam \Din_rf[4][5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y39_N18
cycloneive_lcell_comb \RF~101 (
// Equation(s):
// \RF~101_combout  = (\RF_PC_Write~5_combout  & (\Din_rf[4][5]~input_o )) # (!\RF_PC_Write~5_combout  & ((\d3rf[5]~input_o )))

	.dataa(\Din_rf[4][5]~input_o ),
	.datab(gnd),
	.datac(\RF_PC_Write~5_combout ),
	.datad(\d3rf[5]~input_o ),
	.cin(gnd),
	.combout(\RF~101_combout ),
	.cout());
// synopsys translate_off
defparam \RF~101 .lut_mask = 16'hAFA0;
defparam \RF~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y39_N19
dffeas \RF[4][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~101_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[4][0]~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[4][5] .is_wysiwyg = "true";
defparam \RF[4][5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X25_Y43_N29
cycloneive_io_ibuf \Din_rf[4][6]~input (
	.i(Din_rf_4_6),
	.ibar(gnd),
	.o(\Din_rf[4][6]~input_o ));
// synopsys translate_off
defparam \Din_rf[4][6]~input .bus_hold = "false";
defparam \Din_rf[4][6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y39_N12
cycloneive_lcell_comb \RF~102 (
// Equation(s):
// \RF~102_combout  = (\RF_PC_Write~5_combout  & (\Din_rf[4][6]~input_o )) # (!\RF_PC_Write~5_combout  & ((\d3rf[6]~input_o )))

	.dataa(\Din_rf[4][6]~input_o ),
	.datab(\d3rf[6]~input_o ),
	.datac(\RF_PC_Write~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RF~102_combout ),
	.cout());
// synopsys translate_off
defparam \RF~102 .lut_mask = 16'hACAC;
defparam \RF~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y39_N13
dffeas \RF[4][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~102_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[4][0]~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[4][6] .is_wysiwyg = "true";
defparam \RF[4][6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y43_N1
cycloneive_io_ibuf \Din_rf[4][7]~input (
	.i(Din_rf_4_7),
	.ibar(gnd),
	.o(\Din_rf[4][7]~input_o ));
// synopsys translate_off
defparam \Din_rf[4][7]~input .bus_hold = "false";
defparam \Din_rf[4][7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y39_N30
cycloneive_lcell_comb \RF~103 (
// Equation(s):
// \RF~103_combout  = (\RF_PC_Write~5_combout  & (\Din_rf[4][7]~input_o )) # (!\RF_PC_Write~5_combout  & ((\d3rf[7]~input_o )))

	.dataa(\RF_PC_Write~5_combout ),
	.datab(gnd),
	.datac(\Din_rf[4][7]~input_o ),
	.datad(\d3rf[7]~input_o ),
	.cin(gnd),
	.combout(\RF~103_combout ),
	.cout());
// synopsys translate_off
defparam \RF~103 .lut_mask = 16'hF5A0;
defparam \RF~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y39_N31
dffeas \RF[4][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[4][0]~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[4][7] .is_wysiwyg = "true";
defparam \RF[4][7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y43_N29
cycloneive_io_ibuf \Din_rf[4][8]~input (
	.i(Din_rf_4_8),
	.ibar(gnd),
	.o(\Din_rf[4][8]~input_o ));
// synopsys translate_off
defparam \Din_rf[4][8]~input .bus_hold = "false";
defparam \Din_rf[4][8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y39_N16
cycloneive_lcell_comb \RF~104 (
// Equation(s):
// \RF~104_combout  = (\RF_PC_Write~5_combout  & (\Din_rf[4][8]~input_o )) # (!\RF_PC_Write~5_combout  & ((\d3rf[8]~input_o )))

	.dataa(\Din_rf[4][8]~input_o ),
	.datab(gnd),
	.datac(\RF_PC_Write~5_combout ),
	.datad(\d3rf[8]~input_o ),
	.cin(gnd),
	.combout(\RF~104_combout ),
	.cout());
// synopsys translate_off
defparam \RF~104 .lut_mask = 16'hAFA0;
defparam \RF~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y39_N17
dffeas \RF[4][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~104_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[4][0]~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[4][8] .is_wysiwyg = "true";
defparam \RF[4][8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y43_N29
cycloneive_io_ibuf \Din_rf[4][9]~input (
	.i(Din_rf_4_9),
	.ibar(gnd),
	.o(\Din_rf[4][9]~input_o ));
// synopsys translate_off
defparam \Din_rf[4][9]~input .bus_hold = "false";
defparam \Din_rf[4][9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y39_N26
cycloneive_lcell_comb \RF~105 (
// Equation(s):
// \RF~105_combout  = (\RF_PC_Write~5_combout  & (\Din_rf[4][9]~input_o )) # (!\RF_PC_Write~5_combout  & ((\d3rf[9]~input_o )))

	.dataa(\RF_PC_Write~5_combout ),
	.datab(\Din_rf[4][9]~input_o ),
	.datac(\d3rf[9]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RF~105_combout ),
	.cout());
// synopsys translate_off
defparam \RF~105 .lut_mask = 16'hD8D8;
defparam \RF~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y39_N27
dffeas \RF[4][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~105_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[4][0]~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[4][9] .is_wysiwyg = "true";
defparam \RF[4][9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y43_N8
cycloneive_io_ibuf \Din_rf[4][10]~input (
	.i(Din_rf_4_10),
	.ibar(gnd),
	.o(\Din_rf[4][10]~input_o ));
// synopsys translate_off
defparam \Din_rf[4][10]~input .bus_hold = "false";
defparam \Din_rf[4][10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y39_N4
cycloneive_lcell_comb \RF~106 (
// Equation(s):
// \RF~106_combout  = (\RF_PC_Write~5_combout  & (\Din_rf[4][10]~input_o )) # (!\RF_PC_Write~5_combout  & ((\d3rf[10]~input_o )))

	.dataa(\Din_rf[4][10]~input_o ),
	.datab(\d3rf[10]~input_o ),
	.datac(\RF_PC_Write~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RF~106_combout ),
	.cout());
// synopsys translate_off
defparam \RF~106 .lut_mask = 16'hACAC;
defparam \RF~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y39_N5
dffeas \RF[4][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~106_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[4][0]~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[4][10] .is_wysiwyg = "true";
defparam \RF[4][10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X45_Y43_N15
cycloneive_io_ibuf \Din_rf[4][11]~input (
	.i(Din_rf_4_11),
	.ibar(gnd),
	.o(\Din_rf[4][11]~input_o ));
// synopsys translate_off
defparam \Din_rf[4][11]~input .bus_hold = "false";
defparam \Din_rf[4][11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y39_N22
cycloneive_lcell_comb \RF~107 (
// Equation(s):
// \RF~107_combout  = (\RF_PC_Write~5_combout  & (\Din_rf[4][11]~input_o )) # (!\RF_PC_Write~5_combout  & ((\d3rf[11]~input_o )))

	.dataa(\Din_rf[4][11]~input_o ),
	.datab(\d3rf[11]~input_o ),
	.datac(\RF_PC_Write~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RF~107_combout ),
	.cout());
// synopsys translate_off
defparam \RF~107 .lut_mask = 16'hACAC;
defparam \RF~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y39_N23
dffeas \RF[4][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~107_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[4][0]~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[4][11] .is_wysiwyg = "true";
defparam \RF[4][11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y43_N8
cycloneive_io_ibuf \Din_rf[4][12]~input (
	.i(Din_rf_4_12),
	.ibar(gnd),
	.o(\Din_rf[4][12]~input_o ));
// synopsys translate_off
defparam \Din_rf[4][12]~input .bus_hold = "false";
defparam \Din_rf[4][12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y39_N24
cycloneive_lcell_comb \RF~108 (
// Equation(s):
// \RF~108_combout  = (\RF_PC_Write~5_combout  & ((\Din_rf[4][12]~input_o ))) # (!\RF_PC_Write~5_combout  & (\d3rf[12]~input_o ))

	.dataa(\RF_PC_Write~5_combout ),
	.datab(gnd),
	.datac(\d3rf[12]~input_o ),
	.datad(\Din_rf[4][12]~input_o ),
	.cin(gnd),
	.combout(\RF~108_combout ),
	.cout());
// synopsys translate_off
defparam \RF~108 .lut_mask = 16'hFA50;
defparam \RF~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y39_N25
dffeas \RF[4][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~108_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[4][0]~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[4][12] .is_wysiwyg = "true";
defparam \RF[4][12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y43_N1
cycloneive_io_ibuf \Din_rf[4][13]~input (
	.i(Din_rf_4_13),
	.ibar(gnd),
	.o(\Din_rf[4][13]~input_o ));
// synopsys translate_off
defparam \Din_rf[4][13]~input .bus_hold = "false";
defparam \Din_rf[4][13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y39_N2
cycloneive_lcell_comb \RF~109 (
// Equation(s):
// \RF~109_combout  = (\RF_PC_Write~5_combout  & ((\Din_rf[4][13]~input_o ))) # (!\RF_PC_Write~5_combout  & (\d3rf[13]~input_o ))

	.dataa(\RF_PC_Write~5_combout ),
	.datab(\d3rf[13]~input_o ),
	.datac(\Din_rf[4][13]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RF~109_combout ),
	.cout());
// synopsys translate_off
defparam \RF~109 .lut_mask = 16'hE4E4;
defparam \RF~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y39_N3
dffeas \RF[4][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~109_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[4][0]~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[4][13] .is_wysiwyg = "true";
defparam \RF[4][13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y43_N1
cycloneive_io_ibuf \Din_rf[4][14]~input (
	.i(Din_rf_4_14),
	.ibar(gnd),
	.o(\Din_rf[4][14]~input_o ));
// synopsys translate_off
defparam \Din_rf[4][14]~input .bus_hold = "false";
defparam \Din_rf[4][14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y39_N20
cycloneive_lcell_comb \RF~110 (
// Equation(s):
// \RF~110_combout  = (\RF_PC_Write~5_combout  & (\Din_rf[4][14]~input_o )) # (!\RF_PC_Write~5_combout  & ((\d3rf[14]~input_o )))

	.dataa(\Din_rf[4][14]~input_o ),
	.datab(gnd),
	.datac(\RF_PC_Write~5_combout ),
	.datad(\d3rf[14]~input_o ),
	.cin(gnd),
	.combout(\RF~110_combout ),
	.cout());
// synopsys translate_off
defparam \RF~110 .lut_mask = 16'hAFA0;
defparam \RF~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y39_N21
dffeas \RF[4][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~110_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[4][0]~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[4][14] .is_wysiwyg = "true";
defparam \RF[4][14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X25_Y43_N1
cycloneive_io_ibuf \Din_rf[4][15]~input (
	.i(Din_rf_4_15),
	.ibar(gnd),
	.o(\Din_rf[4][15]~input_o ));
// synopsys translate_off
defparam \Din_rf[4][15]~input .bus_hold = "false";
defparam \Din_rf[4][15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y39_N14
cycloneive_lcell_comb \RF~111 (
// Equation(s):
// \RF~111_combout  = (\RF_PC_Write~5_combout  & (\Din_rf[4][15]~input_o )) # (!\RF_PC_Write~5_combout  & ((\d3rf[15]~input_o )))

	.dataa(\Din_rf[4][15]~input_o ),
	.datab(gnd),
	.datac(\RF_PC_Write~5_combout ),
	.datad(\d3rf[15]~input_o ),
	.cin(gnd),
	.combout(\RF~111_combout ),
	.cout());
// synopsys translate_off
defparam \RF~111 .lut_mask = 16'hAFA0;
defparam \RF~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y39_N15
dffeas \RF[4][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~111_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[4][0]~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[4][15] .is_wysiwyg = "true";
defparam \RF[4][15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N22
cycloneive_io_ibuf \logic_in[5]~input (
	.i(logic_in[5]),
	.ibar(gnd),
	.o(\logic_in[5]~input_o ));
// synopsys translate_off
defparam \logic_in[5]~input .bus_hold = "false";
defparam \logic_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N0
cycloneive_lcell_comb \RF_PC_Write~6 (
// Equation(s):
// \RF_PC_Write~6_combout  = (\logic_in[5]~input_o  & (\path_decider~input_o  & \rf_write~input_o ))

	.dataa(\logic_in[5]~input_o ),
	.datab(\path_decider~input_o ),
	.datac(\rf_write~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RF_PC_Write~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF_PC_Write~6 .lut_mask = 16'h8080;
defparam \RF_PC_Write~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N8
cycloneive_io_ibuf \Din_rf[5][0]~input (
	.i(Din_rf_5_0),
	.ibar(gnd),
	.o(\Din_rf[5][0]~input_o ));
// synopsys translate_off
defparam \Din_rf[5][0]~input .bus_hold = "false";
defparam \Din_rf[5][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N0
cycloneive_lcell_comb \RF~112 (
// Equation(s):
// \RF~112_combout  = (\RF_PC_Write~6_combout  & ((\Din_rf[5][0]~input_o ))) # (!\RF_PC_Write~6_combout  & (\d3rf[0]~input_o ))

	.dataa(gnd),
	.datab(\d3rf[0]~input_o ),
	.datac(\RF_PC_Write~6_combout ),
	.datad(\Din_rf[5][0]~input_o ),
	.cin(gnd),
	.combout(\RF~112_combout ),
	.cout());
// synopsys translate_off
defparam \RF~112 .lut_mask = 16'hFC0C;
defparam \RF~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N26
cycloneive_lcell_comb \Decoder0~5 (
// Equation(s):
// \Decoder0~5_combout  = (\a3rf[2]~input_o  & (\a3rf[0]~input_o  & (!\a3rf[1]~input_o  & \RF_PC_Write~1_combout )))

	.dataa(\a3rf[2]~input_o ),
	.datab(\a3rf[0]~input_o ),
	.datac(\a3rf[1]~input_o ),
	.datad(\RF_PC_Write~1_combout ),
	.cin(gnd),
	.combout(\Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~5 .lut_mask = 16'h0800;
defparam \Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N6
cycloneive_lcell_comb \RF[5][0]~149 (
// Equation(s):
// \RF[5][0]~149_combout  = (\Decoder0~5_combout ) # ((\logic_in[5]~input_o  & (\path_decider~input_o  & \rf_write~input_o )))

	.dataa(\logic_in[5]~input_o ),
	.datab(\path_decider~input_o ),
	.datac(\Decoder0~5_combout ),
	.datad(\rf_write~input_o ),
	.cin(gnd),
	.combout(\RF[5][0]~149_combout ),
	.cout());
// synopsys translate_off
defparam \RF[5][0]~149 .lut_mask = 16'hF8F0;
defparam \RF[5][0]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N1
dffeas \RF[5][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~112_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[5][0]~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[5][0] .is_wysiwyg = "true";
defparam \RF[5][0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N15
cycloneive_io_ibuf \Din_rf[5][1]~input (
	.i(Din_rf_5_1),
	.ibar(gnd),
	.o(\Din_rf[5][1]~input_o ));
// synopsys translate_off
defparam \Din_rf[5][1]~input .bus_hold = "false";
defparam \Din_rf[5][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N26
cycloneive_lcell_comb \RF~113 (
// Equation(s):
// \RF~113_combout  = (\RF_PC_Write~6_combout  & ((\Din_rf[5][1]~input_o ))) # (!\RF_PC_Write~6_combout  & (\d3rf[1]~input_o ))

	.dataa(gnd),
	.datab(\d3rf[1]~input_o ),
	.datac(\RF_PC_Write~6_combout ),
	.datad(\Din_rf[5][1]~input_o ),
	.cin(gnd),
	.combout(\RF~113_combout ),
	.cout());
// synopsys translate_off
defparam \RF~113 .lut_mask = 16'hFC0C;
defparam \RF~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N27
dffeas \RF[5][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~113_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[5][0]~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[5][1] .is_wysiwyg = "true";
defparam \RF[5][1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N22
cycloneive_io_ibuf \Din_rf[5][2]~input (
	.i(Din_rf_5_2),
	.ibar(gnd),
	.o(\Din_rf[5][2]~input_o ));
// synopsys translate_off
defparam \Din_rf[5][2]~input .bus_hold = "false";
defparam \Din_rf[5][2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N12
cycloneive_lcell_comb \RF~114 (
// Equation(s):
// \RF~114_combout  = (\RF_PC_Write~6_combout  & (\Din_rf[5][2]~input_o )) # (!\RF_PC_Write~6_combout  & ((\d3rf[2]~input_o )))

	.dataa(\Din_rf[5][2]~input_o ),
	.datab(gnd),
	.datac(\RF_PC_Write~6_combout ),
	.datad(\d3rf[2]~input_o ),
	.cin(gnd),
	.combout(\RF~114_combout ),
	.cout());
// synopsys translate_off
defparam \RF~114 .lut_mask = 16'hAFA0;
defparam \RF~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N13
dffeas \RF[5][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~114_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[5][0]~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[5][2] .is_wysiwyg = "true";
defparam \RF[5][2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N29
cycloneive_io_ibuf \Din_rf[5][3]~input (
	.i(Din_rf_5_3),
	.ibar(gnd),
	.o(\Din_rf[5][3]~input_o ));
// synopsys translate_off
defparam \Din_rf[5][3]~input .bus_hold = "false";
defparam \Din_rf[5][3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N6
cycloneive_lcell_comb \RF~115 (
// Equation(s):
// \RF~115_combout  = (\RF_PC_Write~6_combout  & ((\Din_rf[5][3]~input_o ))) # (!\RF_PC_Write~6_combout  & (\d3rf[3]~input_o ))

	.dataa(gnd),
	.datab(\d3rf[3]~input_o ),
	.datac(\RF_PC_Write~6_combout ),
	.datad(\Din_rf[5][3]~input_o ),
	.cin(gnd),
	.combout(\RF~115_combout ),
	.cout());
// synopsys translate_off
defparam \RF~115 .lut_mask = 16'hFC0C;
defparam \RF~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N7
dffeas \RF[5][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~115_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[5][0]~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[5][3] .is_wysiwyg = "true";
defparam \RF[5][3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N15
cycloneive_io_ibuf \Din_rf[5][4]~input (
	.i(Din_rf_5_4),
	.ibar(gnd),
	.o(\Din_rf[5][4]~input_o ));
// synopsys translate_off
defparam \Din_rf[5][4]~input .bus_hold = "false";
defparam \Din_rf[5][4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N24
cycloneive_lcell_comb \RF~116 (
// Equation(s):
// \RF~116_combout  = (\RF_PC_Write~6_combout  & (\Din_rf[5][4]~input_o )) # (!\RF_PC_Write~6_combout  & ((\d3rf[4]~input_o )))

	.dataa(gnd),
	.datab(\Din_rf[5][4]~input_o ),
	.datac(\RF_PC_Write~6_combout ),
	.datad(\d3rf[4]~input_o ),
	.cin(gnd),
	.combout(\RF~116_combout ),
	.cout());
// synopsys translate_off
defparam \RF~116 .lut_mask = 16'hCFC0;
defparam \RF~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N25
dffeas \RF[5][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~116_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[5][0]~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[5][4] .is_wysiwyg = "true";
defparam \RF[5][4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y2_N8
cycloneive_io_ibuf \Din_rf[5][5]~input (
	.i(Din_rf_5_5),
	.ibar(gnd),
	.o(\Din_rf[5][5]~input_o ));
// synopsys translate_off
defparam \Din_rf[5][5]~input .bus_hold = "false";
defparam \Din_rf[5][5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N18
cycloneive_lcell_comb \RF~117 (
// Equation(s):
// \RF~117_combout  = (\RF_PC_Write~6_combout  & (\Din_rf[5][5]~input_o )) # (!\RF_PC_Write~6_combout  & ((\d3rf[5]~input_o )))

	.dataa(\Din_rf[5][5]~input_o ),
	.datab(gnd),
	.datac(\RF_PC_Write~6_combout ),
	.datad(\d3rf[5]~input_o ),
	.cin(gnd),
	.combout(\RF~117_combout ),
	.cout());
// synopsys translate_off
defparam \RF~117 .lut_mask = 16'hAFA0;
defparam \RF~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N19
dffeas \RF[5][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~117_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[5][0]~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[5][5] .is_wysiwyg = "true";
defparam \RF[5][5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N15
cycloneive_io_ibuf \Din_rf[5][6]~input (
	.i(Din_rf_5_6),
	.ibar(gnd),
	.o(\Din_rf[5][6]~input_o ));
// synopsys translate_off
defparam \Din_rf[5][6]~input .bus_hold = "false";
defparam \Din_rf[5][6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N4
cycloneive_lcell_comb \RF~118 (
// Equation(s):
// \RF~118_combout  = (\RF_PC_Write~6_combout  & ((\Din_rf[5][6]~input_o ))) # (!\RF_PC_Write~6_combout  & (\d3rf[6]~input_o ))

	.dataa(gnd),
	.datab(\d3rf[6]~input_o ),
	.datac(\RF_PC_Write~6_combout ),
	.datad(\Din_rf[5][6]~input_o ),
	.cin(gnd),
	.combout(\RF~118_combout ),
	.cout());
// synopsys translate_off
defparam \RF~118 .lut_mask = 16'hFC0C;
defparam \RF~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N5
dffeas \RF[5][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~118_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[5][0]~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[5][6] .is_wysiwyg = "true";
defparam \RF[5][6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y39_N22
cycloneive_io_ibuf \Din_rf[5][7]~input (
	.i(Din_rf_5_7),
	.ibar(gnd),
	.o(\Din_rf[5][7]~input_o ));
// synopsys translate_off
defparam \Din_rf[5][7]~input .bus_hold = "false";
defparam \Din_rf[5][7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N0
cycloneive_lcell_comb \RF~119 (
// Equation(s):
// \RF~119_combout  = (\RF_PC_Write~6_combout  & ((\Din_rf[5][7]~input_o ))) # (!\RF_PC_Write~6_combout  & (\d3rf[7]~input_o ))

	.dataa(\RF_PC_Write~6_combout ),
	.datab(gnd),
	.datac(\d3rf[7]~input_o ),
	.datad(\Din_rf[5][7]~input_o ),
	.cin(gnd),
	.combout(\RF~119_combout ),
	.cout());
// synopsys translate_off
defparam \RF~119 .lut_mask = 16'hFA50;
defparam \RF~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N1
dffeas \RF[5][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~119_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[5][0]~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[5][7] .is_wysiwyg = "true";
defparam \RF[5][7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y43_N15
cycloneive_io_ibuf \Din_rf[5][8]~input (
	.i(Din_rf_5_8),
	.ibar(gnd),
	.o(\Din_rf[5][8]~input_o ));
// synopsys translate_off
defparam \Din_rf[5][8]~input .bus_hold = "false";
defparam \Din_rf[5][8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N10
cycloneive_lcell_comb \RF~120 (
// Equation(s):
// \RF~120_combout  = (\RF_PC_Write~6_combout  & ((\Din_rf[5][8]~input_o ))) # (!\RF_PC_Write~6_combout  & (\d3rf[8]~input_o ))

	.dataa(\RF_PC_Write~6_combout ),
	.datab(gnd),
	.datac(\d3rf[8]~input_o ),
	.datad(\Din_rf[5][8]~input_o ),
	.cin(gnd),
	.combout(\RF~120_combout ),
	.cout());
// synopsys translate_off
defparam \RF~120 .lut_mask = 16'hFA50;
defparam \RF~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N11
dffeas \RF[5][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~120_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[5][0]~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[5][8] .is_wysiwyg = "true";
defparam \RF[5][8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y43_N22
cycloneive_io_ibuf \Din_rf[5][9]~input (
	.i(Din_rf_5_9),
	.ibar(gnd),
	.o(\Din_rf[5][9]~input_o ));
// synopsys translate_off
defparam \Din_rf[5][9]~input .bus_hold = "false";
defparam \Din_rf[5][9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N20
cycloneive_lcell_comb \RF~121 (
// Equation(s):
// \RF~121_combout  = (\RF_PC_Write~6_combout  & ((\Din_rf[5][9]~input_o ))) # (!\RF_PC_Write~6_combout  & (\d3rf[9]~input_o ))

	.dataa(\RF_PC_Write~6_combout ),
	.datab(\d3rf[9]~input_o ),
	.datac(\Din_rf[5][9]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RF~121_combout ),
	.cout());
// synopsys translate_off
defparam \RF~121 .lut_mask = 16'hE4E4;
defparam \RF~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N21
dffeas \RF[5][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~121_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[5][0]~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[5][9] .is_wysiwyg = "true";
defparam \RF[5][9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X63_Y43_N29
cycloneive_io_ibuf \Din_rf[5][10]~input (
	.i(Din_rf_5_10),
	.ibar(gnd),
	.o(\Din_rf[5][10]~input_o ));
// synopsys translate_off
defparam \Din_rf[5][10]~input .bus_hold = "false";
defparam \Din_rf[5][10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N22
cycloneive_lcell_comb \RF~122 (
// Equation(s):
// \RF~122_combout  = (\RF_PC_Write~6_combout  & (\Din_rf[5][10]~input_o )) # (!\RF_PC_Write~6_combout  & ((\d3rf[10]~input_o )))

	.dataa(\RF_PC_Write~6_combout ),
	.datab(gnd),
	.datac(\Din_rf[5][10]~input_o ),
	.datad(\d3rf[10]~input_o ),
	.cin(gnd),
	.combout(\RF~122_combout ),
	.cout());
// synopsys translate_off
defparam \RF~122 .lut_mask = 16'hF5A0;
defparam \RF~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N23
dffeas \RF[5][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~122_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[5][0]~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[5][10] .is_wysiwyg = "true";
defparam \RF[5][10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X63_Y43_N1
cycloneive_io_ibuf \Din_rf[5][11]~input (
	.i(Din_rf_5_11),
	.ibar(gnd),
	.o(\Din_rf[5][11]~input_o ));
// synopsys translate_off
defparam \Din_rf[5][11]~input .bus_hold = "false";
defparam \Din_rf[5][11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N24
cycloneive_lcell_comb \RF~123 (
// Equation(s):
// \RF~123_combout  = (\RF_PC_Write~6_combout  & ((\Din_rf[5][11]~input_o ))) # (!\RF_PC_Write~6_combout  & (\d3rf[11]~input_o ))

	.dataa(\RF_PC_Write~6_combout ),
	.datab(gnd),
	.datac(\d3rf[11]~input_o ),
	.datad(\Din_rf[5][11]~input_o ),
	.cin(gnd),
	.combout(\RF~123_combout ),
	.cout());
// synopsys translate_off
defparam \RF~123 .lut_mask = 16'hFA50;
defparam \RF~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N25
dffeas \RF[5][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~123_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[5][0]~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[5][11] .is_wysiwyg = "true";
defparam \RF[5][11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X65_Y43_N29
cycloneive_io_ibuf \Din_rf[5][12]~input (
	.i(Din_rf_5_12),
	.ibar(gnd),
	.o(\Din_rf[5][12]~input_o ));
// synopsys translate_off
defparam \Din_rf[5][12]~input .bus_hold = "false";
defparam \Din_rf[5][12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N2
cycloneive_lcell_comb \RF~124 (
// Equation(s):
// \RF~124_combout  = (\RF_PC_Write~6_combout  & ((\Din_rf[5][12]~input_o ))) # (!\RF_PC_Write~6_combout  & (\d3rf[12]~input_o ))

	.dataa(\RF_PC_Write~6_combout ),
	.datab(gnd),
	.datac(\d3rf[12]~input_o ),
	.datad(\Din_rf[5][12]~input_o ),
	.cin(gnd),
	.combout(\RF~124_combout ),
	.cout());
// synopsys translate_off
defparam \RF~124 .lut_mask = 16'hFA50;
defparam \RF~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N3
dffeas \RF[5][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~124_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[5][0]~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[5][12] .is_wysiwyg = "true";
defparam \RF[5][12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y39_N8
cycloneive_io_ibuf \Din_rf[5][13]~input (
	.i(Din_rf_5_13),
	.ibar(gnd),
	.o(\Din_rf[5][13]~input_o ));
// synopsys translate_off
defparam \Din_rf[5][13]~input .bus_hold = "false";
defparam \Din_rf[5][13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N4
cycloneive_lcell_comb \RF~125 (
// Equation(s):
// \RF~125_combout  = (\RF_PC_Write~6_combout  & ((\Din_rf[5][13]~input_o ))) # (!\RF_PC_Write~6_combout  & (\d3rf[13]~input_o ))

	.dataa(\RF_PC_Write~6_combout ),
	.datab(\d3rf[13]~input_o ),
	.datac(gnd),
	.datad(\Din_rf[5][13]~input_o ),
	.cin(gnd),
	.combout(\RF~125_combout ),
	.cout());
// synopsys translate_off
defparam \RF~125 .lut_mask = 16'hEE44;
defparam \RF~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N5
dffeas \RF[5][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~125_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[5][0]~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[5][13] .is_wysiwyg = "true";
defparam \RF[5][13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X63_Y43_N22
cycloneive_io_ibuf \Din_rf[5][14]~input (
	.i(Din_rf_5_14),
	.ibar(gnd),
	.o(\Din_rf[5][14]~input_o ));
// synopsys translate_off
defparam \Din_rf[5][14]~input .bus_hold = "false";
defparam \Din_rf[5][14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N14
cycloneive_lcell_comb \RF~126 (
// Equation(s):
// \RF~126_combout  = (\RF_PC_Write~6_combout  & ((\Din_rf[5][14]~input_o ))) # (!\RF_PC_Write~6_combout  & (\d3rf[14]~input_o ))

	.dataa(\RF_PC_Write~6_combout ),
	.datab(\d3rf[14]~input_o ),
	.datac(gnd),
	.datad(\Din_rf[5][14]~input_o ),
	.cin(gnd),
	.combout(\RF~126_combout ),
	.cout());
// synopsys translate_off
defparam \RF~126 .lut_mask = 16'hEE44;
defparam \RF~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N15
dffeas \RF[5][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~126_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[5][0]~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[5][14] .is_wysiwyg = "true";
defparam \RF[5][14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N1
cycloneive_io_ibuf \Din_rf[5][15]~input (
	.i(Din_rf_5_15),
	.ibar(gnd),
	.o(\Din_rf[5][15]~input_o ));
// synopsys translate_off
defparam \Din_rf[5][15]~input .bus_hold = "false";
defparam \Din_rf[5][15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N14
cycloneive_lcell_comb \RF~127 (
// Equation(s):
// \RF~127_combout  = (\RF_PC_Write~6_combout  & ((\Din_rf[5][15]~input_o ))) # (!\RF_PC_Write~6_combout  & (\d3rf[15]~input_o ))

	.dataa(\d3rf[15]~input_o ),
	.datab(\Din_rf[5][15]~input_o ),
	.datac(\RF_PC_Write~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RF~127_combout ),
	.cout());
// synopsys translate_off
defparam \RF~127 .lut_mask = 16'hCACA;
defparam \RF~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N15
dffeas \RF[5][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~127_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[5][0]~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[5][15] .is_wysiwyg = "true";
defparam \RF[5][15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N15
cycloneive_io_ibuf \Din_rf[6][0]~input (
	.i(Din_rf_6_0),
	.ibar(gnd),
	.o(\Din_rf[6][0]~input_o ));
// synopsys translate_off
defparam \Din_rf[6][0]~input .bus_hold = "false";
defparam \Din_rf[6][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N22
cycloneive_io_ibuf \logic_in[6]~input (
	.i(logic_in[6]),
	.ibar(gnd),
	.o(\logic_in[6]~input_o ));
// synopsys translate_off
defparam \logic_in[6]~input .bus_hold = "false";
defparam \logic_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N2
cycloneive_lcell_comb \RF_PC_Write~7 (
// Equation(s):
// \RF_PC_Write~7_combout  = (\path_decider~input_o  & (\rf_write~input_o  & \logic_in[6]~input_o ))

	.dataa(gnd),
	.datab(\path_decider~input_o ),
	.datac(\rf_write~input_o ),
	.datad(\logic_in[6]~input_o ),
	.cin(gnd),
	.combout(\RF_PC_Write~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF_PC_Write~7 .lut_mask = 16'hC000;
defparam \RF_PC_Write~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N20
cycloneive_lcell_comb \RF~128 (
// Equation(s):
// \RF~128_combout  = (\RF_PC_Write~7_combout  & (\Din_rf[6][0]~input_o )) # (!\RF_PC_Write~7_combout  & ((\d3rf[0]~input_o )))

	.dataa(\Din_rf[6][0]~input_o ),
	.datab(\RF_PC_Write~7_combout ),
	.datac(\d3rf[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RF~128_combout ),
	.cout());
// synopsys translate_off
defparam \RF~128 .lut_mask = 16'hB8B8;
defparam \RF~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N4
cycloneive_lcell_comb \Decoder0~6 (
// Equation(s):
// \Decoder0~6_combout  = (\a3rf[2]~input_o  & (!\a3rf[0]~input_o  & (\a3rf[1]~input_o  & \RF_PC_Write~1_combout )))

	.dataa(\a3rf[2]~input_o ),
	.datab(\a3rf[0]~input_o ),
	.datac(\a3rf[1]~input_o ),
	.datad(\RF_PC_Write~1_combout ),
	.cin(gnd),
	.combout(\Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~6 .lut_mask = 16'h2000;
defparam \Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N14
cycloneive_lcell_comb \RF[6][0]~150 (
// Equation(s):
// \RF[6][0]~150_combout  = (\Decoder0~6_combout ) # ((\rf_write~input_o  & (\path_decider~input_o  & \logic_in[6]~input_o )))

	.dataa(\rf_write~input_o ),
	.datab(\path_decider~input_o ),
	.datac(\Decoder0~6_combout ),
	.datad(\logic_in[6]~input_o ),
	.cin(gnd),
	.combout(\RF[6][0]~150_combout ),
	.cout());
// synopsys translate_off
defparam \RF[6][0]~150 .lut_mask = 16'hF8F0;
defparam \RF[6][0]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y4_N21
dffeas \RF[6][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~128_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[6][0]~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[6][0] .is_wysiwyg = "true";
defparam \RF[6][0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N15
cycloneive_io_ibuf \Din_rf[6][1]~input (
	.i(Din_rf_6_1),
	.ibar(gnd),
	.o(\Din_rf[6][1]~input_o ));
// synopsys translate_off
defparam \Din_rf[6][1]~input .bus_hold = "false";
defparam \Din_rf[6][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N24
cycloneive_lcell_comb \RF~129 (
// Equation(s):
// \RF~129_combout  = (\RF_PC_Write~7_combout  & ((\Din_rf[6][1]~input_o ))) # (!\RF_PC_Write~7_combout  & (\d3rf[1]~input_o ))

	.dataa(gnd),
	.datab(\d3rf[1]~input_o ),
	.datac(\Din_rf[6][1]~input_o ),
	.datad(\RF_PC_Write~7_combout ),
	.cin(gnd),
	.combout(\RF~129_combout ),
	.cout());
// synopsys translate_off
defparam \RF~129 .lut_mask = 16'hF0CC;
defparam \RF~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y4_N25
dffeas \RF[6][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~129_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[6][0]~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[6][1] .is_wysiwyg = "true";
defparam \RF[6][1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X61_Y0_N1
cycloneive_io_ibuf \Din_rf[6][2]~input (
	.i(Din_rf_6_2),
	.ibar(gnd),
	.o(\Din_rf[6][2]~input_o ));
// synopsys translate_off
defparam \Din_rf[6][2]~input .bus_hold = "false";
defparam \Din_rf[6][2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N22
cycloneive_lcell_comb \RF~130 (
// Equation(s):
// \RF~130_combout  = (\RF_PC_Write~7_combout  & (\Din_rf[6][2]~input_o )) # (!\RF_PC_Write~7_combout  & ((\d3rf[2]~input_o )))

	.dataa(gnd),
	.datab(\RF_PC_Write~7_combout ),
	.datac(\Din_rf[6][2]~input_o ),
	.datad(\d3rf[2]~input_o ),
	.cin(gnd),
	.combout(\RF~130_combout ),
	.cout());
// synopsys translate_off
defparam \RF~130 .lut_mask = 16'hF3C0;
defparam \RF~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y4_N23
dffeas \RF[6][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~130_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[6][0]~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[6][2] .is_wysiwyg = "true";
defparam \RF[6][2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N22
cycloneive_io_ibuf \Din_rf[6][3]~input (
	.i(Din_rf_6_3),
	.ibar(gnd),
	.o(\Din_rf[6][3]~input_o ));
// synopsys translate_off
defparam \Din_rf[6][3]~input .bus_hold = "false";
defparam \Din_rf[6][3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N10
cycloneive_lcell_comb \RF~131 (
// Equation(s):
// \RF~131_combout  = (\RF_PC_Write~7_combout  & (\Din_rf[6][3]~input_o )) # (!\RF_PC_Write~7_combout  & ((\d3rf[3]~input_o )))

	.dataa(\Din_rf[6][3]~input_o ),
	.datab(\RF_PC_Write~7_combout ),
	.datac(\d3rf[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RF~131_combout ),
	.cout());
// synopsys translate_off
defparam \RF~131 .lut_mask = 16'hB8B8;
defparam \RF~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y4_N11
dffeas \RF[6][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~131_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[6][0]~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[6][3] .is_wysiwyg = "true";
defparam \RF[6][3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N15
cycloneive_io_ibuf \Din_rf[6][4]~input (
	.i(Din_rf_6_4),
	.ibar(gnd),
	.o(\Din_rf[6][4]~input_o ));
// synopsys translate_off
defparam \Din_rf[6][4]~input .bus_hold = "false";
defparam \Din_rf[6][4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N28
cycloneive_lcell_comb \RF~132 (
// Equation(s):
// \RF~132_combout  = (\RF_PC_Write~7_combout  & (\Din_rf[6][4]~input_o )) # (!\RF_PC_Write~7_combout  & ((\d3rf[4]~input_o )))

	.dataa(gnd),
	.datab(\RF_PC_Write~7_combout ),
	.datac(\Din_rf[6][4]~input_o ),
	.datad(\d3rf[4]~input_o ),
	.cin(gnd),
	.combout(\RF~132_combout ),
	.cout());
// synopsys translate_off
defparam \RF~132 .lut_mask = 16'hF3C0;
defparam \RF~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y4_N29
dffeas \RF[6][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~132_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[6][0]~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[6][4] .is_wysiwyg = "true";
defparam \RF[6][4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y0_N29
cycloneive_io_ibuf \Din_rf[6][5]~input (
	.i(Din_rf_6_5),
	.ibar(gnd),
	.o(\Din_rf[6][5]~input_o ));
// synopsys translate_off
defparam \Din_rf[6][5]~input .bus_hold = "false";
defparam \Din_rf[6][5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N24
cycloneive_lcell_comb \RF~133 (
// Equation(s):
// \RF~133_combout  = (\RF_PC_Write~7_combout  & (\Din_rf[6][5]~input_o )) # (!\RF_PC_Write~7_combout  & ((\d3rf[5]~input_o )))

	.dataa(gnd),
	.datab(\Din_rf[6][5]~input_o ),
	.datac(\RF_PC_Write~7_combout ),
	.datad(\d3rf[5]~input_o ),
	.cin(gnd),
	.combout(\RF~133_combout ),
	.cout());
// synopsys translate_off
defparam \RF~133 .lut_mask = 16'hCFC0;
defparam \RF~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y4_N25
dffeas \RF[6][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~133_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[6][0]~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[6][5] .is_wysiwyg = "true";
defparam \RF[6][5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N22
cycloneive_io_ibuf \Din_rf[6][6]~input (
	.i(Din_rf_6_6),
	.ibar(gnd),
	.o(\Din_rf[6][6]~input_o ));
// synopsys translate_off
defparam \Din_rf[6][6]~input .bus_hold = "false";
defparam \Din_rf[6][6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N18
cycloneive_lcell_comb \RF~134 (
// Equation(s):
// \RF~134_combout  = (\RF_PC_Write~7_combout  & (\Din_rf[6][6]~input_o )) # (!\RF_PC_Write~7_combout  & ((\d3rf[6]~input_o )))

	.dataa(gnd),
	.datab(\Din_rf[6][6]~input_o ),
	.datac(\RF_PC_Write~7_combout ),
	.datad(\d3rf[6]~input_o ),
	.cin(gnd),
	.combout(\RF~134_combout ),
	.cout());
// synopsys translate_off
defparam \RF~134 .lut_mask = 16'hCFC0;
defparam \RF~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y4_N19
dffeas \RF[6][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~134_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[6][0]~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[6][6] .is_wysiwyg = "true";
defparam \RF[6][6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N1
cycloneive_io_ibuf \Din_rf[6][7]~input (
	.i(Din_rf_6_7),
	.ibar(gnd),
	.o(\Din_rf[6][7]~input_o ));
// synopsys translate_off
defparam \Din_rf[6][7]~input .bus_hold = "false";
defparam \Din_rf[6][7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N30
cycloneive_lcell_comb \RF~135 (
// Equation(s):
// \RF~135_combout  = (\RF_PC_Write~7_combout  & ((\Din_rf[6][7]~input_o ))) # (!\RF_PC_Write~7_combout  & (\d3rf[7]~input_o ))

	.dataa(\d3rf[7]~input_o ),
	.datab(\RF_PC_Write~7_combout ),
	.datac(\Din_rf[6][7]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RF~135_combout ),
	.cout());
// synopsys translate_off
defparam \RF~135 .lut_mask = 16'hE2E2;
defparam \RF~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y4_N31
dffeas \RF[6][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~135_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[6][0]~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[6][7] .is_wysiwyg = "true";
defparam \RF[6][7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X61_Y0_N8
cycloneive_io_ibuf \Din_rf[6][8]~input (
	.i(Din_rf_6_8),
	.ibar(gnd),
	.o(\Din_rf[6][8]~input_o ));
// synopsys translate_off
defparam \Din_rf[6][8]~input .bus_hold = "false";
defparam \Din_rf[6][8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N0
cycloneive_lcell_comb \RF~136 (
// Equation(s):
// \RF~136_combout  = (\RF_PC_Write~7_combout  & (\Din_rf[6][8]~input_o )) # (!\RF_PC_Write~7_combout  & ((\d3rf[8]~input_o )))

	.dataa(gnd),
	.datab(\RF_PC_Write~7_combout ),
	.datac(\Din_rf[6][8]~input_o ),
	.datad(\d3rf[8]~input_o ),
	.cin(gnd),
	.combout(\RF~136_combout ),
	.cout());
// synopsys translate_off
defparam \RF~136 .lut_mask = 16'hF3C0;
defparam \RF~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y4_N1
dffeas \RF[6][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~136_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[6][0]~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[6][8] .is_wysiwyg = "true";
defparam \RF[6][8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N8
cycloneive_io_ibuf \Din_rf[6][9]~input (
	.i(Din_rf_6_9),
	.ibar(gnd),
	.o(\Din_rf[6][9]~input_o ));
// synopsys translate_off
defparam \Din_rf[6][9]~input .bus_hold = "false";
defparam \Din_rf[6][9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N12
cycloneive_lcell_comb \RF~137 (
// Equation(s):
// \RF~137_combout  = (\RF_PC_Write~7_combout  & (\Din_rf[6][9]~input_o )) # (!\RF_PC_Write~7_combout  & ((\d3rf[9]~input_o )))

	.dataa(gnd),
	.datab(\RF_PC_Write~7_combout ),
	.datac(\Din_rf[6][9]~input_o ),
	.datad(\d3rf[9]~input_o ),
	.cin(gnd),
	.combout(\RF~137_combout ),
	.cout());
// synopsys translate_off
defparam \RF~137 .lut_mask = 16'hF3C0;
defparam \RF~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y4_N13
dffeas \RF[6][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~137_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[6][0]~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[6][9] .is_wysiwyg = "true";
defparam \RF[6][9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y0_N1
cycloneive_io_ibuf \Din_rf[6][10]~input (
	.i(Din_rf_6_10),
	.ibar(gnd),
	.o(\Din_rf[6][10]~input_o ));
// synopsys translate_off
defparam \Din_rf[6][10]~input .bus_hold = "false";
defparam \Din_rf[6][10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N26
cycloneive_lcell_comb \RF~138 (
// Equation(s):
// \RF~138_combout  = (\RF_PC_Write~7_combout  & (\Din_rf[6][10]~input_o )) # (!\RF_PC_Write~7_combout  & ((\d3rf[10]~input_o )))

	.dataa(\Din_rf[6][10]~input_o ),
	.datab(\d3rf[10]~input_o ),
	.datac(gnd),
	.datad(\RF_PC_Write~7_combout ),
	.cin(gnd),
	.combout(\RF~138_combout ),
	.cout());
// synopsys translate_off
defparam \RF~138 .lut_mask = 16'hAACC;
defparam \RF~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y4_N27
dffeas \RF[6][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~138_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[6][0]~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[6][10] .is_wysiwyg = "true";
defparam \RF[6][10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N8
cycloneive_io_ibuf \Din_rf[6][11]~input (
	.i(Din_rf_6_11),
	.ibar(gnd),
	.o(\Din_rf[6][11]~input_o ));
// synopsys translate_off
defparam \Din_rf[6][11]~input .bus_hold = "false";
defparam \Din_rf[6][11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N4
cycloneive_lcell_comb \RF~139 (
// Equation(s):
// \RF~139_combout  = (\RF_PC_Write~7_combout  & (\Din_rf[6][11]~input_o )) # (!\RF_PC_Write~7_combout  & ((\d3rf[11]~input_o )))

	.dataa(\Din_rf[6][11]~input_o ),
	.datab(\RF_PC_Write~7_combout ),
	.datac(gnd),
	.datad(\d3rf[11]~input_o ),
	.cin(gnd),
	.combout(\RF~139_combout ),
	.cout());
// synopsys translate_off
defparam \RF~139 .lut_mask = 16'hBB88;
defparam \RF~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y4_N5
dffeas \RF[6][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~139_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[6][0]~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[6][11] .is_wysiwyg = "true";
defparam \RF[6][11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cycloneive_io_ibuf \Din_rf[6][12]~input (
	.i(Din_rf_6_12),
	.ibar(gnd),
	.o(\Din_rf[6][12]~input_o ));
// synopsys translate_off
defparam \Din_rf[6][12]~input .bus_hold = "false";
defparam \Din_rf[6][12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N6
cycloneive_lcell_comb \RF~140 (
// Equation(s):
// \RF~140_combout  = (\RF_PC_Write~7_combout  & ((\Din_rf[6][12]~input_o ))) # (!\RF_PC_Write~7_combout  & (\d3rf[12]~input_o ))

	.dataa(gnd),
	.datab(\d3rf[12]~input_o ),
	.datac(\Din_rf[6][12]~input_o ),
	.datad(\RF_PC_Write~7_combout ),
	.cin(gnd),
	.combout(\RF~140_combout ),
	.cout());
// synopsys translate_off
defparam \RF~140 .lut_mask = 16'hF0CC;
defparam \RF~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y4_N7
dffeas \RF[6][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~140_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[6][0]~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[6][12] .is_wysiwyg = "true";
defparam \RF[6][12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X63_Y0_N8
cycloneive_io_ibuf \Din_rf[6][13]~input (
	.i(Din_rf_6_13),
	.ibar(gnd),
	.o(\Din_rf[6][13]~input_o ));
// synopsys translate_off
defparam \Din_rf[6][13]~input .bus_hold = "false";
defparam \Din_rf[6][13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N16
cycloneive_lcell_comb \RF~141 (
// Equation(s):
// \RF~141_combout  = (\RF_PC_Write~7_combout  & ((\Din_rf[6][13]~input_o ))) # (!\RF_PC_Write~7_combout  & (\d3rf[13]~input_o ))

	.dataa(gnd),
	.datab(\d3rf[13]~input_o ),
	.datac(\Din_rf[6][13]~input_o ),
	.datad(\RF_PC_Write~7_combout ),
	.cin(gnd),
	.combout(\RF~141_combout ),
	.cout());
// synopsys translate_off
defparam \RF~141 .lut_mask = 16'hF0CC;
defparam \RF~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y4_N17
dffeas \RF[6][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~141_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[6][0]~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[6][13] .is_wysiwyg = "true";
defparam \RF[6][13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N15
cycloneive_io_ibuf \Din_rf[6][14]~input (
	.i(Din_rf_6_14),
	.ibar(gnd),
	.o(\Din_rf[6][14]~input_o ));
// synopsys translate_off
defparam \Din_rf[6][14]~input .bus_hold = "false";
defparam \Din_rf[6][14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N18
cycloneive_lcell_comb \RF~142 (
// Equation(s):
// \RF~142_combout  = (\RF_PC_Write~7_combout  & ((\Din_rf[6][14]~input_o ))) # (!\RF_PC_Write~7_combout  & (\d3rf[14]~input_o ))

	.dataa(\d3rf[14]~input_o ),
	.datab(\RF_PC_Write~7_combout ),
	.datac(\Din_rf[6][14]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RF~142_combout ),
	.cout());
// synopsys translate_off
defparam \RF~142 .lut_mask = 16'hE2E2;
defparam \RF~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y4_N19
dffeas \RF[6][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~142_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[6][0]~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[6][14] .is_wysiwyg = "true";
defparam \RF[6][14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N8
cycloneive_io_ibuf \Din_rf[6][15]~input (
	.i(Din_rf_6_15),
	.ibar(gnd),
	.o(\Din_rf[6][15]~input_o ));
// synopsys translate_off
defparam \Din_rf[6][15]~input .bus_hold = "false";
defparam \Din_rf[6][15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N20
cycloneive_lcell_comb \RF~143 (
// Equation(s):
// \RF~143_combout  = (\RF_PC_Write~7_combout  & (\Din_rf[6][15]~input_o )) # (!\RF_PC_Write~7_combout  & ((\d3rf[15]~input_o )))

	.dataa(\Din_rf[6][15]~input_o ),
	.datab(\RF_PC_Write~7_combout ),
	.datac(\d3rf[15]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RF~143_combout ),
	.cout());
// synopsys translate_off
defparam \RF~143 .lut_mask = 16'hB8B8;
defparam \RF~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y4_N21
dffeas \RF[6][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF~143_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF[6][0]~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[6][15] .is_wysiwyg = "true";
defparam \RF[6][15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y31_N22
cycloneive_io_ibuf \pc_write~input (
	.i(pc_write),
	.ibar(gnd),
	.o(\pc_write~input_o ));
// synopsys translate_off
defparam \pc_write~input .bus_hold = "false";
defparam \pc_write~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N28
cycloneive_lcell_comb \RF_PC_Write~8 (
// Equation(s):
// \RF_PC_Write~8_combout  = (!\path_decider~input_o  & \pc_write~input_o )

	.dataa(gnd),
	.datab(\path_decider~input_o ),
	.datac(gnd),
	.datad(\pc_write~input_o ),
	.cin(gnd),
	.combout(\RF_PC_Write~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF_PC_Write~8 .lut_mask = 16'h3300;
defparam \RF_PC_Write~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y30_N22
cycloneive_io_ibuf \d4rf[0]~input (
	.i(d4rf[0]),
	.ibar(gnd),
	.o(\d4rf[0]~input_o ));
// synopsys translate_off
defparam \d4rf[0]~input .bus_hold = "false";
defparam \d4rf[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N24
cycloneive_lcell_comb \RF[7][0]~0 (
// Equation(s):
// \RF[7][0]~0_combout  = (\RF_PC_Write~8_combout  & ((\d4rf[0]~input_o ))) # (!\RF_PC_Write~8_combout  & (\d3rf[0]~input_o ))

	.dataa(\d3rf[0]~input_o ),
	.datab(\RF_PC_Write~8_combout ),
	.datac(gnd),
	.datad(\d4rf[0]~input_o ),
	.cin(gnd),
	.combout(\RF[7][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF[7][0]~0 .lut_mask = 16'hEE22;
defparam \RF[7][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y34_N15
cycloneive_io_ibuf \Din_rf[7][0]~input (
	.i(Din_rf_7_0),
	.ibar(gnd),
	.o(\Din_rf[7][0]~input_o ));
// synopsys translate_off
defparam \Din_rf[7][0]~input .bus_hold = "false";
defparam \Din_rf[7][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N22
cycloneive_io_ibuf \logic_in[7]~input (
	.i(logic_in[7]),
	.ibar(gnd),
	.o(\logic_in[7]~input_o ));
// synopsys translate_off
defparam \logic_in[7]~input .bus_hold = "false";
defparam \logic_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y31_N26
cycloneive_lcell_comb \RF_PC_Write~9 (
// Equation(s):
// \RF_PC_Write~9_combout  = (\path_decider~input_o  & (\logic_in[7]~input_o  & \rf_write~input_o ))

	.dataa(gnd),
	.datab(\path_decider~input_o ),
	.datac(\logic_in[7]~input_o ),
	.datad(\rf_write~input_o ),
	.cin(gnd),
	.combout(\RF_PC_Write~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF_PC_Write~9 .lut_mask = 16'hC000;
defparam \RF_PC_Write~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N22
cycloneive_lcell_comb \Decoder0~7 (
// Equation(s):
// \Decoder0~7_combout  = (\a3rf[2]~input_o  & (\a3rf[0]~input_o  & (\a3rf[1]~input_o  & \RF_PC_Write~1_combout )))

	.dataa(\a3rf[2]~input_o ),
	.datab(\a3rf[0]~input_o ),
	.datac(\a3rf[1]~input_o ),
	.datad(\RF_PC_Write~1_combout ),
	.cin(gnd),
	.combout(\Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~7 .lut_mask = 16'h8000;
defparam \Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N22
cycloneive_lcell_comb \RF[7][0]~151 (
// Equation(s):
// \RF[7][0]~151_combout  = (\Decoder0~7_combout ) # ((\RF_PC_Write~9_combout ) # ((!\path_decider~input_o  & \pc_write~input_o )))

	.dataa(\Decoder0~7_combout ),
	.datab(\path_decider~input_o ),
	.datac(\RF_PC_Write~9_combout ),
	.datad(\pc_write~input_o ),
	.cin(gnd),
	.combout(\RF[7][0]~151_combout ),
	.cout());
// synopsys translate_off
defparam \RF[7][0]~151 .lut_mask = 16'hFBFA;
defparam \RF[7][0]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N25
dffeas \RF[7][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF[7][0]~0_combout ),
	.asdata(\Din_rf[7][0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RF_PC_Write~9_combout ),
	.ena(\RF[7][0]~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[7][0] .is_wysiwyg = "true";
defparam \RF[7][0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y18_N8
cycloneive_io_ibuf \d4rf[1]~input (
	.i(d4rf[1]),
	.ibar(gnd),
	.o(\d4rf[1]~input_o ));
// synopsys translate_off
defparam \d4rf[1]~input .bus_hold = "false";
defparam \d4rf[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N10
cycloneive_lcell_comb \RF[7][1]~1 (
// Equation(s):
// \RF[7][1]~1_combout  = (\RF_PC_Write~8_combout  & (\d4rf[1]~input_o )) # (!\RF_PC_Write~8_combout  & ((\d3rf[1]~input_o )))

	.dataa(\d4rf[1]~input_o ),
	.datab(\d3rf[1]~input_o ),
	.datac(gnd),
	.datad(\RF_PC_Write~8_combout ),
	.cin(gnd),
	.combout(\RF[7][1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF[7][1]~1 .lut_mask = 16'hAACC;
defparam \RF[7][1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y19_N15
cycloneive_io_ibuf \Din_rf[7][1]~input (
	.i(Din_rf_7_1),
	.ibar(gnd),
	.o(\Din_rf[7][1]~input_o ));
// synopsys translate_off
defparam \Din_rf[7][1]~input .bus_hold = "false";
defparam \Din_rf[7][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y30_N11
dffeas \RF[7][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF[7][1]~1_combout ),
	.asdata(\Din_rf[7][1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RF_PC_Write~9_combout ),
	.ena(\RF[7][0]~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[7][1] .is_wysiwyg = "true";
defparam \RF[7][1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y34_N1
cycloneive_io_ibuf \d4rf[2]~input (
	.i(d4rf[2]),
	.ibar(gnd),
	.o(\d4rf[2]~input_o ));
// synopsys translate_off
defparam \d4rf[2]~input .bus_hold = "false";
defparam \d4rf[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N4
cycloneive_lcell_comb \RF[7][2]~2 (
// Equation(s):
// \RF[7][2]~2_combout  = (\RF_PC_Write~8_combout  & ((\d4rf[2]~input_o ))) # (!\RF_PC_Write~8_combout  & (\d3rf[2]~input_o ))

	.dataa(\d3rf[2]~input_o ),
	.datab(\RF_PC_Write~8_combout ),
	.datac(gnd),
	.datad(\d4rf[2]~input_o ),
	.cin(gnd),
	.combout(\RF[7][2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF[7][2]~2 .lut_mask = 16'hEE22;
defparam \RF[7][2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y36_N1
cycloneive_io_ibuf \Din_rf[7][2]~input (
	.i(Din_rf_7_2),
	.ibar(gnd),
	.o(\Din_rf[7][2]~input_o ));
// synopsys translate_off
defparam \Din_rf[7][2]~input .bus_hold = "false";
defparam \Din_rf[7][2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y30_N5
dffeas \RF[7][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF[7][2]~2_combout ),
	.asdata(\Din_rf[7][2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RF_PC_Write~9_combout ),
	.ena(\RF[7][0]~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[7][2] .is_wysiwyg = "true";
defparam \RF[7][2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y29_N1
cycloneive_io_ibuf \d4rf[3]~input (
	.i(d4rf[3]),
	.ibar(gnd),
	.o(\d4rf[3]~input_o ));
// synopsys translate_off
defparam \d4rf[3]~input .bus_hold = "false";
defparam \d4rf[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N14
cycloneive_lcell_comb \RF[7][3]~3 (
// Equation(s):
// \RF[7][3]~3_combout  = (\RF_PC_Write~8_combout  & (\d4rf[3]~input_o )) # (!\RF_PC_Write~8_combout  & ((\d3rf[3]~input_o )))

	.dataa(\d4rf[3]~input_o ),
	.datab(\d3rf[3]~input_o ),
	.datac(gnd),
	.datad(\RF_PC_Write~8_combout ),
	.cin(gnd),
	.combout(\RF[7][3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF[7][3]~3 .lut_mask = 16'hAACC;
defparam \RF[7][3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y25_N15
cycloneive_io_ibuf \Din_rf[7][3]~input (
	.i(Din_rf_7_3),
	.ibar(gnd),
	.o(\Din_rf[7][3]~input_o ));
// synopsys translate_off
defparam \Din_rf[7][3]~input .bus_hold = "false";
defparam \Din_rf[7][3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y30_N15
dffeas \RF[7][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF[7][3]~3_combout ),
	.asdata(\Din_rf[7][3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RF_PC_Write~9_combout ),
	.ena(\RF[7][0]~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[7][3] .is_wysiwyg = "true";
defparam \RF[7][3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y28_N1
cycloneive_io_ibuf \d4rf[4]~input (
	.i(d4rf[4]),
	.ibar(gnd),
	.o(\d4rf[4]~input_o ));
// synopsys translate_off
defparam \d4rf[4]~input .bus_hold = "false";
defparam \d4rf[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N16
cycloneive_lcell_comb \RF[7][4]~4 (
// Equation(s):
// \RF[7][4]~4_combout  = (\RF_PC_Write~8_combout  & ((\d4rf[4]~input_o ))) # (!\RF_PC_Write~8_combout  & (\d3rf[4]~input_o ))

	.dataa(\d3rf[4]~input_o ),
	.datab(\RF_PC_Write~8_combout ),
	.datac(gnd),
	.datad(\d4rf[4]~input_o ),
	.cin(gnd),
	.combout(\RF[7][4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF[7][4]~4 .lut_mask = 16'hEE22;
defparam \RF[7][4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y37_N1
cycloneive_io_ibuf \Din_rf[7][4]~input (
	.i(Din_rf_7_4),
	.ibar(gnd),
	.o(\Din_rf[7][4]~input_o ));
// synopsys translate_off
defparam \Din_rf[7][4]~input .bus_hold = "false";
defparam \Din_rf[7][4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y30_N17
dffeas \RF[7][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF[7][4]~4_combout ),
	.asdata(\Din_rf[7][4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RF_PC_Write~9_combout ),
	.ena(\RF[7][0]~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[7][4] .is_wysiwyg = "true";
defparam \RF[7][4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y28_N15
cycloneive_io_ibuf \d4rf[5]~input (
	.i(d4rf[5]),
	.ibar(gnd),
	.o(\d4rf[5]~input_o ));
// synopsys translate_off
defparam \d4rf[5]~input .bus_hold = "false";
defparam \d4rf[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N18
cycloneive_lcell_comb \RF[7][5]~5 (
// Equation(s):
// \RF[7][5]~5_combout  = (\RF_PC_Write~8_combout  & (\d4rf[5]~input_o )) # (!\RF_PC_Write~8_combout  & ((\d3rf[5]~input_o )))

	.dataa(\d4rf[5]~input_o ),
	.datab(\d3rf[5]~input_o ),
	.datac(gnd),
	.datad(\RF_PC_Write~8_combout ),
	.cin(gnd),
	.combout(\RF[7][5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF[7][5]~5 .lut_mask = 16'hAACC;
defparam \RF[7][5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y31_N8
cycloneive_io_ibuf \Din_rf[7][5]~input (
	.i(Din_rf_7_5),
	.ibar(gnd),
	.o(\Din_rf[7][5]~input_o ));
// synopsys translate_off
defparam \Din_rf[7][5]~input .bus_hold = "false";
defparam \Din_rf[7][5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y30_N19
dffeas \RF[7][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF[7][5]~5_combout ),
	.asdata(\Din_rf[7][5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RF_PC_Write~9_combout ),
	.ena(\RF[7][0]~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[7][5] .is_wysiwyg = "true";
defparam \RF[7][5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y19_N8
cycloneive_io_ibuf \d4rf[6]~input (
	.i(d4rf[6]),
	.ibar(gnd),
	.o(\d4rf[6]~input_o ));
// synopsys translate_off
defparam \d4rf[6]~input .bus_hold = "false";
defparam \d4rf[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N20
cycloneive_lcell_comb \RF[7][6]~6 (
// Equation(s):
// \RF[7][6]~6_combout  = (\RF_PC_Write~8_combout  & ((\d4rf[6]~input_o ))) # (!\RF_PC_Write~8_combout  & (\d3rf[6]~input_o ))

	.dataa(\d3rf[6]~input_o ),
	.datab(\d4rf[6]~input_o ),
	.datac(gnd),
	.datad(\RF_PC_Write~8_combout ),
	.cin(gnd),
	.combout(\RF[7][6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF[7][6]~6 .lut_mask = 16'hCCAA;
defparam \RF[7][6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y37_N22
cycloneive_io_ibuf \Din_rf[7][6]~input (
	.i(Din_rf_7_6),
	.ibar(gnd),
	.o(\Din_rf[7][6]~input_o ));
// synopsys translate_off
defparam \Din_rf[7][6]~input .bus_hold = "false";
defparam \Din_rf[7][6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y30_N21
dffeas \RF[7][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF[7][6]~6_combout ),
	.asdata(\Din_rf[7][6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RF_PC_Write~9_combout ),
	.ena(\RF[7][0]~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[7][6] .is_wysiwyg = "true";
defparam \RF[7][6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y18_N22
cycloneive_io_ibuf \d4rf[7]~input (
	.i(d4rf[7]),
	.ibar(gnd),
	.o(\d4rf[7]~input_o ));
// synopsys translate_off
defparam \d4rf[7]~input .bus_hold = "false";
defparam \d4rf[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N30
cycloneive_lcell_comb \RF[7][7]~7 (
// Equation(s):
// \RF[7][7]~7_combout  = (\RF_PC_Write~8_combout  & (\d4rf[7]~input_o )) # (!\RF_PC_Write~8_combout  & ((\d3rf[7]~input_o )))

	.dataa(\d4rf[7]~input_o ),
	.datab(\RF_PC_Write~8_combout ),
	.datac(gnd),
	.datad(\d3rf[7]~input_o ),
	.cin(gnd),
	.combout(\RF[7][7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF[7][7]~7 .lut_mask = 16'hBB88;
defparam \RF[7][7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y36_N8
cycloneive_io_ibuf \Din_rf[7][7]~input (
	.i(Din_rf_7_7),
	.ibar(gnd),
	.o(\Din_rf[7][7]~input_o ));
// synopsys translate_off
defparam \Din_rf[7][7]~input .bus_hold = "false";
defparam \Din_rf[7][7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y30_N31
dffeas \RF[7][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF[7][7]~7_combout ),
	.asdata(\Din_rf[7][7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RF_PC_Write~9_combout ),
	.ena(\RF[7][0]~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[7][7] .is_wysiwyg = "true";
defparam \RF[7][7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y28_N22
cycloneive_io_ibuf \d4rf[8]~input (
	.i(d4rf[8]),
	.ibar(gnd),
	.o(\d4rf[8]~input_o ));
// synopsys translate_off
defparam \d4rf[8]~input .bus_hold = "false";
defparam \d4rf[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N8
cycloneive_lcell_comb \RF[7][8]~8 (
// Equation(s):
// \RF[7][8]~8_combout  = (\RF_PC_Write~8_combout  & ((\d4rf[8]~input_o ))) # (!\RF_PC_Write~8_combout  & (\d3rf[8]~input_o ))

	.dataa(\d3rf[8]~input_o ),
	.datab(\d4rf[8]~input_o ),
	.datac(gnd),
	.datad(\RF_PC_Write~8_combout ),
	.cin(gnd),
	.combout(\RF[7][8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF[7][8]~8 .lut_mask = 16'hCCAA;
defparam \RF[7][8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y28_N8
cycloneive_io_ibuf \Din_rf[7][8]~input (
	.i(Din_rf_7_8),
	.ibar(gnd),
	.o(\Din_rf[7][8]~input_o ));
// synopsys translate_off
defparam \Din_rf[7][8]~input .bus_hold = "false";
defparam \Din_rf[7][8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y30_N9
dffeas \RF[7][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF[7][8]~8_combout ),
	.asdata(\Din_rf[7][8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RF_PC_Write~9_combout ),
	.ena(\RF[7][0]~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[7][8] .is_wysiwyg = "true";
defparam \RF[7][8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y34_N8
cycloneive_io_ibuf \d4rf[9]~input (
	.i(d4rf[9]),
	.ibar(gnd),
	.o(\d4rf[9]~input_o ));
// synopsys translate_off
defparam \d4rf[9]~input .bus_hold = "false";
defparam \d4rf[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N26
cycloneive_lcell_comb \RF[7][9]~9 (
// Equation(s):
// \RF[7][9]~9_combout  = (\RF_PC_Write~8_combout  & ((\d4rf[9]~input_o ))) # (!\RF_PC_Write~8_combout  & (\d3rf[9]~input_o ))

	.dataa(\d3rf[9]~input_o ),
	.datab(\RF_PC_Write~8_combout ),
	.datac(gnd),
	.datad(\d4rf[9]~input_o ),
	.cin(gnd),
	.combout(\RF[7][9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF[7][9]~9 .lut_mask = 16'hEE22;
defparam \RF[7][9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y35_N1
cycloneive_io_ibuf \Din_rf[7][9]~input (
	.i(Din_rf_7_9),
	.ibar(gnd),
	.o(\Din_rf[7][9]~input_o ));
// synopsys translate_off
defparam \Din_rf[7][9]~input .bus_hold = "false";
defparam \Din_rf[7][9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y30_N27
dffeas \RF[7][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF[7][9]~9_combout ),
	.asdata(\Din_rf[7][9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RF_PC_Write~9_combout ),
	.ena(\RF[7][0]~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[7][9] .is_wysiwyg = "true";
defparam \RF[7][9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y43_N29
cycloneive_io_ibuf \d4rf[10]~input (
	.i(d4rf[10]),
	.ibar(gnd),
	.o(\d4rf[10]~input_o ));
// synopsys translate_off
defparam \d4rf[10]~input .bus_hold = "false";
defparam \d4rf[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y31_N16
cycloneive_lcell_comb \RF[7][10]~10 (
// Equation(s):
// \RF[7][10]~10_combout  = (\RF_PC_Write~8_combout  & (\d4rf[10]~input_o )) # (!\RF_PC_Write~8_combout  & ((\d3rf[10]~input_o )))

	.dataa(\d4rf[10]~input_o ),
	.datab(\d3rf[10]~input_o ),
	.datac(gnd),
	.datad(\RF_PC_Write~8_combout ),
	.cin(gnd),
	.combout(\RF[7][10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \RF[7][10]~10 .lut_mask = 16'hAACC;
defparam \RF[7][10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y31_N22
cycloneive_io_ibuf \Din_rf[7][10]~input (
	.i(Din_rf_7_10),
	.ibar(gnd),
	.o(\Din_rf[7][10]~input_o ));
// synopsys translate_off
defparam \Din_rf[7][10]~input .bus_hold = "false";
defparam \Din_rf[7][10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X3_Y31_N17
dffeas \RF[7][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF[7][10]~10_combout ),
	.asdata(\Din_rf[7][10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RF_PC_Write~9_combout ),
	.ena(\RF[7][0]~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[7][10] .is_wysiwyg = "true";
defparam \RF[7][10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N22
cycloneive_io_ibuf \d4rf[11]~input (
	.i(d4rf[11]),
	.ibar(gnd),
	.o(\d4rf[11]~input_o ));
// synopsys translate_off
defparam \d4rf[11]~input .bus_hold = "false";
defparam \d4rf[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y31_N2
cycloneive_lcell_comb \RF[7][11]~11 (
// Equation(s):
// \RF[7][11]~11_combout  = (\RF_PC_Write~8_combout  & ((\d4rf[11]~input_o ))) # (!\RF_PC_Write~8_combout  & (\d3rf[11]~input_o ))

	.dataa(\d3rf[11]~input_o ),
	.datab(\d4rf[11]~input_o ),
	.datac(gnd),
	.datad(\RF_PC_Write~8_combout ),
	.cin(gnd),
	.combout(\RF[7][11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \RF[7][11]~11 .lut_mask = 16'hCCAA;
defparam \RF[7][11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y22_N22
cycloneive_io_ibuf \Din_rf[7][11]~input (
	.i(Din_rf_7_11),
	.ibar(gnd),
	.o(\Din_rf[7][11]~input_o ));
// synopsys translate_off
defparam \Din_rf[7][11]~input .bus_hold = "false";
defparam \Din_rf[7][11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X3_Y31_N3
dffeas \RF[7][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF[7][11]~11_combout ),
	.asdata(\Din_rf[7][11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RF_PC_Write~9_combout ),
	.ena(\RF[7][0]~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[7][11] .is_wysiwyg = "true";
defparam \RF[7][11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y22_N15
cycloneive_io_ibuf \d4rf[12]~input (
	.i(d4rf[12]),
	.ibar(gnd),
	.o(\d4rf[12]~input_o ));
// synopsys translate_off
defparam \d4rf[12]~input .bus_hold = "false";
defparam \d4rf[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y31_N28
cycloneive_lcell_comb \RF[7][12]~12 (
// Equation(s):
// \RF[7][12]~12_combout  = (\RF_PC_Write~8_combout  & (\d4rf[12]~input_o )) # (!\RF_PC_Write~8_combout  & ((\d3rf[12]~input_o )))

	.dataa(\d4rf[12]~input_o ),
	.datab(\RF_PC_Write~8_combout ),
	.datac(gnd),
	.datad(\d3rf[12]~input_o ),
	.cin(gnd),
	.combout(\RF[7][12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \RF[7][12]~12 .lut_mask = 16'hBB88;
defparam \RF[7][12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \Din_rf[7][12]~input (
	.i(Din_rf_7_12),
	.ibar(gnd),
	.o(\Din_rf[7][12]~input_o ));
// synopsys translate_off
defparam \Din_rf[7][12]~input .bus_hold = "false";
defparam \Din_rf[7][12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X3_Y31_N29
dffeas \RF[7][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF[7][12]~12_combout ),
	.asdata(\Din_rf[7][12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RF_PC_Write~9_combout ),
	.ena(\RF[7][0]~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[7][12] .is_wysiwyg = "true";
defparam \RF[7][12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N15
cycloneive_io_ibuf \d4rf[13]~input (
	.i(d4rf[13]),
	.ibar(gnd),
	.o(\d4rf[13]~input_o ));
// synopsys translate_off
defparam \d4rf[13]~input .bus_hold = "false";
defparam \d4rf[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y31_N30
cycloneive_lcell_comb \RF[7][13]~13 (
// Equation(s):
// \RF[7][13]~13_combout  = (\RF_PC_Write~8_combout  & ((\d4rf[13]~input_o ))) # (!\RF_PC_Write~8_combout  & (\d3rf[13]~input_o ))

	.dataa(\d3rf[13]~input_o ),
	.datab(\d4rf[13]~input_o ),
	.datac(gnd),
	.datad(\RF_PC_Write~8_combout ),
	.cin(gnd),
	.combout(\RF[7][13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \RF[7][13]~13 .lut_mask = 16'hCCAA;
defparam \RF[7][13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N8
cycloneive_io_ibuf \Din_rf[7][13]~input (
	.i(Din_rf_7_13),
	.ibar(gnd),
	.o(\Din_rf[7][13]~input_o ));
// synopsys translate_off
defparam \Din_rf[7][13]~input .bus_hold = "false";
defparam \Din_rf[7][13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X3_Y31_N31
dffeas \RF[7][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF[7][13]~13_combout ),
	.asdata(\Din_rf[7][13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RF_PC_Write~9_combout ),
	.ena(\RF[7][0]~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[7][13] .is_wysiwyg = "true";
defparam \RF[7][13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N15
cycloneive_io_ibuf \d4rf[14]~input (
	.i(d4rf[14]),
	.ibar(gnd),
	.o(\d4rf[14]~input_o ));
// synopsys translate_off
defparam \d4rf[14]~input .bus_hold = "false";
defparam \d4rf[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y31_N0
cycloneive_lcell_comb \RF[7][14]~14 (
// Equation(s):
// \RF[7][14]~14_combout  = (\RF_PC_Write~8_combout  & (\d4rf[14]~input_o )) # (!\RF_PC_Write~8_combout  & ((\d3rf[14]~input_o )))

	.dataa(\d4rf[14]~input_o ),
	.datab(\RF_PC_Write~8_combout ),
	.datac(gnd),
	.datad(\d3rf[14]~input_o ),
	.cin(gnd),
	.combout(\RF[7][14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \RF[7][14]~14 .lut_mask = 16'hBB88;
defparam \RF[7][14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y37_N1
cycloneive_io_ibuf \Din_rf[7][14]~input (
	.i(Din_rf_7_14),
	.ibar(gnd),
	.o(\Din_rf[7][14]~input_o ));
// synopsys translate_off
defparam \Din_rf[7][14]~input .bus_hold = "false";
defparam \Din_rf[7][14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X3_Y31_N1
dffeas \RF[7][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF[7][14]~14_combout ),
	.asdata(\Din_rf[7][14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RF_PC_Write~9_combout ),
	.ena(\RF[7][0]~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[7][14] .is_wysiwyg = "true";
defparam \RF[7][14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y31_N15
cycloneive_io_ibuf \d4rf[15]~input (
	.i(d4rf[15]),
	.ibar(gnd),
	.o(\d4rf[15]~input_o ));
// synopsys translate_off
defparam \d4rf[15]~input .bus_hold = "false";
defparam \d4rf[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y31_N10
cycloneive_lcell_comb \RF[7][15]~15 (
// Equation(s):
// \RF[7][15]~15_combout  = (\RF_PC_Write~8_combout  & (\d4rf[15]~input_o )) # (!\RF_PC_Write~8_combout  & ((\d3rf[15]~input_o )))

	.dataa(\d4rf[15]~input_o ),
	.datab(\d3rf[15]~input_o ),
	.datac(gnd),
	.datad(\RF_PC_Write~8_combout ),
	.cin(gnd),
	.combout(\RF[7][15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \RF[7][15]~15 .lut_mask = 16'hAACC;
defparam \RF[7][15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y30_N1
cycloneive_io_ibuf \Din_rf[7][15]~input (
	.i(Din_rf_7_15),
	.ibar(gnd),
	.o(\Din_rf[7][15]~input_o ));
// synopsys translate_off
defparam \Din_rf[7][15]~input .bus_hold = "false";
defparam \Din_rf[7][15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X3_Y31_N11
dffeas \RF[7][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF[7][15]~15_combout ),
	.asdata(\Din_rf[7][15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RF_PC_Write~9_combout ),
	.ena(\RF[7][0]~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF[7][15] .is_wysiwyg = "true";
defparam \RF[7][15] .power_up = "low";
// synopsys translate_on

assign done = \done~output_o ;

assign Dout_rf_0_0 = \Dout_rf[0][0]~output_o ;

assign Dout_rf_0_1 = \Dout_rf[0][1]~output_o ;

assign Dout_rf_0_2 = \Dout_rf[0][2]~output_o ;

assign Dout_rf_0_3 = \Dout_rf[0][3]~output_o ;

assign Dout_rf_0_4 = \Dout_rf[0][4]~output_o ;

assign Dout_rf_0_5 = \Dout_rf[0][5]~output_o ;

assign Dout_rf_0_6 = \Dout_rf[0][6]~output_o ;

assign Dout_rf_0_7 = \Dout_rf[0][7]~output_o ;

assign Dout_rf_0_8 = \Dout_rf[0][8]~output_o ;

assign Dout_rf_0_9 = \Dout_rf[0][9]~output_o ;

assign Dout_rf_0_10 = \Dout_rf[0][10]~output_o ;

assign Dout_rf_0_11 = \Dout_rf[0][11]~output_o ;

assign Dout_rf_0_12 = \Dout_rf[0][12]~output_o ;

assign Dout_rf_0_13 = \Dout_rf[0][13]~output_o ;

assign Dout_rf_0_14 = \Dout_rf[0][14]~output_o ;

assign Dout_rf_0_15 = \Dout_rf[0][15]~output_o ;

assign Dout_rf_1_0 = \Dout_rf[1][0]~output_o ;

assign Dout_rf_1_1 = \Dout_rf[1][1]~output_o ;

assign Dout_rf_1_2 = \Dout_rf[1][2]~output_o ;

assign Dout_rf_1_3 = \Dout_rf[1][3]~output_o ;

assign Dout_rf_1_4 = \Dout_rf[1][4]~output_o ;

assign Dout_rf_1_5 = \Dout_rf[1][5]~output_o ;

assign Dout_rf_1_6 = \Dout_rf[1][6]~output_o ;

assign Dout_rf_1_7 = \Dout_rf[1][7]~output_o ;

assign Dout_rf_1_8 = \Dout_rf[1][8]~output_o ;

assign Dout_rf_1_9 = \Dout_rf[1][9]~output_o ;

assign Dout_rf_1_10 = \Dout_rf[1][10]~output_o ;

assign Dout_rf_1_11 = \Dout_rf[1][11]~output_o ;

assign Dout_rf_1_12 = \Dout_rf[1][12]~output_o ;

assign Dout_rf_1_13 = \Dout_rf[1][13]~output_o ;

assign Dout_rf_1_14 = \Dout_rf[1][14]~output_o ;

assign Dout_rf_1_15 = \Dout_rf[1][15]~output_o ;

assign Dout_rf_2_0 = \Dout_rf[2][0]~output_o ;

assign Dout_rf_2_1 = \Dout_rf[2][1]~output_o ;

assign Dout_rf_2_2 = \Dout_rf[2][2]~output_o ;

assign Dout_rf_2_3 = \Dout_rf[2][3]~output_o ;

assign Dout_rf_2_4 = \Dout_rf[2][4]~output_o ;

assign Dout_rf_2_5 = \Dout_rf[2][5]~output_o ;

assign Dout_rf_2_6 = \Dout_rf[2][6]~output_o ;

assign Dout_rf_2_7 = \Dout_rf[2][7]~output_o ;

assign Dout_rf_2_8 = \Dout_rf[2][8]~output_o ;

assign Dout_rf_2_9 = \Dout_rf[2][9]~output_o ;

assign Dout_rf_2_10 = \Dout_rf[2][10]~output_o ;

assign Dout_rf_2_11 = \Dout_rf[2][11]~output_o ;

assign Dout_rf_2_12 = \Dout_rf[2][12]~output_o ;

assign Dout_rf_2_13 = \Dout_rf[2][13]~output_o ;

assign Dout_rf_2_14 = \Dout_rf[2][14]~output_o ;

assign Dout_rf_2_15 = \Dout_rf[2][15]~output_o ;

assign Dout_rf_3_0 = \Dout_rf[3][0]~output_o ;

assign Dout_rf_3_1 = \Dout_rf[3][1]~output_o ;

assign Dout_rf_3_2 = \Dout_rf[3][2]~output_o ;

assign Dout_rf_3_3 = \Dout_rf[3][3]~output_o ;

assign Dout_rf_3_4 = \Dout_rf[3][4]~output_o ;

assign Dout_rf_3_5 = \Dout_rf[3][5]~output_o ;

assign Dout_rf_3_6 = \Dout_rf[3][6]~output_o ;

assign Dout_rf_3_7 = \Dout_rf[3][7]~output_o ;

assign Dout_rf_3_8 = \Dout_rf[3][8]~output_o ;

assign Dout_rf_3_9 = \Dout_rf[3][9]~output_o ;

assign Dout_rf_3_10 = \Dout_rf[3][10]~output_o ;

assign Dout_rf_3_11 = \Dout_rf[3][11]~output_o ;

assign Dout_rf_3_12 = \Dout_rf[3][12]~output_o ;

assign Dout_rf_3_13 = \Dout_rf[3][13]~output_o ;

assign Dout_rf_3_14 = \Dout_rf[3][14]~output_o ;

assign Dout_rf_3_15 = \Dout_rf[3][15]~output_o ;

assign Dout_rf_4_0 = \Dout_rf[4][0]~output_o ;

assign Dout_rf_4_1 = \Dout_rf[4][1]~output_o ;

assign Dout_rf_4_2 = \Dout_rf[4][2]~output_o ;

assign Dout_rf_4_3 = \Dout_rf[4][3]~output_o ;

assign Dout_rf_4_4 = \Dout_rf[4][4]~output_o ;

assign Dout_rf_4_5 = \Dout_rf[4][5]~output_o ;

assign Dout_rf_4_6 = \Dout_rf[4][6]~output_o ;

assign Dout_rf_4_7 = \Dout_rf[4][7]~output_o ;

assign Dout_rf_4_8 = \Dout_rf[4][8]~output_o ;

assign Dout_rf_4_9 = \Dout_rf[4][9]~output_o ;

assign Dout_rf_4_10 = \Dout_rf[4][10]~output_o ;

assign Dout_rf_4_11 = \Dout_rf[4][11]~output_o ;

assign Dout_rf_4_12 = \Dout_rf[4][12]~output_o ;

assign Dout_rf_4_13 = \Dout_rf[4][13]~output_o ;

assign Dout_rf_4_14 = \Dout_rf[4][14]~output_o ;

assign Dout_rf_4_15 = \Dout_rf[4][15]~output_o ;

assign Dout_rf_5_0 = \Dout_rf[5][0]~output_o ;

assign Dout_rf_5_1 = \Dout_rf[5][1]~output_o ;

assign Dout_rf_5_2 = \Dout_rf[5][2]~output_o ;

assign Dout_rf_5_3 = \Dout_rf[5][3]~output_o ;

assign Dout_rf_5_4 = \Dout_rf[5][4]~output_o ;

assign Dout_rf_5_5 = \Dout_rf[5][5]~output_o ;

assign Dout_rf_5_6 = \Dout_rf[5][6]~output_o ;

assign Dout_rf_5_7 = \Dout_rf[5][7]~output_o ;

assign Dout_rf_5_8 = \Dout_rf[5][8]~output_o ;

assign Dout_rf_5_9 = \Dout_rf[5][9]~output_o ;

assign Dout_rf_5_10 = \Dout_rf[5][10]~output_o ;

assign Dout_rf_5_11 = \Dout_rf[5][11]~output_o ;

assign Dout_rf_5_12 = \Dout_rf[5][12]~output_o ;

assign Dout_rf_5_13 = \Dout_rf[5][13]~output_o ;

assign Dout_rf_5_14 = \Dout_rf[5][14]~output_o ;

assign Dout_rf_5_15 = \Dout_rf[5][15]~output_o ;

assign Dout_rf_6_0 = \Dout_rf[6][0]~output_o ;

assign Dout_rf_6_1 = \Dout_rf[6][1]~output_o ;

assign Dout_rf_6_2 = \Dout_rf[6][2]~output_o ;

assign Dout_rf_6_3 = \Dout_rf[6][3]~output_o ;

assign Dout_rf_6_4 = \Dout_rf[6][4]~output_o ;

assign Dout_rf_6_5 = \Dout_rf[6][5]~output_o ;

assign Dout_rf_6_6 = \Dout_rf[6][6]~output_o ;

assign Dout_rf_6_7 = \Dout_rf[6][7]~output_o ;

assign Dout_rf_6_8 = \Dout_rf[6][8]~output_o ;

assign Dout_rf_6_9 = \Dout_rf[6][9]~output_o ;

assign Dout_rf_6_10 = \Dout_rf[6][10]~output_o ;

assign Dout_rf_6_11 = \Dout_rf[6][11]~output_o ;

assign Dout_rf_6_12 = \Dout_rf[6][12]~output_o ;

assign Dout_rf_6_13 = \Dout_rf[6][13]~output_o ;

assign Dout_rf_6_14 = \Dout_rf[6][14]~output_o ;

assign Dout_rf_6_15 = \Dout_rf[6][15]~output_o ;

assign Dout_rf_7_0 = \Dout_rf[7][0]~output_o ;

assign Dout_rf_7_1 = \Dout_rf[7][1]~output_o ;

assign Dout_rf_7_2 = \Dout_rf[7][2]~output_o ;

assign Dout_rf_7_3 = \Dout_rf[7][3]~output_o ;

assign Dout_rf_7_4 = \Dout_rf[7][4]~output_o ;

assign Dout_rf_7_5 = \Dout_rf[7][5]~output_o ;

assign Dout_rf_7_6 = \Dout_rf[7][6]~output_o ;

assign Dout_rf_7_7 = \Dout_rf[7][7]~output_o ;

assign Dout_rf_7_8 = \Dout_rf[7][8]~output_o ;

assign Dout_rf_7_9 = \Dout_rf[7][9]~output_o ;

assign Dout_rf_7_10 = \Dout_rf[7][10]~output_o ;

assign Dout_rf_7_11 = \Dout_rf[7][11]~output_o ;

assign Dout_rf_7_12 = \Dout_rf[7][12]~output_o ;

assign Dout_rf_7_13 = \Dout_rf[7][13]~output_o ;

assign Dout_rf_7_14 = \Dout_rf[7][14]~output_o ;

assign Dout_rf_7_15 = \Dout_rf[7][15]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
