{
  "columns":
  ["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"]
  , "debug_enabled":"true"
  , "type":"module"
  , "total_percent":
  [16.7781, 8.87301, 8.46097, 7.04018, 0]
  , "total":
  [74551, 144581, 191, 0, 63]
  , "name":"Kernel System"
  , "max_resources":
  [854400, 1708800, 2713, 1518, 42720]
  , "children":
  [
    {
      "name":"Static Partition"
      , "type":"partition"
      , "children":
      [
        {
          "name":"Board interface"
          , "type":"resource"
          , "data":
          [65540, 131080, 176, 0, 0]
          , "details":
          [
            {
              "type":"text"
              , "text":"Platform interface logic."
            }
          ]
        }
      ]
    }
    , {
      "name":"Global interconnect"
      , "type":"resource"
      , "data":
      [2338, 4125, 0, 0, 0]
      , "details":
      [
        {
          "type":"text"
          , "text":"Global interconnect for 1 global load and 1 global store."
        }
        , {
          "type":"brief"
          , "text":"For 1 global load and 1 global store."
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Global Memory Interconnect"
              , "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/hnj1476724450050.html"
            }
          ]
        }
      ]
    }
    , {
      "name":"System description ROM"
      , "type":"resource"
      , "data":
      [0, 67, 2, 0, 0]
      , "details":
      [
        {
          "type":"text"
          , "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."
        }
        , {
          "type":"brief"
          , "text":"Contains information for the host."
        }
      ]
    }
    , {
      "name":"double_add_2"
      , "compute_units":1
      , "type":"function"
      , "total_percent":
      [1.38103, 0.928488, 0.544768, 0.479174, 0]
      , "total_kernel_resources":
      [6673, 9309, 13, 0, 63]
      , "details":
      [
        {
          "type":"text"
          , "text":"Number of compute units: 1"
        }
        , {
          "type":"text"
          , "text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality."
        }
        , {
          "type":"brief"
          , "text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality."
        }
      ]
      , "children":
      [
        {
          "name":"Function overhead"
          , "type":"resource"
          , "data":
          [1072, 2225, 0, 0, 10]
          , "details":
          [
            {
              "type":"text"
              , "text":"Kernel dispatch logic."
            }
            , {
              "type":"brief"
              , "text":"Kernel dispatch logic."
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'i' (acc_opt.cl:10)"
          , "type":"resource"
          , "data":
          [14, 45, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"acc_opt.cl"
                , "line":10
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 5 bits and depth 1"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32 bits and depth 1"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 5 width by 1 depth,\n1 reg, 32 width by 1 depth"
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'i' (acc_opt.cl:16)"
          , "type":"resource"
          , "data":
          [14, 73, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"acc_opt.cl"
                , "line":16
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32 bits and depth 1"
            }
            , {
              "type":"text"
              , "text":"1 register of width 33 bits and depth 1"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 32 width by 1 depth,\n1 reg, 33 width by 1 depth"
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'i' (acc_opt.cl:34)"
          , "type":"resource"
          , "data":
          [14, 45, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"acc_opt.cl"
                , "line":34
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 5 bits and depth 1"
              , "details":
              [
                {
                  "type":"text"
                  , "text":" Depth was increased by a factor of 10 due to a loop initiation interval of 10."
                }
              ]
            }
            , {
              "type":"text"
              , "text":"1 register of width 32 bits and depth 1"
              , "details":
              [
                {
                  "type":"text"
                  , "text":" Depth was increased by a factor of 10 due to a loop initiation interval of 10."
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 5 width by 1 depth,\n1 reg, 32 width by 1 depth"
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'j' (acc_opt.cl:24)"
          , "type":"resource"
          , "data":
          [14, 45, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"acc_opt.cl"
                , "line":24
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 5 bits and depth 1"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32 bits and depth 1"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 5 width by 1 depth,\n1 reg, 32 width by 1 depth"
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'temp_sum' (acc_opt.cl:31)"
          , "type":"resource"
          , "data":
          [40, 197, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"acc_opt.cl"
                , "line":31
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 64 bits and depth 1"
              , "details":
              [
                {
                  "type":"text"
                  , "text":" Depth was increased by a factor of 10 due to a loop initiation interval of 10."
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 64 width by 1 depth"
            }
          ]
        }
        , {
          "name":"acc_opt.cl:7 (shift_reg)"
          , "type":"resource"
          , "data":
          [65, 512, 0, 0, 4]
          , "debug":
          [
            [
              {
                "filename":"acc_opt.cl"
                , "line":7
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Private memory":"Stall-free"
              , "Requested size":"104 bytes"
              , "Implemented size":"128 bytes"
              , "Memory Usage":"4 MLABs"
              , "Number of banks":"1"
              , "Bank width":"64 bits"
              , "Bank depth":"16 words"
              , "Number of replicates":"1"
              , "Number of private copies":"1"
              , "Clock":"Running memory at 2x clock to support more concurrent ports"
              , "Additional information":
              [
                {
                  "type":"text"
                  , "text":"Requested size 104 bytes, implemented size 128 bytes, stall-free, 3 reads and 3 writes. "
                }
                , {
                  "type":"text"
                  , "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."
                }
                , {
                  "type":"text"
                  , "text":"Private memory implemented in on-chip block RAM."
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/chn1469549457114.html"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-free,\n104B requested,\n128B implemented."
            }
          ]
        }
        , {
          "name":"double_add_2.B0"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [8, 2, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [8, 2, 0, 0, 0]
                }
              ]
            }
          ]
        }
        , {
          "name":"double_add_2.B1"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [3, 34, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"acc_opt.cl:16"
                  , "type":"resource"
                  , "data":
                  [3, 34, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                        , "line":16
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"acc_opt.cl:16"
                  , "type":"resource"
                  , "data":
                  [86, 2, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                        , "line":16
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [70, 2, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"double_add_2.B2"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 4, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [0, 4, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [41, 35, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"acc_opt.cl:10"
                  , "type":"resource"
                  , "data":
                  [41, 35, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                        , "line":10
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [8, 6, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"acc_opt.cl:10"
                  , "type":"resource"
                  , "data":
                  [8, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                        , "line":10
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                    , {
                      "name":"5-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"acc_opt.cl:12"
                  , "type":"resource"
                  , "data":
                  [34, 24, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                        , "line":12
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"acc_opt.cl"
                              , "line":"7"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"double_add_2.B4"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [88, 173, 0, 0, 6]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [88, 173, 0, 0, 6]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [16, 9, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"acc_opt.cl:16"
                  , "type":"resource"
                  , "data":
                  [9, 7, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                        , "line":16
                      }
                    ]
                  ]
                }
                , {
                  "name":"acc_opt.cl:26"
                  , "type":"resource"
                  , "data":
                  [7, 2, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                        , "line":26
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [16, 12, 0, 0, 5]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"acc_opt.cl:16"
                  , "type":"resource"
                  , "data":
                  [39, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                        , "line":16
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"33-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [11, 0, 0, 0, 0]
                    }
                    , {
                      "name":"33-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [27, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"acc_opt.cl:20"
                  , "type":"resource"
                  , "data":
                  [2451, 2155, 13, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                        , "line":20
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"64-bit Floating-point Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1999, 1498, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [418, 633, 13, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Prefetching LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Prefetching LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"acc_opt.cl"
                              , "line":"7"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"acc_opt.cl"
                              , "line":"7"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"acc_opt.cl:26"
                  , "type":"resource"
                  , "data":
                  [1, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                        , "line":26
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"double_add_2.B5"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [27, 19, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"acc_opt.cl:26"
                  , "type":"resource"
                  , "data":
                  [27, 19, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                        , "line":26
                      }
                    ]
                  ]
                }
              ]
            }
          ]
        }
        , {
          "name":"double_add_2.B6"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [21, 55, 0, 0, 4]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [21, 55, 0, 0, 4]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [69, 57, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"acc_opt.cl:16"
                  , "type":"resource"
                  , "data":
                  [26, 21, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                        , "line":16
                      }
                    ]
                  ]
                }
                , {
                  "name":"acc_opt.cl:24"
                  , "type":"resource"
                  , "data":
                  [34, 28, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                        , "line":24
                      }
                    ]
                  ]
                }
                , {
                  "name":"acc_opt.cl:26"
                  , "type":"resource"
                  , "data":
                  [9, 8, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                        , "line":26
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [8, 6, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"acc_opt.cl:16"
                  , "type":"resource"
                  , "data":
                  [0.5, 0.5, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                        , "line":16
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [0.5, 0.5, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"acc_opt.cl:24"
                  , "type":"resource"
                  , "data":
                  [7.5, 1.5, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                        , "line":24
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [2, 1, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [1.5, 0.5, 0, 0, 0]
                    }
                    , {
                      "name":"2-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"5-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"acc_opt.cl:26"
                  , "type":"resource"
                  , "data":
                  [76, 97, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                        , "line":26
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [42, 73, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"acc_opt.cl"
                              , "line":"7"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"acc_opt.cl"
                              , "line":"7"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"double_add_2.B7"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [5, 8, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"acc_opt.cl:40"
                  , "type":"resource"
                  , "data":
                  [5, 8, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                        , "line":40
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"acc_opt.cl:39"
                  , "type":"resource"
                  , "data":
                  [291, 1710, 0, 0, 31]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                        , "line":39
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [291, 1710, 0, 0, 31]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"double_add_2.B8"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [38, 145, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [38, 81, 0, 0, 0]
                }
                , {
                  "name":"acc_opt.cl:36"
                  , "type":"resource"
                  , "data":
                  [0, 64, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                        , "line":36
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [41, 32, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"acc_opt.cl:31"
                  , "type":"resource"
                  , "data":
                  [1, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                        , "line":31
                      }
                    ]
                  ]
                }
                , {
                  "name":"acc_opt.cl:34"
                  , "type":"resource"
                  , "data":
                  [40, 32, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                        , "line":34
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [8, 6, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"acc_opt.cl:34"
                  , "type":"resource"
                  , "data":
                  [8, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                        , "line":34
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                    , {
                      "name":"5-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"acc_opt.cl:36"
                  , "type":"resource"
                  , "data":
                  [2041, 1571, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                        , "line":36
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"64-bit Floating-point Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1999, 1498, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [42, 73, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"acc_opt.cl"
                              , "line":"7"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
      ]
    }
  ]
}
