<profile>

<section name = "Vivado HLS Report for 'myproject'" level="0">
<item name = "Date">Tue Mar 14 19:36:49 2023
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.137 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">5, 5, 25.000 ns, 25.000 ns, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_pointwise_conv_1d_latency_cl_0_0_0_0_0_fu_214">pointwise_conv_1d_latency_cl_0_0_0_0_0, 4, 4, 20.000 ns, 20.000 ns, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 6, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 165, 17326, 4640, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 807, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 75, 17, 8, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_pointwise_conv_1d_latency_cl_0_0_0_0_0_fu_214">pointwise_conv_1d_latency_cl_0_0_0_0_0, 0, 165, 17326, 4640, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="input_1_V_ap_vld_in_sig">9, 2, 1, 2</column>
<column name="input_1_V_ap_vld_preg">9, 2, 1, 2</column>
<column name="input_1_V_blk_n">9, 2, 1, 2</column>
<column name="input_1_V_in_sig">9, 2, 800, 1600</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="input_1_V_ap_vld_preg">1, 0, 1, 0</column>
<column name="input_1_V_preg">800, 0, 800, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, myproject, return value</column>
<column name="input_1_V_ap_vld">in, 1, ap_vld, input_1_V, pointer</column>
<column name="input_1_V">in, 800, ap_vld, input_1_V, pointer</column>
<column name="layer4_out_0_V">out, 16, ap_vld, layer4_out_0_V, pointer</column>
<column name="layer4_out_0_V_ap_vld">out, 1, ap_vld, layer4_out_0_V, pointer</column>
<column name="layer4_out_1_V">out, 16, ap_vld, layer4_out_1_V, pointer</column>
<column name="layer4_out_1_V_ap_vld">out, 1, ap_vld, layer4_out_1_V, pointer</column>
<column name="layer4_out_2_V">out, 16, ap_vld, layer4_out_2_V, pointer</column>
<column name="layer4_out_2_V_ap_vld">out, 1, ap_vld, layer4_out_2_V, pointer</column>
<column name="layer4_out_3_V">out, 16, ap_vld, layer4_out_3_V, pointer</column>
<column name="layer4_out_3_V_ap_vld">out, 1, ap_vld, layer4_out_3_V, pointer</column>
<column name="layer4_out_4_V">out, 16, ap_vld, layer4_out_4_V, pointer</column>
<column name="layer4_out_4_V_ap_vld">out, 1, ap_vld, layer4_out_4_V, pointer</column>
<column name="layer4_out_5_V">out, 16, ap_vld, layer4_out_5_V, pointer</column>
<column name="layer4_out_5_V_ap_vld">out, 1, ap_vld, layer4_out_5_V, pointer</column>
<column name="layer4_out_6_V">out, 16, ap_vld, layer4_out_6_V, pointer</column>
<column name="layer4_out_6_V_ap_vld">out, 1, ap_vld, layer4_out_6_V, pointer</column>
<column name="layer4_out_7_V">out, 16, ap_vld, layer4_out_7_V, pointer</column>
<column name="layer4_out_7_V_ap_vld">out, 1, ap_vld, layer4_out_7_V, pointer</column>
<column name="layer4_out_8_V">out, 16, ap_vld, layer4_out_8_V, pointer</column>
<column name="layer4_out_8_V_ap_vld">out, 1, ap_vld, layer4_out_8_V, pointer</column>
<column name="layer4_out_9_V">out, 16, ap_vld, layer4_out_9_V, pointer</column>
<column name="layer4_out_9_V_ap_vld">out, 1, ap_vld, layer4_out_9_V, pointer</column>
<column name="layer4_out_10_V">out, 16, ap_vld, layer4_out_10_V, pointer</column>
<column name="layer4_out_10_V_ap_vld">out, 1, ap_vld, layer4_out_10_V, pointer</column>
<column name="layer4_out_11_V">out, 16, ap_vld, layer4_out_11_V, pointer</column>
<column name="layer4_out_11_V_ap_vld">out, 1, ap_vld, layer4_out_11_V, pointer</column>
<column name="layer4_out_12_V">out, 16, ap_vld, layer4_out_12_V, pointer</column>
<column name="layer4_out_12_V_ap_vld">out, 1, ap_vld, layer4_out_12_V, pointer</column>
<column name="layer4_out_13_V">out, 16, ap_vld, layer4_out_13_V, pointer</column>
<column name="layer4_out_13_V_ap_vld">out, 1, ap_vld, layer4_out_13_V, pointer</column>
<column name="layer4_out_14_V">out, 16, ap_vld, layer4_out_14_V, pointer</column>
<column name="layer4_out_14_V_ap_vld">out, 1, ap_vld, layer4_out_14_V, pointer</column>
<column name="layer4_out_15_V">out, 16, ap_vld, layer4_out_15_V, pointer</column>
<column name="layer4_out_15_V_ap_vld">out, 1, ap_vld, layer4_out_15_V, pointer</column>
<column name="layer4_out_16_V">out, 16, ap_vld, layer4_out_16_V, pointer</column>
<column name="layer4_out_16_V_ap_vld">out, 1, ap_vld, layer4_out_16_V, pointer</column>
<column name="layer4_out_17_V">out, 16, ap_vld, layer4_out_17_V, pointer</column>
<column name="layer4_out_17_V_ap_vld">out, 1, ap_vld, layer4_out_17_V, pointer</column>
<column name="layer4_out_18_V">out, 16, ap_vld, layer4_out_18_V, pointer</column>
<column name="layer4_out_18_V_ap_vld">out, 1, ap_vld, layer4_out_18_V, pointer</column>
<column name="layer4_out_19_V">out, 16, ap_vld, layer4_out_19_V, pointer</column>
<column name="layer4_out_19_V_ap_vld">out, 1, ap_vld, layer4_out_19_V, pointer</column>
</table>
</item>
</section>
</profile>
