#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x55c5c4ddb400 .scope module, "bins_tb" "bins_tb" 2 11;
 .timescale -9 -12;
L_0x55c5c4e087f0 .functor BUFZ 1, v0x55c5c4e8b470_0, C4<0>, C4<0>, C4<0>;
L_0x55c5c4e089d0 .functor BUFZ 1, v0x55c5c4e8b7b0_0, C4<0>, C4<0>, C4<0>;
v0x55c5c4e8b7b0_0 .var "clk_50M", 0 0;
v0x55c5c4e8b870_0 .var "fifo_rx_din", 7 0;
v0x55c5c4e8b950_0 .net "fifo_rx_wr_clk", 0 0, L_0x55c5c4e089d0;  1 drivers
v0x55c5c4e8b9f0_0 .var "fifo_rx_wr_en", 0 0;
v0x55c5c4e8bab0_0 .var "i", 7 0;
v0x55c5c4e8bbe0_0 .var "packet_st", 3 0;
v0x55c5c4e8bcc0_0 .var "rdy_st", 1 0;
v0x55c5c4e8bda0_0 .var "rst_n", 0 0;
v0x55c5c4e8be60_0 .net "rx_byte", 7 0, L_0x55c5c4e08700;  1 drivers
v0x55c5c4e8bf20_0 .var/i "samples", 31 0;
v0x55c5c4e8bfe0_0 .var "send_st", 3 0;
v0x55c5c4e8c0c0_0 .net "serial_rdy", 0 0, L_0x55c5c4e088e0;  1 drivers
v0x55c5c4e8c160_0 .net "serial_rx_in", 0 0, L_0x55c5c4e087f0;  1 drivers
v0x55c5c4e8c200_0 .net "serial_tx_out", 0 0, v0x55c5c4e8b470_0;  1 drivers
v0x55c5c4e8c2d0_0 .var "sync", 7 0;
v0x55c5c4e8c370_0 .var "sync_st", 3 0;
v0x55c5c4e8c430_0 .net "tx_busy", 0 0, L_0x55c5c4e08610;  1 drivers
v0x55c5c4e8c610_0 .var "tx_byte", 7 0;
v0x55c5c4e8c6e0_0 .var "tx_en", 0 0;
v0x55c5c4e8c7b0 .array "tx_packet1", 0 50, 7 0;
v0x55c5c4e8c850 .array "tx_packet2", 0 50, 7 0;
v0x55c5c4e8c8f0 .array "tx_packet3", 0 50, 7 0;
v0x55c5c4e8c9b0_0 .net "tx_ready", 0 0, L_0x55c5c4e8ef90;  1 drivers
v0x55c5c4e8ca80_0 .var "write_cnt", 7 0;
v0x55c5c4e8cb40_0 .var "write_st", 3 0;
S_0x55c5c4e673a0 .scope module, "uart_rx_inst" "UART_RX" 2 267, 3 38 0, S_0x55c5c4ddb400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_Clock"
    .port_info 1 /INPUT 1 "i_RX_Serial"
    .port_info 2 /OUTPUT 1 "o_RX_DV"
    .port_info 3 /OUTPUT 8 "o_RX_Byte"
P_0x55c5c4e1d0a0 .param/l "CLEANUP" 1 3 53, C4<110>;
P_0x55c5c4e1d0e0 .param/l "CLKS_PER_BIT" 0 3 39, +C4<00000000000000000000000110110010>;
P_0x55c5c4e1d120 .param/l "IDLE" 1 3 47, C4<000>;
P_0x55c5c4e1d160 .param/l "IDLE2" 1 3 48, C4<001>;
P_0x55c5c4e1d1a0 .param/l "RX_DATA_BITS" 1 3 50, C4<011>;
P_0x55c5c4e1d1e0 .param/l "RX_PARITY_BIT" 1 3 51, C4<100>;
P_0x55c5c4e1d220 .param/l "RX_START_BIT" 1 3 49, C4<010>;
P_0x55c5c4e1d260 .param/l "RX_STOP_BIT" 1 3 52, C4<101>;
L_0x55c5c4e088e0 .functor BUFZ 1, v0x55c5c4e89f50_0, C4<0>, C4<0>, C4<0>;
L_0x55c5c4e08700 .functor BUFZ 8, v0x55c5c4e89e70_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55c5c4e5e820_0 .net "i_Clock", 0 0, v0x55c5c4e8b7b0_0;  1 drivers
v0x55c5c4e61450_0 .net "i_RX_Serial", 0 0, L_0x55c5c4e087f0;  alias, 1 drivers
v0x55c5c4e616c0_0 .net "o_RX_Byte", 7 0, L_0x55c5c4e08700;  alias, 1 drivers
v0x55c5c4e61a10_0 .net "o_RX_DV", 0 0, L_0x55c5c4e088e0;  alias, 1 drivers
v0x55c5c4de54f0_0 .var "r_Bit_Index", 2 0;
v0x55c5c4e89d90_0 .var "r_Clock_Count", 8 0;
v0x55c5c4e89e70_0 .var "r_RX_Byte", 7 0;
v0x55c5c4e89f50_0 .var "r_RX_DV", 0 0;
v0x55c5c4e8a010_0 .var "r_SM_Main", 2 0;
v0x55c5c4e8a0f0_0 .var "r_sync", 1 0;
E_0x55c5c4db6b00 .event posedge, v0x55c5c4e5e820_0;
S_0x55c5c4e8a250 .scope module, "uart_tx_inst" "uart_tx_bins" 2 236, 4 23 0, S_0x55c5c4ddb400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clockIN"
    .port_info 1 /INPUT 1 "nTxResetIN"
    .port_info 2 /INPUT 8 "txDataIN"
    .port_info 3 /INPUT 1 "txLoadIN"
    .port_info 4 /OUTPUT 1 "txIdleOUT"
    .port_info 5 /OUTPUT 1 "txReadyOUT"
    .port_info 6 /OUTPUT 1 "txOUT"
P_0x55c5c4e8a3f0 .param/l "BAUD_RATE" 0 4 26, +C4<00000000000000011100001000000000>;
P_0x55c5c4e8a430 .param/l "CLOCK_FREQUENCY" 0 4 25, +C4<00000010111110101111000010000000>;
P_0x55c5c4e8a470 .param/l "HALF_BAUD_CLK_REG_SIZE" 1 4 40, +C4<00000000000000000000000000001000>;
P_0x55c5c4e8a4b0 .param/l "HALF_BAUD_CLK_REG_VALUE" 1 4 39, +C4<000000000000000000000000011011000>;
P_0x55c5c4e8a4f0 .param/l "PARITY" 0 4 27, C4<01>;
L_0x55c5c4e08520 .functor NOT 1, L_0x55c5c4e8f030, C4<0>, C4<0>, C4<0>;
L_0x55c5c4e08610 .functor AND 1, L_0x55c5c4e8ef90, L_0x55c5c4e08520, C4<1>, C4<1>;
v0x55c5c4e8aba0_0 .net *"_s3", 0 0, L_0x55c5c4e8f030;  1 drivers
v0x55c5c4e8ac80_0 .net *"_s4", 0 0, L_0x55c5c4e08520;  1 drivers
v0x55c5c4e8ad60_0 .net "clockIN", 0 0, v0x55c5c4e8b7b0_0;  alias, 1 drivers
L_0x7f52aacbf018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c5c4e8ae00_0 .net "nTxResetIN", 0 0, L_0x7f52aacbf018;  1 drivers
v0x55c5c4e8aea0_0 .var "parity", 0 0;
v0x55c5c4e8af90_0 .var "txBaudClk", 0 0;
v0x55c5c4e8b050_0 .var "txClkCounter", 7 0;
v0x55c5c4e8b130_0 .var "txCounter", 3 0;
v0x55c5c4e8b210_0 .net "txDataIN", 7 0, v0x55c5c4e8c610_0;  1 drivers
v0x55c5c4e8b2f0_0 .net "txIdleOUT", 0 0, L_0x55c5c4e08610;  alias, 1 drivers
v0x55c5c4e8b3b0_0 .net "txLoadIN", 0 0, v0x55c5c4e8c6e0_0;  1 drivers
v0x55c5c4e8b470_0 .var "txOUT", 0 0;
v0x55c5c4e8b530_0 .net "txReadyOUT", 0 0, L_0x55c5c4e8ef90;  alias, 1 drivers
v0x55c5c4e8b5f0_0 .var "tx_temp", 7 0;
E_0x55c5c4deb900/0 .event negedge, v0x55c5c4e8ae00_0;
E_0x55c5c4deb900/1 .event posedge, v0x55c5c4e8b3b0_0, v0x55c5c4e8af90_0;
E_0x55c5c4deb900 .event/or E_0x55c5c4deb900/0, E_0x55c5c4deb900/1;
L_0x55c5c4e8ef90 .reduce/nor v0x55c5c4e8b130_0;
L_0x55c5c4e8f030 .part v0x55c5c4e8b130_0, 0, 1;
S_0x55c5c4e8a7c0 .scope begin, "tx_clock_generate" "tx_clock_generate" 4 66, 4 66 0, S_0x55c5c4e8a250;
 .timescale -9 -12;
S_0x55c5c4e8a9b0 .scope begin, "tx_transmit" "tx_transmit" 4 80, 4 80 0, S_0x55c5c4e8a250;
 .timescale -9 -12;
S_0x55c5c4ddc4e0 .scope module, "uart_rx_bins" "uart_rx_bins" 5 23;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clockIN"
    .port_info 1 /INPUT 1 "nRxResetIN"
    .port_info 2 /INPUT 1 "rxIN"
    .port_info 3 /OUTPUT 1 "rxIdleOUT"
    .port_info 4 /OUTPUT 1 "rxReadyOUT"
    .port_info 5 /OUTPUT 8 "rxDataOUT"
P_0x55c5c4e641d0 .param/l "BAUD_RATE" 0 5 26, +C4<00000000000000011100001000000000>;
P_0x55c5c4e64210 .param/l "CLOCK_FREQUENCY" 0 5 25, +C4<00000010111110101111000010000000>;
P_0x55c5c4e64250 .param/l "HALF_BAUD_CLK_REG_SIZE" 1 5 38, +C4<00000000000000000000000000001000>;
P_0x55c5c4e64290 .param/l "HALF_BAUD_CLK_REG_VALUE" 1 5 37, +C4<000000000000000000000000011011000>;
L_0x55c5c4e8f4c0 .functor NOT 1, L_0x55c5c4e8f420, C4<0>, C4<0>, C4<0>;
v0x55c5c4e8dee0_0 .net *"_s1", 0 0, L_0x55c5c4e8f420;  1 drivers
L_0x7f52aacbf0a8 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0x55c5c4e8dfa0_0 .net/2u *"_s10", 31 0, L_0x7f52aacbf0a8;  1 drivers
v0x55c5c4e8e080_0 .net *"_s12", 0 0, L_0x55c5c4e9f830;  1 drivers
L_0x7f52aacbf0f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c5c4e8e150_0 .net/2u *"_s14", 0 0, L_0x7f52aacbf0f0;  1 drivers
L_0x7f52aacbf138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c5c4e8e230_0 .net/2u *"_s16", 0 0, L_0x7f52aacbf138;  1 drivers
v0x55c5c4e8e360_0 .net *"_s6", 31 0, L_0x55c5c4e8f670;  1 drivers
L_0x7f52aacbf060 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c5c4e8e440_0 .net *"_s9", 27 0, L_0x7f52aacbf060;  1 drivers
o0x7f52aad08ac8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c5c4e8e520_0 .net "clockIN", 0 0, o0x7f52aad08ac8;  0 drivers
o0x7f52aad08d68 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c5c4e8e5c0_0 .net "nRxResetIN", 0 0, o0x7f52aad08d68;  0 drivers
v0x55c5c4e8e660_0 .net "rx", 0 0, L_0x55c5c4ea0480;  1 drivers
v0x55c5c4e8e730_0 .var "rxBaudClk", 0 0;
v0x55c5c4e8e7d0_0 .var "rxClkCounter", 7 0;
v0x55c5c4e8e8b0_0 .net "rxDataOUT", 7 0, L_0x55c5c4e8f580;  1 drivers
o0x7f52aad08af8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c5c4e8e990_0 .net "rxIN", 0 0, o0x7f52aad08af8;  0 drivers
v0x55c5c4e8ea60_0 .net "rxIdleOUT", 0 0, L_0x55c5c4e8f4c0;  1 drivers
v0x55c5c4e8eb00_0 .net "rxReadyOUT", 0 0, L_0x55c5c4e9fa20;  1 drivers
v0x55c5c4e8ebc0_0 .var "rxReg", 10 0;
v0x55c5c4e8edb0_0 .var "rx_st", 3 0;
E_0x55c5c4deb560/0 .event negedge, v0x55c5c4e8e5c0_0;
E_0x55c5c4deb560/1 .event posedge, v0x55c5c4e8e730_0;
E_0x55c5c4deb560 .event/or E_0x55c5c4deb560/0, E_0x55c5c4deb560/1;
L_0x55c5c4e8f420 .part v0x55c5c4e8ebc0_0, 0, 1;
L_0x55c5c4e8f580 .part v0x55c5c4e8ebc0_0, 1, 8;
L_0x55c5c4e8f670 .concat [ 4 28 0 0], v0x55c5c4e8edb0_0, L_0x7f52aacbf060;
L_0x55c5c4e9f830 .cmp/eq 32, L_0x55c5c4e8f670, L_0x7f52aacbf0a8;
L_0x55c5c4e9fa20 .functor MUXZ 1, L_0x7f52aacbf138, L_0x7f52aacbf0f0, L_0x55c5c4e9f830, C4<>;
S_0x55c5c4e8cc60 .scope module, "rxFilter" "RXMajority3Filter" 5 64, 6 23 0, S_0x55c5c4ddc4e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
L_0x55c5c4e9fd40 .functor AND 1, L_0x55c5c4e9fbb0, L_0x55c5c4e9fc50, C4<1>, C4<1>;
L_0x55c5c4e9ffc0 .functor AND 1, L_0x55c5c4e9fe50, L_0x55c5c4e9fef0, C4<1>, C4<1>;
L_0x55c5c4ea00b0 .functor OR 1, L_0x55c5c4e9fd40, L_0x55c5c4e9ffc0, C4<0>, C4<0>;
L_0x55c5c4ea0340 .functor AND 1, L_0x55c5c4ea01c0, L_0x55c5c4ea0260, C4<1>, C4<1>;
L_0x55c5c4ea0480 .functor OR 1, L_0x55c5c4ea00b0, L_0x55c5c4ea0340, C4<0>, C4<0>;
v0x55c5c4e8ceb0_0 .net *"_s1", 0 0, L_0x55c5c4e9fbb0;  1 drivers
v0x55c5c4e8cfb0_0 .net *"_s10", 0 0, L_0x55c5c4e9ffc0;  1 drivers
v0x55c5c4e8d090_0 .net *"_s12", 0 0, L_0x55c5c4ea00b0;  1 drivers
v0x55c5c4e8d180_0 .net *"_s15", 0 0, L_0x55c5c4ea01c0;  1 drivers
v0x55c5c4e8d260_0 .net *"_s17", 0 0, L_0x55c5c4ea0260;  1 drivers
v0x55c5c4e8d390_0 .net *"_s18", 0 0, L_0x55c5c4ea0340;  1 drivers
v0x55c5c4e8d470_0 .net *"_s3", 0 0, L_0x55c5c4e9fc50;  1 drivers
v0x55c5c4e8d550_0 .net *"_s4", 0 0, L_0x55c5c4e9fd40;  1 drivers
v0x55c5c4e8d630_0 .net *"_s7", 0 0, L_0x55c5c4e9fe50;  1 drivers
v0x55c5c4e8d710_0 .net *"_s9", 0 0, L_0x55c5c4e9fef0;  1 drivers
v0x55c5c4e8d7f0_0 .net "clk", 0 0, o0x7f52aad08ac8;  alias, 0 drivers
v0x55c5c4e8d8b0_0 .net "in", 0 0, o0x7f52aad08af8;  alias, 0 drivers
v0x55c5c4e8d970_0 .net "out", 0 0, L_0x55c5c4ea0480;  alias, 1 drivers
v0x55c5c4e8da30_0 .var "rxLock", 2 0;
E_0x55c5c4e6baf0 .event posedge, v0x55c5c4e8d7f0_0;
L_0x55c5c4e9fbb0 .part v0x55c5c4e8da30_0, 0, 1;
L_0x55c5c4e9fc50 .part v0x55c5c4e8da30_0, 1, 1;
L_0x55c5c4e9fe50 .part v0x55c5c4e8da30_0, 0, 1;
L_0x55c5c4e9fef0 .part v0x55c5c4e8da30_0, 2, 1;
L_0x55c5c4ea01c0 .part v0x55c5c4e8da30_0, 1, 1;
L_0x55c5c4ea0260 .part v0x55c5c4e8da30_0, 2, 1;
S_0x55c5c4e8db90 .scope begin, "rx_clock_generate" "rx_clock_generate" 5 72, 5 72 0, S_0x55c5c4ddc4e0;
 .timescale -9 -12;
S_0x55c5c4e8dd10 .scope begin, "rx_receive" "rx_receive" 5 99, 5 99 0, S_0x55c5c4ddc4e0;
 .timescale -9 -12;
    .scope S_0x55c5c4e8a250;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55c5c4e8b050_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c5c4e8af90_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c5c4e8b130_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55c5c4e8b5f0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c5c4e8aea0_0, 0, 1;
    %end;
    .thread T_0, $init;
    .scope S_0x55c5c4e8a250;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c5c4e8b470_0, 0;
    %pushi/vec4 1, 0, 32;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c5c4e8aea0_0, 0;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c5c4e8aea0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c5c4e8aea0_0, 0;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %end;
    .thread T_1;
    .scope S_0x55c5c4e8a250;
T_2 ;
    %wait E_0x55c5c4db6b00;
    %fork t_1, S_0x55c5c4e8a7c0;
    %jmp t_0;
    .scope S_0x55c5c4e8a7c0;
t_1 ;
    %load/vec4 v0x55c5c4e8b2f0_0;
    %load/vec4 v0x55c5c4e8b3b0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c5c4e8b050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c5c4e8af90_0, 0;
T_2.0 ;
    %load/vec4 v0x55c5c4e8b050_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 216, 0, 8;
    %assign/vec4 v0x55c5c4e8b050_0, 0;
    %load/vec4 v0x55c5c4e8af90_0;
    %inv;
    %assign/vec4 v0x55c5c4e8af90_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x55c5c4e8b050_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x55c5c4e8b050_0, 0;
T_2.3 ;
    %end;
    .scope S_0x55c5c4e8a250;
t_0 %join;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55c5c4e8a250;
T_3 ;
    %wait E_0x55c5c4deb900;
    %fork t_3, S_0x55c5c4e8a9b0;
    %jmp t_2;
    .scope S_0x55c5c4e8a9b0;
t_3 ;
    %load/vec4 v0x55c5c4e8ae00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c5c4e8b130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c5c4e8b5f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c5c4e8b470_0, 0;
    %pushi/vec4 1, 0, 32;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %jmp T_3.5;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c5c4e8aea0_0, 0;
    %jmp T_3.5;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c5c4e8aea0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c5c4e8aea0_0, 0;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55c5c4e8b3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x55c5c4e8b210_0;
    %assign/vec4 v0x55c5c4e8b5f0_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x55c5c4e8b130_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x55c5c4e8b530_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v0x55c5c4e8b130_0;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c5c4e8b470_0, 0;
    %jmp T_3.21;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c5c4e8b470_0, 0;
    %jmp T_3.21;
T_3.11 ;
    %load/vec4 v0x55c5c4e8b5f0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x55c5c4e8b470_0, 0;
    %load/vec4 v0x55c5c4e8b5f0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.22, 8;
    %load/vec4 v0x55c5c4e8aea0_0;
    %nor/r;
    %assign/vec4 v0x55c5c4e8aea0_0, 0;
T_3.22 ;
    %jmp T_3.21;
T_3.12 ;
    %load/vec4 v0x55c5c4e8b5f0_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x55c5c4e8b470_0, 0;
    %load/vec4 v0x55c5c4e8b5f0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.24, 8;
    %load/vec4 v0x55c5c4e8aea0_0;
    %nor/r;
    %assign/vec4 v0x55c5c4e8aea0_0, 0;
T_3.24 ;
    %jmp T_3.21;
T_3.13 ;
    %load/vec4 v0x55c5c4e8b5f0_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x55c5c4e8b470_0, 0;
    %load/vec4 v0x55c5c4e8b5f0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.26, 8;
    %load/vec4 v0x55c5c4e8aea0_0;
    %nor/r;
    %assign/vec4 v0x55c5c4e8aea0_0, 0;
T_3.26 ;
    %jmp T_3.21;
T_3.14 ;
    %load/vec4 v0x55c5c4e8b5f0_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0x55c5c4e8b470_0, 0;
    %load/vec4 v0x55c5c4e8b5f0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.28, 8;
    %load/vec4 v0x55c5c4e8aea0_0;
    %nor/r;
    %assign/vec4 v0x55c5c4e8aea0_0, 0;
T_3.28 ;
    %jmp T_3.21;
T_3.15 ;
    %load/vec4 v0x55c5c4e8b5f0_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v0x55c5c4e8b470_0, 0;
    %load/vec4 v0x55c5c4e8b5f0_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.30, 8;
    %load/vec4 v0x55c5c4e8aea0_0;
    %nor/r;
    %assign/vec4 v0x55c5c4e8aea0_0, 0;
T_3.30 ;
    %jmp T_3.21;
T_3.16 ;
    %load/vec4 v0x55c5c4e8b5f0_0;
    %parti/s 1, 5, 4;
    %assign/vec4 v0x55c5c4e8b470_0, 0;
    %load/vec4 v0x55c5c4e8b5f0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.32, 8;
    %load/vec4 v0x55c5c4e8aea0_0;
    %nor/r;
    %assign/vec4 v0x55c5c4e8aea0_0, 0;
T_3.32 ;
    %jmp T_3.21;
T_3.17 ;
    %load/vec4 v0x55c5c4e8b5f0_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0x55c5c4e8b470_0, 0;
    %load/vec4 v0x55c5c4e8b5f0_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.34, 8;
    %load/vec4 v0x55c5c4e8aea0_0;
    %nor/r;
    %assign/vec4 v0x55c5c4e8aea0_0, 0;
T_3.34 ;
    %jmp T_3.21;
T_3.18 ;
    %load/vec4 v0x55c5c4e8b5f0_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x55c5c4e8b470_0, 0;
    %load/vec4 v0x55c5c4e8b5f0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.36, 8;
    %load/vec4 v0x55c5c4e8aea0_0;
    %nor/r;
    %assign/vec4 v0x55c5c4e8aea0_0, 0;
T_3.36 ;
    %jmp T_3.21;
T_3.19 ;
    %load/vec4 v0x55c5c4e8aea0_0;
    %assign/vec4 v0x55c5c4e8b470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c5c4e8aea0_0, 0;
    %jmp T_3.21;
T_3.21 ;
    %pop/vec4 1;
    %load/vec4 v0x55c5c4e8b130_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x55c5c4e8b130_0, 0;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c5c4e8b130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c5c4e8b470_0, 0;
T_3.9 ;
T_3.7 ;
T_3.1 ;
    %end;
    .scope S_0x55c5c4e8a250;
t_2 %join;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55c5c4e673a0;
T_4 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55c5c4e89d90_0, 0, 9;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c5c4de54f0_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55c5c4e89e70_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c5c4e89f50_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c5c4e8a010_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c5c4e8a0f0_0, 0, 2;
    %end;
    .thread T_4, $init;
    .scope S_0x55c5c4e673a0;
T_5 ;
    %wait E_0x55c5c4db6b00;
    %load/vec4 v0x55c5c4e8a010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55c5c4e8a010_0, 0;
    %jmp T_5.8;
T_5.0 ;
    %load/vec4 v0x55c5c4e8a0f0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x55c5c4e61450_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55c5c4e8a0f0_0, 0;
    %load/vec4 v0x55c5c4e8a0f0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_5.9, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55c5c4e8a010_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55c5c4e8a0f0_0, 0;
T_5.9 ;
    %jmp T_5.8;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c5c4e89f50_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55c5c4e89d90_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55c5c4de54f0_0, 0;
    %load/vec4 v0x55c5c4e61450_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.11, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55c5c4e8a010_0, 0;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55c5c4e8a010_0, 0;
T_5.12 ;
    %jmp T_5.8;
T_5.2 ;
    %load/vec4 v0x55c5c4e89d90_0;
    %pad/u 32;
    %cmpi/e 216, 0, 32;
    %jmp/0xz  T_5.13, 4;
    %load/vec4 v0x55c5c4e61450_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.15, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55c5c4e89d90_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55c5c4e8a010_0, 0;
    %jmp T_5.16;
T_5.15 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55c5c4e8a010_0, 0;
T_5.16 ;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v0x55c5c4e89d90_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x55c5c4e89d90_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55c5c4e8a010_0, 0;
T_5.14 ;
    %jmp T_5.8;
T_5.3 ;
    %load/vec4 v0x55c5c4e89d90_0;
    %pad/u 32;
    %cmpi/u 433, 0, 32;
    %jmp/0xz  T_5.17, 5;
    %load/vec4 v0x55c5c4e89d90_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x55c5c4e89d90_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55c5c4e8a010_0, 0;
    %jmp T_5.18;
T_5.17 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55c5c4e89d90_0, 0;
    %load/vec4 v0x55c5c4e61450_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x55c5c4de54f0_0;
    %assign/vec4/off/d v0x55c5c4e89e70_0, 4, 5;
    %load/vec4 v0x55c5c4de54f0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_5.19, 5;
    %load/vec4 v0x55c5c4de54f0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55c5c4de54f0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55c5c4e8a010_0, 0;
    %jmp T_5.20;
T_5.19 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55c5c4de54f0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55c5c4e8a010_0, 0;
T_5.20 ;
T_5.18 ;
    %jmp T_5.8;
T_5.4 ;
    %load/vec4 v0x55c5c4e89d90_0;
    %pad/u 32;
    %cmpi/u 433, 0, 32;
    %jmp/0xz  T_5.21, 5;
    %load/vec4 v0x55c5c4e89d90_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x55c5c4e89d90_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55c5c4e8a010_0, 0;
    %jmp T_5.22;
T_5.21 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55c5c4e89d90_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55c5c4e8a010_0, 0;
T_5.22 ;
    %jmp T_5.8;
T_5.5 ;
    %load/vec4 v0x55c5c4e89d90_0;
    %pad/u 32;
    %cmpi/u 216, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_5.23, 5;
    %load/vec4 v0x55c5c4e89d90_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x55c5c4e89d90_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55c5c4e8a010_0, 0;
    %jmp T_5.24;
T_5.23 ;
    %load/vec4 v0x55c5c4e61450_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.25, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55c5c4e89d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c5c4e89f50_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55c5c4e8a010_0, 0;
    %jmp T_5.26;
T_5.25 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55c5c4e8a010_0, 0;
T_5.26 ;
T_5.24 ;
    %jmp T_5.8;
T_5.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55c5c4e8a010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c5c4e89f50_0, 0;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55c5c4ddb400;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c5c4e8bda0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55c5c4e8c610_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c5c4e8c6e0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c5c4e8bfe0_0, 0, 4;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x55c5c4e8bab0_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c5c4e8bbe0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c5c4e8cb40_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55c5c4e8ca80_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c5c4e8bcc0_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55c5c4e8c2d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55c5c4e8b870_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c5c4e8b9f0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c5c4e8c370_0, 0, 4;
    %end;
    .thread T_6, $init;
    .scope S_0x55c5c4ddb400;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c5c4e8b7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c5c4e8bda0_0, 0, 1;
    %pushi/vec4 1000000, 0, 32;
    %store/vec4 v0x55c5c4e8bf20_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c5c4e8bda0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c5c4e8bda0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c5c4e8bda0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x55c5c4ddb400;
T_8 ;
    %delay 10000, 0;
    %load/vec4 v0x55c5c4e8b7b0_0;
    %inv;
    %store/vec4 v0x55c5c4e8b7b0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55c5c4ddb400;
T_9 ;
    %pushi/vec4 193, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c7b0, 0, 4;
    %pushi/vec4 193, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c7b0, 0, 4;
    %pushi/vec4 161, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c7b0, 0, 4;
    %pushi/vec4 178, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c7b0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c7b0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c7b0, 0, 4;
    %pushi/vec4 3, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c7b0, 0, 4;
    %pushi/vec4 4, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c7b0, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c7b0, 0, 4;
    %pushi/vec4 6, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c7b0, 0, 4;
    %pushi/vec4 193, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c7b0, 0, 4;
    %pushi/vec4 7, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c7b0, 0, 4;
    %pushi/vec4 8, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c7b0, 0, 4;
    %pushi/vec4 9, 0, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c7b0, 0, 4;
    %pushi/vec4 16, 0, 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c7b0, 0, 4;
    %pushi/vec4 17, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c7b0, 0, 4;
    %pushi/vec4 18, 0, 8;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c7b0, 0, 4;
    %pushi/vec4 19, 0, 8;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c7b0, 0, 4;
    %pushi/vec4 20, 0, 8;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c7b0, 0, 4;
    %pushi/vec4 21, 0, 8;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c7b0, 0, 4;
    %pushi/vec4 22, 0, 8;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c7b0, 0, 4;
    %pushi/vec4 23, 0, 8;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c7b0, 0, 4;
    %pushi/vec4 24, 0, 8;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c7b0, 0, 4;
    %pushi/vec4 25, 0, 8;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c7b0, 0, 4;
    %pushi/vec4 32, 0, 8;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c7b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c7b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c7b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c7b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c7b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c7b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c7b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c7b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c7b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c7b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c7b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c7b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c7b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c7b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c7b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c7b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 40, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c7b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 41, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c7b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 42, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c7b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 43, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c7b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 44, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c7b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 45, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c7b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 46, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c7b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 47, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c7b0, 0, 4;
    %pushi/vec4 225, 0, 8;
    %ix/load 3, 48, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c7b0, 0, 4;
    %pushi/vec4 242, 0, 8;
    %ix/load 3, 49, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c7b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 50, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c7b0, 0, 4;
    %pushi/vec4 193, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c850, 0, 4;
    %pushi/vec4 193, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c850, 0, 4;
    %pushi/vec4 162, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c850, 0, 4;
    %pushi/vec4 179, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c850, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c850, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c850, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c850, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c850, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c850, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c850, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c850, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c850, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c850, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c850, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c850, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c850, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c850, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c850, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c850, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c850, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c850, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c850, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c850, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c850, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c850, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c850, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c850, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c850, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c850, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c850, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c850, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c850, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c850, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c850, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c850, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c850, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c850, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c850, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c850, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c850, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 40, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c850, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 41, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c850, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 42, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c850, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 43, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c850, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 44, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c850, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 45, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c850, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 46, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c850, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 47, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c850, 0, 4;
    %pushi/vec4 226, 0, 8;
    %ix/load 3, 48, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c850, 0, 4;
    %pushi/vec4 243, 0, 8;
    %ix/load 3, 49, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c850, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 50, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c850, 0, 4;
    %pushi/vec4 193, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c8f0, 0, 4;
    %pushi/vec4 193, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c8f0, 0, 4;
    %pushi/vec4 163, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c8f0, 0, 4;
    %pushi/vec4 180, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c8f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c8f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c8f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c8f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c8f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c8f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c8f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c8f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c8f0, 0, 4;
    %pushi/vec4 193, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c8f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c8f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c8f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c8f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c8f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c8f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c8f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c8f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c8f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c8f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c8f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c8f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c8f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c8f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c8f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c8f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c8f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c8f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c8f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c8f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c8f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c8f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c8f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c8f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c8f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c8f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c8f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c8f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 40, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c8f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 41, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c8f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 42, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c8f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 43, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c8f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 44, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c8f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 45, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c8f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 46, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c8f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 47, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c8f0, 0, 4;
    %pushi/vec4 227, 0, 8;
    %ix/load 3, 48, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c8f0, 0, 4;
    %pushi/vec4 244, 0, 8;
    %ix/load 3, 49, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c8f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 50, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c5c4e8c8f0, 0, 4;
    %end;
    .thread T_9;
    .scope S_0x55c5c4ddb400;
T_10 ;
    %wait E_0x55c5c4db6b00;
    %load/vec4 v0x55c5c4e8bfe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %jmp T_10.3;
T_10.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c5c4e8c6e0_0, 0;
    %load/vec4 v0x55c5c4e8bbe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c5c4e8bbe0_0, 0;
    %jmp T_10.8;
T_10.4 ;
    %ix/getv 4, v0x55c5c4e8bab0_0;
    %load/vec4a v0x55c5c4e8c7b0, 4;
    %assign/vec4 v0x55c5c4e8c610_0, 0;
    %jmp T_10.8;
T_10.5 ;
    %ix/getv 4, v0x55c5c4e8bab0_0;
    %load/vec4a v0x55c5c4e8c850, 4;
    %assign/vec4 v0x55c5c4e8c610_0, 0;
    %jmp T_10.8;
T_10.6 ;
    %ix/getv 4, v0x55c5c4e8bab0_0;
    %load/vec4a v0x55c5c4e8c8f0, 4;
    %assign/vec4 v0x55c5c4e8c610_0, 0;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
    %load/vec4 v0x55c5c4e8bfe0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55c5c4e8bfe0_0, 0;
    %jmp T_10.3;
T_10.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c5c4e8c6e0_0, 0;
    %load/vec4 v0x55c5c4e8bab0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55c5c4e8bab0_0, 0;
    %load/vec4 v0x55c5c4e8bfe0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55c5c4e8bfe0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x55c5c4e8c9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.9, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c5c4e8bfe0_0, 0;
    %load/vec4 v0x55c5c4e8bab0_0;
    %pad/u 32;
    %cmpi/e 51, 0, 32;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55c5c4e8bab0_0, 0, 8;
    %load/vec4 v0x55c5c4e8bbe0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55c5c4e8bbe0_0, 0;
    %load/vec4 v0x55c5c4e8bbe0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_10.13, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c5c4e8bbe0_0, 0;
T_10.13 ;
T_10.11 ;
T_10.9 ;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55c5c4ddb400;
T_11 ;
    %wait E_0x55c5c4db6b00;
    %load/vec4 v0x55c5c4e8cb40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c5c4e8cb40_0, 0;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0x55c5c4e8c0c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %jmp T_11.7;
T_11.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c5c4e8b9f0_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x55c5c4e8c370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c5c4e8c370_0, 0;
    %jmp T_11.11;
T_11.8 ;
    %load/vec4 v0x55c5c4e8be60_0;
    %cmpi/ne 193, 0, 8;
    %jmp/0xz  T_11.12, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c5c4e8c370_0, 0;
    %jmp T_11.13;
T_11.12 ;
    %load/vec4 v0x55c5c4e8c370_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55c5c4e8c370_0, 0;
T_11.13 ;
    %jmp T_11.11;
T_11.9 ;
    %load/vec4 v0x55c5c4e8be60_0;
    %cmpi/ne 193, 0, 8;
    %jmp/0xz  T_11.14, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c5c4e8c370_0, 0;
    %jmp T_11.15;
T_11.14 ;
    %load/vec4 v0x55c5c4e8c370_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55c5c4e8c370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c5c4e8b9f0_0, 0;
    %pushi/vec4 193, 0, 8;
    %assign/vec4 v0x55c5c4e8b870_0, 0;
    %load/vec4 v0x55c5c4e8ca80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55c5c4e8ca80_0, 0;
    %load/vec4 v0x55c5c4e8cb40_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55c5c4e8cb40_0, 0;
T_11.15 ;
    %jmp T_11.11;
T_11.11 ;
    %pop/vec4 1;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
    %jmp T_11.4;
T_11.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c5c4e8c370_0, 0;
    %pushi/vec4 193, 0, 8;
    %assign/vec4 v0x55c5c4e8b870_0, 0;
    %load/vec4 v0x55c5c4e8ca80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55c5c4e8ca80_0, 0;
    %load/vec4 v0x55c5c4e8cb40_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55c5c4e8cb40_0, 0;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x55c5c4e8c0c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %jmp T_11.18;
T_11.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c5c4e8b9f0_0, 0;
    %load/vec4 v0x55c5c4e8ca80_0;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_11.19, 6;
    %jmp T_11.20;
T_11.19 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c5c4e8ca80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c5c4e8cb40_0, 0;
    %jmp T_11.20;
T_11.20 ;
    %pop/vec4 1;
    %jmp T_11.18;
T_11.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c5c4e8b9f0_0, 0;
    %load/vec4 v0x55c5c4e8be60_0;
    %assign/vec4 v0x55c5c4e8b870_0, 0;
    %load/vec4 v0x55c5c4e8ca80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55c5c4e8ca80_0, 0;
    %jmp T_11.18;
T_11.18 ;
    %pop/vec4 1;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55c5c4ddb400;
T_12 ;
    %wait E_0x55c5c4db6b00;
T_12.0 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55c5c4e8bf20_0;
    %cmp/s;
    %jmp/0xz T_12.1, 5;
    %wait E_0x55c5c4db6b00;
    %load/vec4 v0x55c5c4e8bf20_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x55c5c4e8bf20_0, 0;
    %jmp T_12.0;
T_12.1 ;
    %vpi_call/w 2 478 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x55c5c4ddb400;
T_13 ;
    %vpi_call/w 2 484 "$dumpfile", "bins.vcd" {0 0 0};
    %vpi_call/w 2 485 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55c5c4ddb400 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x55c5c4e8cc60;
T_14 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55c5c4e8da30_0, 0, 3;
    %end;
    .thread T_14, $init;
    .scope S_0x55c5c4e8cc60;
T_15 ;
    %wait E_0x55c5c4e6baf0;
    %load/vec4 v0x55c5c4e8d8b0_0;
    %load/vec4 v0x55c5c4e8da30_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55c5c4e8da30_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55c5c4ddc4e0;
T_16 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55c5c4e8e7d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c5c4e8e730_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c5c4e8edb0_0, 0, 4;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x55c5c4e8ebc0_0, 0, 11;
    %end;
    .thread T_16, $init;
    .scope S_0x55c5c4ddc4e0;
T_17 ;
    %wait E_0x55c5c4e6baf0;
    %fork t_5, S_0x55c5c4e8db90;
    %jmp t_4;
    .scope S_0x55c5c4e8db90;
t_5 ;
    %load/vec4 v0x55c5c4e8e7d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 216, 0, 8;
    %assign/vec4 v0x55c5c4e8e7d0_0, 0;
    %load/vec4 v0x55c5c4e8e730_0;
    %inv;
    %assign/vec4 v0x55c5c4e8e730_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55c5c4e8e7d0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x55c5c4e8e7d0_0, 0;
T_17.1 ;
    %end;
    .scope S_0x55c5c4ddc4e0;
t_4 %join;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55c5c4ddc4e0;
T_18 ;
    %wait E_0x55c5c4deb560;
    %fork t_7, S_0x55c5c4e8dd10;
    %jmp t_6;
    .scope S_0x55c5c4e8dd10;
t_7 ;
    %load/vec4 v0x55c5c4e8e5c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x55c5c4e8ebc0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c5c4e8edb0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x55c5c4e8edb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_18.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_18.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_18.12, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c5c4e8edb0_0, 0;
    %jmp T_18.14;
T_18.2 ;
    %load/vec4 v0x55c5c4e8e660_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.15, 8;
    %load/vec4 v0x55c5c4e8e660_0;
    %concati/vec4 0, 0, 10;
    %assign/vec4 v0x55c5c4e8ebc0_0, 0;
    %load/vec4 v0x55c5c4e8edb0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55c5c4e8edb0_0, 0;
T_18.15 ;
    %jmp T_18.14;
T_18.3 ;
    %load/vec4 v0x55c5c4e8e660_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c5c4e8ebc0_0, 4, 5;
    %load/vec4 v0x55c5c4e8edb0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55c5c4e8edb0_0, 0;
    %jmp T_18.14;
T_18.4 ;
    %load/vec4 v0x55c5c4e8e660_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c5c4e8ebc0_0, 4, 5;
    %load/vec4 v0x55c5c4e8edb0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55c5c4e8edb0_0, 0;
    %jmp T_18.14;
T_18.5 ;
    %load/vec4 v0x55c5c4e8e660_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c5c4e8ebc0_0, 4, 5;
    %load/vec4 v0x55c5c4e8edb0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55c5c4e8edb0_0, 0;
    %jmp T_18.14;
T_18.6 ;
    %load/vec4 v0x55c5c4e8e660_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c5c4e8ebc0_0, 4, 5;
    %load/vec4 v0x55c5c4e8edb0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55c5c4e8edb0_0, 0;
    %jmp T_18.14;
T_18.7 ;
    %load/vec4 v0x55c5c4e8e660_0;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c5c4e8ebc0_0, 4, 5;
    %load/vec4 v0x55c5c4e8edb0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55c5c4e8edb0_0, 0;
    %jmp T_18.14;
T_18.8 ;
    %load/vec4 v0x55c5c4e8e660_0;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c5c4e8ebc0_0, 4, 5;
    %load/vec4 v0x55c5c4e8edb0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55c5c4e8edb0_0, 0;
    %jmp T_18.14;
T_18.9 ;
    %load/vec4 v0x55c5c4e8e660_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c5c4e8ebc0_0, 4, 5;
    %load/vec4 v0x55c5c4e8edb0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55c5c4e8edb0_0, 0;
    %jmp T_18.14;
T_18.10 ;
    %load/vec4 v0x55c5c4e8e660_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c5c4e8ebc0_0, 4, 5;
    %load/vec4 v0x55c5c4e8edb0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55c5c4e8edb0_0, 0;
    %jmp T_18.14;
T_18.11 ;
    %load/vec4 v0x55c5c4e8e660_0;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c5c4e8ebc0_0, 4, 5;
    %load/vec4 v0x55c5c4e8edb0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55c5c4e8edb0_0, 0;
    %jmp T_18.14;
T_18.12 ;
    %load/vec4 v0x55c5c4e8e660_0;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c5c4e8ebc0_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c5c4e8edb0_0, 0;
    %jmp T_18.14;
T_18.14 ;
    %pop/vec4 1;
T_18.1 ;
    %end;
    .scope S_0x55c5c4ddc4e0;
t_6 %join;
    %jmp T_18;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "bins_tb.sv";
    "./UART_RX.sv";
    "./uart_tx_bins.sv";
    "./uart_rx_bins.sv";
    "./RXMajority3Filter.sv";
