$date
	Tue Jan 20 21:17:49 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 32 ! w_data1 [31:0] $end
$var wire 32 " w_data0 [31:0] $end
$var wire 1 # s_rsn $end
$var wire 1 $ s_clk $end
$var reg 32 % r_data2 [31:0] $end
$var reg 5 & r_reg0 [4:0] $end
$var reg 5 ' r_reg1 [4:0] $end
$var reg 5 ( r_reg2 [4:0] $end
$scope module UTOP $end
$var wire 32 ) i_data2 [31:0] $end
$var wire 5 * i_reg0 [4:0] $end
$var wire 5 + i_reg1 [4:0] $end
$var wire 5 , i_reg2 [4:0] $end
$var wire 1 # i_rsn $end
$var wire 1 $ i_clk $end
$var reg 32 - o_data0 [31:0] $end
$var reg 32 . o_data1 [31:0] $end
$var integer 32 / i [31:0] $end
$upscope $end
$scope module U_RST_CLK $end
$var wire 1 $ o_CLK $end
$var wire 1 # o_RSTn $end
$var reg 1 0 clk $end
$var reg 1 1 rst_n $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x1
x0
bx /
bx .
bx -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
b0 %
x$
x#
bx "
bx !
$end
#31000
1#
11
#61000
b0 !
b0 .
b0 "
b0 -
b100001 /
0$
00
0#
01
#65000
b100001 /
1$
10
#70000
0$
00
#75000
b100001 /
1$
10
#80000
0$
00
#85000
b100001 /
1$
10
#90000
0$
00
#95000
b100001 /
1$
10
#100000
0$
00
#105000
1#
11
b100001 /
1$
10
#110000
0$
00
#115000
b10101010101110111100110011011101 %
b10101010101110111100110011011101 )
b10 (
b10 ,
1$
10
#120000
0$
00
#125000
1$
10
#126000
b10 &
b10 *
b10001001000100011001101000100 %
b10001001000100011001101000100 )
b101 (
b101 ,
#130000
0$
00
#135000
b10101010101110111100110011011101 "
b10101010101110111100110011011101 -
1$
10
#136000
b101 &
b101 *
b0 %
b0 )
b0 (
b0 ,
#140000
0$
00
#145000
b10001001000100011001101000100 "
b10001001000100011001101000100 -
1$
10
#146000
b11111111111111111111111111111111 %
b11111111111111111111111111111111 )
#150000
0$
00
#155000
1$
10
#156000
b0 &
b0 *
#160000
0$
00
#165000
b0 "
b0 -
1$
10
#166000
b1 '
b1 +
b11111 &
b11111 *
#170000
0$
00
#175000
1$
10
#180000
0$
00
#185000
1$
10
#190000
0$
00
#195000
1$
10
#200000
0$
00
#205000
1$
10
#210000
0$
00
#215000
1$
10
#220000
0$
00
#225000
1$
10
