 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : AES_Encryption
Version: O-2018.06-SP1
Date   : Mon Sep  8 11:05:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt0p8v25c   Library: saed14lvt_base_tt0p8v25c
Wire Load Model Mode: top

  Startpoint: key_in[1] (input port clocked by clk)
  Endpoint: gen_key_expansion[1].key_exp_inst/DUT/Q_reg[122]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  key_in[1] (in)                                          0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/key_in[1] (KeyExpansion_01)
                                                          0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/a[1] (Sbox_0)
                                                          0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U522/X (SAEDLVT14_INV_1)
                                                          0.01       0.11 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U512/X (SAEDLVT14_NR2_MM_1)
                                                          0.06       0.17 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U500/X (SAEDLVT14_ND2_CDC_1)
                                                          0.11       0.28 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U411/X (SAEDLVT14_BUF_S_1)
                                                          0.06       0.34 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U190/X (SAEDLVT14_INV_1)
                                                          0.12       0.47 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U10/X (SAEDLVT14_NR2_MM_1)
                                                          0.07       0.54 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U262/X (SAEDLVT14_NR2_MM_1)
                                                          0.02       0.56 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U261/X (SAEDLVT14_OR4_1)
                                                          0.02       0.59 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U126/X (SAEDLVT14_OR4_1)
                                                          0.02       0.61 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U99/X (SAEDLVT14_OR3_1)
                                                          0.02       0.63 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U37/X (SAEDLVT14_OR4_1)
                                                          0.02       0.65 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U98/X (SAEDLVT14_AO21_1)
                                                          0.02       0.67 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U97/X (SAEDLVT14_AO221_0P5)
                                                          0.02       0.69 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U31/X (SAEDLVT14_OR4_1)
                                                          0.03       0.72 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/b[2] (Sbox_0)
                                                          0.00       0.72 r
  gen_key_expansion[1].key_exp_inst/U60/X (SAEDLVT14_EO2_1)
                                                          0.04       0.75 r
  gen_key_expansion[1].key_exp_inst/U28/X (SAEDLVT14_EO2_1)
                                                          0.04       0.79 f
  gen_key_expansion[1].key_exp_inst/U96/X (SAEDLVT14_EO2_1)
                                                          0.03       0.82 r
  gen_key_expansion[1].key_exp_inst/DUT/D[122] (DFF_128_49)
                                                          0.00       0.82 r
  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[122]/D (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[122]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.90 r
  library setup time                                     -0.01       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: key_in[25] (input port clocked by clk)
  Endpoint: gen_key_expansion[1].key_exp_inst/DUT/Q_reg[114]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  key_in[25] (in)                                         0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/key_in[25] (KeyExpansion_01)
                                                          0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/a[1] (Sbox_197)
                                                          0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U522/X (SAEDLVT14_INV_1)
                                                          0.01       0.11 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U512/X (SAEDLVT14_NR2_MM_1)
                                                          0.06       0.17 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U500/X (SAEDLVT14_ND2_CDC_1)
                                                          0.11       0.28 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U411/X (SAEDLVT14_BUF_S_1)
                                                          0.06       0.34 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U190/X (SAEDLVT14_INV_1)
                                                          0.12       0.47 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U10/X (SAEDLVT14_NR2_MM_1)
                                                          0.07       0.54 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U262/X (SAEDLVT14_NR2_MM_1)
                                                          0.02       0.56 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U261/X (SAEDLVT14_OR4_1)
                                                          0.02       0.59 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U126/X (SAEDLVT14_OR4_1)
                                                          0.02       0.61 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U99/X (SAEDLVT14_OR3_1)
                                                          0.02       0.63 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U37/X (SAEDLVT14_OR4_1)
                                                          0.02       0.65 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U98/X (SAEDLVT14_AO21_1)
                                                          0.02       0.67 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U97/X (SAEDLVT14_AO221_0P5)
                                                          0.02       0.69 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U31/X (SAEDLVT14_OR4_1)
                                                          0.03       0.72 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/b[2] (Sbox_197)
                                                          0.00       0.72 r
  gen_key_expansion[1].key_exp_inst/U53/X (SAEDLVT14_EO2_1)
                                                          0.04       0.75 r
  gen_key_expansion[1].key_exp_inst/U21/X (SAEDLVT14_EO2_1)
                                                          0.04       0.79 f
  gen_key_expansion[1].key_exp_inst/U89/X (SAEDLVT14_EO2_1)
                                                          0.03       0.82 r
  gen_key_expansion[1].key_exp_inst/DUT/D[114] (DFF_128_49)
                                                          0.00       0.82 r
  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[114]/D (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[114]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.90 r
  library setup time                                     -0.01       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: key_in[17] (input port clocked by clk)
  Endpoint: gen_key_expansion[1].key_exp_inst/DUT/Q_reg[106]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  key_in[17] (in)                                         0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/key_in[17] (KeyExpansion_01)
                                                          0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/a[1] (Sbox_198)
                                                          0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U522/X (SAEDLVT14_INV_1)
                                                          0.01       0.11 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U512/X (SAEDLVT14_NR2_MM_1)
                                                          0.06       0.17 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U500/X (SAEDLVT14_ND2_CDC_1)
                                                          0.11       0.28 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U411/X (SAEDLVT14_BUF_S_1)
                                                          0.06       0.34 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U190/X (SAEDLVT14_INV_1)
                                                          0.12       0.47 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U10/X (SAEDLVT14_NR2_MM_1)
                                                          0.07       0.54 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U262/X (SAEDLVT14_NR2_MM_1)
                                                          0.02       0.56 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U261/X (SAEDLVT14_OR4_1)
                                                          0.02       0.59 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U126/X (SAEDLVT14_OR4_1)
                                                          0.02       0.61 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U99/X (SAEDLVT14_OR3_1)
                                                          0.02       0.63 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U37/X (SAEDLVT14_OR4_1)
                                                          0.02       0.65 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U98/X (SAEDLVT14_AO21_1)
                                                          0.02       0.67 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U97/X (SAEDLVT14_AO221_0P5)
                                                          0.02       0.69 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U31/X (SAEDLVT14_OR4_1)
                                                          0.03       0.72 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/b[2] (Sbox_198)
                                                          0.00       0.72 r
  gen_key_expansion[1].key_exp_inst/U46/X (SAEDLVT14_EO2_1)
                                                          0.04       0.75 r
  gen_key_expansion[1].key_exp_inst/U14/X (SAEDLVT14_EO2_1)
                                                          0.04       0.79 f
  gen_key_expansion[1].key_exp_inst/U82/X (SAEDLVT14_EO2_1)
                                                          0.03       0.82 r
  gen_key_expansion[1].key_exp_inst/DUT/D[106] (DFF_128_49)
                                                          0.00       0.82 r
  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[106]/D (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[106]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.90 r
  library setup time                                     -0.01       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: key_in[9] (input port clocked by clk)
  Endpoint: gen_key_expansion[1].key_exp_inst/DUT/Q_reg[98]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  key_in[9] (in)                                          0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/key_in[9] (KeyExpansion_01)
                                                          0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/a[1] (Sbox_199)
                                                          0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U522/X (SAEDLVT14_INV_1)
                                                          0.01       0.11 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U512/X (SAEDLVT14_NR2_MM_1)
                                                          0.06       0.17 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U500/X (SAEDLVT14_ND2_CDC_1)
                                                          0.11       0.28 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U411/X (SAEDLVT14_BUF_S_1)
                                                          0.06       0.34 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U190/X (SAEDLVT14_INV_1)
                                                          0.12       0.47 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U10/X (SAEDLVT14_NR2_MM_1)
                                                          0.07       0.54 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U262/X (SAEDLVT14_NR2_MM_1)
                                                          0.02       0.56 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U261/X (SAEDLVT14_OR4_1)
                                                          0.02       0.59 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U126/X (SAEDLVT14_OR4_1)
                                                          0.02       0.61 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U99/X (SAEDLVT14_OR3_1)
                                                          0.02       0.63 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U37/X (SAEDLVT14_OR4_1)
                                                          0.02       0.65 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U98/X (SAEDLVT14_AO21_1)
                                                          0.02       0.67 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U97/X (SAEDLVT14_AO221_0P5)
                                                          0.02       0.69 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U31/X (SAEDLVT14_OR4_1)
                                                          0.03       0.72 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/b[2] (Sbox_199)
                                                          0.00       0.72 r
  gen_key_expansion[1].key_exp_inst/U39/X (SAEDLVT14_EO2_1)
                                                          0.04       0.75 r
  gen_key_expansion[1].key_exp_inst/U7/X (SAEDLVT14_EO2_1)
                                                          0.04       0.79 f
  gen_key_expansion[1].key_exp_inst/U75/X (SAEDLVT14_EO2_1)
                                                          0.03       0.82 r
  gen_key_expansion[1].key_exp_inst/DUT/D[98] (DFF_128_49)
                                                          0.00       0.82 r
  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[98]/D (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[98]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.90 r
  library setup time                                     -0.01       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: key_in[7] (input port clocked by clk)
  Endpoint: gen_key_expansion[1].key_exp_inst/DUT/Q_reg[120]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  key_in[7] (in)                                          0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/key_in[7] (KeyExpansion_01)
                                                          0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/a[7] (Sbox_0)
                                                          0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U519/X (SAEDLVT14_INV_1)
                                                          0.01       0.11 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U470/X (SAEDLVT14_NR2_MM_1)
                                                          0.06       0.17 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U472/X (SAEDLVT14_ND2_CDC_1)
                                                          0.15       0.32 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U398/X (SAEDLVT14_BUF_S_1)
                                                          0.09       0.41 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U105/X (SAEDLVT14_INV_1)
                                                          0.12       0.53 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U46/X (SAEDLVT14_NR2_MM_1)
                                                          0.06       0.58 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U384/X (SAEDLVT14_AOI21_0P5)
                                                          0.02       0.61 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U383/X (SAEDLVT14_AO221_0P5)
                                                          0.03       0.64 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U156/X (SAEDLVT14_OR4_1)
                                                          0.03       0.67 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U101/X (SAEDLVT14_OR3_1)
                                                          0.02       0.68 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U53/X (SAEDLVT14_OR4_1)
                                                          0.02       0.70 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/b[0] (Sbox_0)
                                                          0.00       0.70 r
  gen_key_expansion[1].key_exp_inst/U4/X (SAEDLVT14_INV_1)
                                                          0.02       0.72 f
  gen_key_expansion[1].key_exp_inst/U69/X (SAEDLVT14_EO2_1)
                                                          0.03       0.75 r
  gen_key_expansion[1].key_exp_inst/U37/X (SAEDLVT14_EO2_1)
                                                          0.04       0.79 f
  gen_key_expansion[1].key_exp_inst/U73/X (SAEDLVT14_EO2_1)
                                                          0.03       0.82 r
  gen_key_expansion[1].key_exp_inst/DUT/D[120] (DFF_128_49)
                                                          0.00       0.82 r
  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[120]/D (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[120]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.90 r
  library setup time                                     -0.01       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: key_in[31] (input port clocked by clk)
  Endpoint: gen_key_expansion[1].key_exp_inst/DUT/Q_reg[112]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  key_in[31] (in)                                         0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/key_in[31] (KeyExpansion_01)
                                                          0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/a[7] (Sbox_197)
                                                          0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U519/X (SAEDLVT14_INV_1)
                                                          0.01       0.11 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U470/X (SAEDLVT14_NR2_MM_1)
                                                          0.06       0.17 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U472/X (SAEDLVT14_ND2_CDC_1)
                                                          0.15       0.32 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U398/X (SAEDLVT14_BUF_S_1)
                                                          0.09       0.41 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U105/X (SAEDLVT14_INV_1)
                                                          0.12       0.53 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U46/X (SAEDLVT14_NR2_MM_1)
                                                          0.06       0.58 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U384/X (SAEDLVT14_AOI21_0P5)
                                                          0.02       0.61 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U383/X (SAEDLVT14_AO221_0P5)
                                                          0.03       0.64 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U156/X (SAEDLVT14_OR4_1)
                                                          0.03       0.67 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U101/X (SAEDLVT14_OR3_1)
                                                          0.02       0.68 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U53/X (SAEDLVT14_OR4_1)
                                                          0.02       0.70 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/b[0] (Sbox_197)
                                                          0.00       0.70 r
  gen_key_expansion[1].key_exp_inst/U3/X (SAEDLVT14_INV_1)
                                                          0.02       0.72 f
  gen_key_expansion[1].key_exp_inst/U68/X (SAEDLVT14_EO2_1)
                                                          0.03       0.75 r
  gen_key_expansion[1].key_exp_inst/U36/X (SAEDLVT14_EO2_1)
                                                          0.04       0.79 f
  gen_key_expansion[1].key_exp_inst/U72/X (SAEDLVT14_EO2_1)
                                                          0.03       0.82 r
  gen_key_expansion[1].key_exp_inst/DUT/D[112] (DFF_128_49)
                                                          0.00       0.82 r
  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[112]/D (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[112]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.90 r
  library setup time                                     -0.01       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: key_in[23] (input port clocked by clk)
  Endpoint: gen_key_expansion[1].key_exp_inst/DUT/Q_reg[104]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  key_in[23] (in)                                         0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/key_in[23] (KeyExpansion_01)
                                                          0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/a[7] (Sbox_198)
                                                          0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U519/X (SAEDLVT14_INV_1)
                                                          0.01       0.11 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U470/X (SAEDLVT14_NR2_MM_1)
                                                          0.06       0.17 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U472/X (SAEDLVT14_ND2_CDC_1)
                                                          0.15       0.32 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U398/X (SAEDLVT14_BUF_S_1)
                                                          0.09       0.41 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U105/X (SAEDLVT14_INV_1)
                                                          0.12       0.53 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U46/X (SAEDLVT14_NR2_MM_1)
                                                          0.06       0.58 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U384/X (SAEDLVT14_AOI21_0P5)
                                                          0.02       0.61 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U383/X (SAEDLVT14_AO221_0P5)
                                                          0.03       0.64 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U156/X (SAEDLVT14_OR4_1)
                                                          0.03       0.67 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U101/X (SAEDLVT14_OR3_1)
                                                          0.02       0.68 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U53/X (SAEDLVT14_OR4_1)
                                                          0.02       0.70 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/b[0] (Sbox_198)
                                                          0.00       0.70 r
  gen_key_expansion[1].key_exp_inst/U2/X (SAEDLVT14_INV_1)
                                                          0.02       0.72 f
  gen_key_expansion[1].key_exp_inst/U67/X (SAEDLVT14_EO2_1)
                                                          0.03       0.75 r
  gen_key_expansion[1].key_exp_inst/U35/X (SAEDLVT14_EO2_1)
                                                          0.04       0.79 f
  gen_key_expansion[1].key_exp_inst/U71/X (SAEDLVT14_EO2_1)
                                                          0.03       0.82 r
  gen_key_expansion[1].key_exp_inst/DUT/D[104] (DFF_128_49)
                                                          0.00       0.82 r
  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[104]/D (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[104]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.90 r
  library setup time                                     -0.01       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: key_in[15] (input port clocked by clk)
  Endpoint: gen_key_expansion[1].key_exp_inst/DUT/Q_reg[96]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  key_in[15] (in)                                         0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/key_in[15] (KeyExpansion_01)
                                                          0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/a[7] (Sbox_199)
                                                          0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U519/X (SAEDLVT14_INV_1)
                                                          0.01       0.11 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U470/X (SAEDLVT14_NR2_MM_1)
                                                          0.06       0.17 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U472/X (SAEDLVT14_ND2_CDC_1)
                                                          0.15       0.32 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U398/X (SAEDLVT14_BUF_S_1)
                                                          0.09       0.41 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U105/X (SAEDLVT14_INV_1)
                                                          0.12       0.53 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U46/X (SAEDLVT14_NR2_MM_1)
                                                          0.06       0.58 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U384/X (SAEDLVT14_AOI21_0P5)
                                                          0.02       0.61 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U383/X (SAEDLVT14_AO221_0P5)
                                                          0.03       0.64 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U156/X (SAEDLVT14_OR4_1)
                                                          0.03       0.67 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U101/X (SAEDLVT14_OR3_1)
                                                          0.02       0.68 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U53/X (SAEDLVT14_OR4_1)
                                                          0.02       0.70 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/b[0] (Sbox_199)
                                                          0.00       0.70 r
  gen_key_expansion[1].key_exp_inst/U1/X (SAEDLVT14_INV_1)
                                                          0.02       0.72 f
  gen_key_expansion[1].key_exp_inst/U66/X (SAEDLVT14_EO2_1)
                                                          0.03       0.75 r
  gen_key_expansion[1].key_exp_inst/U34/X (SAEDLVT14_EO2_1)
                                                          0.04       0.79 f
  gen_key_expansion[1].key_exp_inst/U70/X (SAEDLVT14_EO2_1)
                                                          0.03       0.82 r
  gen_key_expansion[1].key_exp_inst/DUT/D[96] (DFF_128_49)
                                                          0.00       0.82 r
  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[96]/D (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[96]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.90 r
  library setup time                                     -0.01       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: key_in[7] (input port clocked by clk)
  Endpoint: gen_key_expansion[1].key_exp_inst/DUT/Q_reg[126]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  key_in[7] (in)                                          0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/key_in[7] (KeyExpansion_01)
                                                          0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/a[7] (Sbox_0)
                                                          0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U519/X (SAEDLVT14_INV_1)
                                                          0.01       0.11 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U470/X (SAEDLVT14_NR2_MM_1)
                                                          0.06       0.17 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U472/X (SAEDLVT14_ND2_CDC_1)
                                                          0.15       0.32 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U398/X (SAEDLVT14_BUF_S_1)
                                                          0.09       0.41 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U105/X (SAEDLVT14_INV_1)
                                                          0.12       0.53 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U46/X (SAEDLVT14_NR2_MM_1)
                                                          0.06       0.58 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U384/X (SAEDLVT14_AOI21_0P5)
                                                          0.02       0.61 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U383/X (SAEDLVT14_AO221_0P5)
                                                          0.03       0.64 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U156/X (SAEDLVT14_OR4_1)
                                                          0.03       0.67 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U74/X (SAEDLVT14_OR4_1)
                                                          0.02       0.68 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U130/X (SAEDLVT14_OR4_1)
                                                          0.02       0.71 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/b[6] (Sbox_0)
                                                          0.00       0.71 r
  gen_key_expansion[1].key_exp_inst/U64/X (SAEDLVT14_EO2_1)
                                                          0.04       0.74 r
  gen_key_expansion[1].key_exp_inst/U32/X (SAEDLVT14_EO2_1)
                                                          0.04       0.78 f
  gen_key_expansion[1].key_exp_inst/U100/X (SAEDLVT14_EO2_1)
                                                          0.03       0.81 r
  gen_key_expansion[1].key_exp_inst/DUT/D[126] (DFF_128_49)
                                                          0.00       0.81 r
  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[126]/D (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[126]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.90 r
  library setup time                                     -0.01       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: key_in[31] (input port clocked by clk)
  Endpoint: gen_key_expansion[1].key_exp_inst/DUT/Q_reg[118]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  key_in[31] (in)                                         0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/key_in[31] (KeyExpansion_01)
                                                          0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/a[7] (Sbox_197)
                                                          0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U519/X (SAEDLVT14_INV_1)
                                                          0.01       0.11 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U470/X (SAEDLVT14_NR2_MM_1)
                                                          0.06       0.17 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U472/X (SAEDLVT14_ND2_CDC_1)
                                                          0.15       0.32 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U398/X (SAEDLVT14_BUF_S_1)
                                                          0.09       0.41 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U105/X (SAEDLVT14_INV_1)
                                                          0.12       0.53 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U46/X (SAEDLVT14_NR2_MM_1)
                                                          0.06       0.58 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U384/X (SAEDLVT14_AOI21_0P5)
                                                          0.02       0.61 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U383/X (SAEDLVT14_AO221_0P5)
                                                          0.03       0.64 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U156/X (SAEDLVT14_OR4_1)
                                                          0.03       0.67 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U74/X (SAEDLVT14_OR4_1)
                                                          0.02       0.68 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U130/X (SAEDLVT14_OR4_1)
                                                          0.02       0.71 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/b[6] (Sbox_197)
                                                          0.00       0.71 r
  gen_key_expansion[1].key_exp_inst/U57/X (SAEDLVT14_EO2_1)
                                                          0.04       0.74 r
  gen_key_expansion[1].key_exp_inst/U25/X (SAEDLVT14_EO2_1)
                                                          0.04       0.78 f
  gen_key_expansion[1].key_exp_inst/U93/X (SAEDLVT14_EO2_1)
                                                          0.03       0.81 r
  gen_key_expansion[1].key_exp_inst/DUT/D[118] (DFF_128_49)
                                                          0.00       0.81 r
  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[118]/D (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[118]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.90 r
  library setup time                                     -0.01       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: key_in[23] (input port clocked by clk)
  Endpoint: gen_key_expansion[1].key_exp_inst/DUT/Q_reg[110]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  key_in[23] (in)                                         0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/key_in[23] (KeyExpansion_01)
                                                          0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/a[7] (Sbox_198)
                                                          0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U519/X (SAEDLVT14_INV_1)
                                                          0.01       0.11 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U470/X (SAEDLVT14_NR2_MM_1)
                                                          0.06       0.17 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U472/X (SAEDLVT14_ND2_CDC_1)
                                                          0.15       0.32 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U398/X (SAEDLVT14_BUF_S_1)
                                                          0.09       0.41 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U105/X (SAEDLVT14_INV_1)
                                                          0.12       0.53 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U46/X (SAEDLVT14_NR2_MM_1)
                                                          0.06       0.58 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U384/X (SAEDLVT14_AOI21_0P5)
                                                          0.02       0.61 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U383/X (SAEDLVT14_AO221_0P5)
                                                          0.03       0.64 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U156/X (SAEDLVT14_OR4_1)
                                                          0.03       0.67 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U74/X (SAEDLVT14_OR4_1)
                                                          0.02       0.68 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U130/X (SAEDLVT14_OR4_1)
                                                          0.02       0.71 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/b[6] (Sbox_198)
                                                          0.00       0.71 r
  gen_key_expansion[1].key_exp_inst/U50/X (SAEDLVT14_EO2_1)
                                                          0.04       0.74 r
  gen_key_expansion[1].key_exp_inst/U18/X (SAEDLVT14_EO2_1)
                                                          0.04       0.78 f
  gen_key_expansion[1].key_exp_inst/U86/X (SAEDLVT14_EO2_1)
                                                          0.03       0.81 r
  gen_key_expansion[1].key_exp_inst/DUT/D[110] (DFF_128_49)
                                                          0.00       0.81 r
  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[110]/D (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[110]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.90 r
  library setup time                                     -0.01       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: key_in[15] (input port clocked by clk)
  Endpoint: gen_key_expansion[1].key_exp_inst/DUT/Q_reg[102]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  key_in[15] (in)                                         0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/key_in[15] (KeyExpansion_01)
                                                          0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/a[7] (Sbox_199)
                                                          0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U519/X (SAEDLVT14_INV_1)
                                                          0.01       0.11 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U470/X (SAEDLVT14_NR2_MM_1)
                                                          0.06       0.17 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U472/X (SAEDLVT14_ND2_CDC_1)
                                                          0.15       0.32 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U398/X (SAEDLVT14_BUF_S_1)
                                                          0.09       0.41 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U105/X (SAEDLVT14_INV_1)
                                                          0.12       0.53 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U46/X (SAEDLVT14_NR2_MM_1)
                                                          0.06       0.58 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U384/X (SAEDLVT14_AOI21_0P5)
                                                          0.02       0.61 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U383/X (SAEDLVT14_AO221_0P5)
                                                          0.03       0.64 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U156/X (SAEDLVT14_OR4_1)
                                                          0.03       0.67 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U74/X (SAEDLVT14_OR4_1)
                                                          0.02       0.68 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U130/X (SAEDLVT14_OR4_1)
                                                          0.02       0.71 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/b[6] (Sbox_199)
                                                          0.00       0.71 r
  gen_key_expansion[1].key_exp_inst/U43/X (SAEDLVT14_EO2_1)
                                                          0.04       0.74 r
  gen_key_expansion[1].key_exp_inst/U11/X (SAEDLVT14_EO2_1)
                                                          0.04       0.78 f
  gen_key_expansion[1].key_exp_inst/U79/X (SAEDLVT14_EO2_1)
                                                          0.03       0.81 r
  gen_key_expansion[1].key_exp_inst/DUT/D[102] (DFF_128_49)
                                                          0.00       0.81 r
  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[102]/D (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[102]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.90 r
  library setup time                                     -0.01       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: key_in[1] (input port clocked by clk)
  Endpoint: gen_key_expansion[1].key_exp_inst/DUT/Q_reg[125]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  key_in[1] (in)                                          0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/key_in[1] (KeyExpansion_01)
                                                          0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/a[1] (Sbox_0)
                                                          0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U522/X (SAEDLVT14_INV_1)
                                                          0.01       0.11 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U512/X (SAEDLVT14_NR2_MM_1)
                                                          0.06       0.17 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U500/X (SAEDLVT14_ND2_CDC_1)
                                                          0.11       0.28 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U411/X (SAEDLVT14_BUF_S_1)
                                                          0.06       0.34 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U190/X (SAEDLVT14_INV_1)
                                                          0.12       0.47 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U10/X (SAEDLVT14_NR2_MM_1)
                                                          0.07       0.54 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U262/X (SAEDLVT14_NR2_MM_1)
                                                          0.02       0.56 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U261/X (SAEDLVT14_OR4_1)
                                                          0.02       0.59 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U126/X (SAEDLVT14_OR4_1)
                                                          0.02       0.61 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U99/X (SAEDLVT14_OR3_1)
                                                          0.02       0.63 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U37/X (SAEDLVT14_OR4_1)
                                                          0.02       0.65 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U263/X (SAEDLVT14_OR4_1)
                                                          0.02       0.67 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U142/X (SAEDLVT14_OR4_1)
                                                          0.02       0.70 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/b[5] (Sbox_0)
                                                          0.00       0.70 r
  gen_key_expansion[1].key_exp_inst/U63/X (SAEDLVT14_EO2_1)
                                                          0.04       0.73 r
  gen_key_expansion[1].key_exp_inst/U31/X (SAEDLVT14_EO2_1)
                                                          0.04       0.77 f
  gen_key_expansion[1].key_exp_inst/U99/X (SAEDLVT14_EO2_1)
                                                          0.03       0.80 r
  gen_key_expansion[1].key_exp_inst/DUT/D[125] (DFF_128_49)
                                                          0.00       0.80 r
  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[125]/D (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[125]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.90 r
  library setup time                                     -0.01       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: key_in[25] (input port clocked by clk)
  Endpoint: gen_key_expansion[1].key_exp_inst/DUT/Q_reg[117]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  key_in[25] (in)                                         0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/key_in[25] (KeyExpansion_01)
                                                          0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/a[1] (Sbox_197)
                                                          0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U522/X (SAEDLVT14_INV_1)
                                                          0.01       0.11 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U512/X (SAEDLVT14_NR2_MM_1)
                                                          0.06       0.17 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U500/X (SAEDLVT14_ND2_CDC_1)
                                                          0.11       0.28 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U411/X (SAEDLVT14_BUF_S_1)
                                                          0.06       0.34 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U190/X (SAEDLVT14_INV_1)
                                                          0.12       0.47 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U10/X (SAEDLVT14_NR2_MM_1)
                                                          0.07       0.54 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U262/X (SAEDLVT14_NR2_MM_1)
                                                          0.02       0.56 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U261/X (SAEDLVT14_OR4_1)
                                                          0.02       0.59 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U126/X (SAEDLVT14_OR4_1)
                                                          0.02       0.61 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U99/X (SAEDLVT14_OR3_1)
                                                          0.02       0.63 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U37/X (SAEDLVT14_OR4_1)
                                                          0.02       0.65 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U263/X (SAEDLVT14_OR4_1)
                                                          0.02       0.67 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U142/X (SAEDLVT14_OR4_1)
                                                          0.02       0.70 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/b[5] (Sbox_197)
                                                          0.00       0.70 r
  gen_key_expansion[1].key_exp_inst/U56/X (SAEDLVT14_EO2_1)
                                                          0.04       0.73 r
  gen_key_expansion[1].key_exp_inst/U24/X (SAEDLVT14_EO2_1)
                                                          0.04       0.77 f
  gen_key_expansion[1].key_exp_inst/U92/X (SAEDLVT14_EO2_1)
                                                          0.03       0.80 r
  gen_key_expansion[1].key_exp_inst/DUT/D[117] (DFF_128_49)
                                                          0.00       0.80 r
  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[117]/D (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[117]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.90 r
  library setup time                                     -0.01       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: key_in[17] (input port clocked by clk)
  Endpoint: gen_key_expansion[1].key_exp_inst/DUT/Q_reg[109]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  key_in[17] (in)                                         0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/key_in[17] (KeyExpansion_01)
                                                          0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/a[1] (Sbox_198)
                                                          0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U522/X (SAEDLVT14_INV_1)
                                                          0.01       0.11 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U512/X (SAEDLVT14_NR2_MM_1)
                                                          0.06       0.17 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U500/X (SAEDLVT14_ND2_CDC_1)
                                                          0.11       0.28 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U411/X (SAEDLVT14_BUF_S_1)
                                                          0.06       0.34 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U190/X (SAEDLVT14_INV_1)
                                                          0.12       0.47 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U10/X (SAEDLVT14_NR2_MM_1)
                                                          0.07       0.54 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U262/X (SAEDLVT14_NR2_MM_1)
                                                          0.02       0.56 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U261/X (SAEDLVT14_OR4_1)
                                                          0.02       0.59 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U126/X (SAEDLVT14_OR4_1)
                                                          0.02       0.61 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U99/X (SAEDLVT14_OR3_1)
                                                          0.02       0.63 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U37/X (SAEDLVT14_OR4_1)
                                                          0.02       0.65 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U263/X (SAEDLVT14_OR4_1)
                                                          0.02       0.67 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U142/X (SAEDLVT14_OR4_1)
                                                          0.02       0.70 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/b[5] (Sbox_198)
                                                          0.00       0.70 r
  gen_key_expansion[1].key_exp_inst/U49/X (SAEDLVT14_EO2_1)
                                                          0.04       0.73 r
  gen_key_expansion[1].key_exp_inst/U17/X (SAEDLVT14_EO2_1)
                                                          0.04       0.77 f
  gen_key_expansion[1].key_exp_inst/U85/X (SAEDLVT14_EO2_1)
                                                          0.03       0.80 r
  gen_key_expansion[1].key_exp_inst/DUT/D[109] (DFF_128_49)
                                                          0.00       0.80 r
  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[109]/D (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[109]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.90 r
  library setup time                                     -0.01       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: key_in[9] (input port clocked by clk)
  Endpoint: gen_key_expansion[1].key_exp_inst/DUT/Q_reg[101]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  key_in[9] (in)                                          0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/key_in[9] (KeyExpansion_01)
                                                          0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/a[1] (Sbox_199)
                                                          0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U522/X (SAEDLVT14_INV_1)
                                                          0.01       0.11 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U512/X (SAEDLVT14_NR2_MM_1)
                                                          0.06       0.17 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U500/X (SAEDLVT14_ND2_CDC_1)
                                                          0.11       0.28 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U411/X (SAEDLVT14_BUF_S_1)
                                                          0.06       0.34 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U190/X (SAEDLVT14_INV_1)
                                                          0.12       0.47 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U10/X (SAEDLVT14_NR2_MM_1)
                                                          0.07       0.54 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U262/X (SAEDLVT14_NR2_MM_1)
                                                          0.02       0.56 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U261/X (SAEDLVT14_OR4_1)
                                                          0.02       0.59 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U126/X (SAEDLVT14_OR4_1)
                                                          0.02       0.61 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U99/X (SAEDLVT14_OR3_1)
                                                          0.02       0.63 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U37/X (SAEDLVT14_OR4_1)
                                                          0.02       0.65 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U263/X (SAEDLVT14_OR4_1)
                                                          0.02       0.67 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U142/X (SAEDLVT14_OR4_1)
                                                          0.02       0.70 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/b[5] (Sbox_199)
                                                          0.00       0.70 r
  gen_key_expansion[1].key_exp_inst/U42/X (SAEDLVT14_EO2_1)
                                                          0.04       0.73 r
  gen_key_expansion[1].key_exp_inst/U10/X (SAEDLVT14_EO2_1)
                                                          0.04       0.77 f
  gen_key_expansion[1].key_exp_inst/U78/X (SAEDLVT14_EO2_1)
                                                          0.03       0.80 r
  gen_key_expansion[1].key_exp_inst/DUT/D[101] (DFF_128_49)
                                                          0.00       0.80 r
  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[101]/D (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[101]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.90 r
  library setup time                                     -0.01       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: key_in[1] (input port clocked by clk)
  Endpoint: gen_key_expansion[1].key_exp_inst/DUT/Q_reg[90]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  key_in[1] (in)                                          0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/key_in[1] (KeyExpansion_01)
                                                          0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/a[1] (Sbox_0)
                                                          0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U522/X (SAEDLVT14_INV_1)
                                                          0.01       0.11 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U512/X (SAEDLVT14_NR2_MM_1)
                                                          0.06       0.17 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U500/X (SAEDLVT14_ND2_CDC_1)
                                                          0.11       0.28 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U411/X (SAEDLVT14_BUF_S_1)
                                                          0.06       0.34 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U190/X (SAEDLVT14_INV_1)
                                                          0.12       0.47 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U10/X (SAEDLVT14_NR2_MM_1)
                                                          0.07       0.54 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U262/X (SAEDLVT14_NR2_MM_1)
                                                          0.02       0.56 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U261/X (SAEDLVT14_OR4_1)
                                                          0.02       0.59 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U126/X (SAEDLVT14_OR4_1)
                                                          0.02       0.61 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U99/X (SAEDLVT14_OR3_1)
                                                          0.02       0.63 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U37/X (SAEDLVT14_OR4_1)
                                                          0.02       0.65 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U98/X (SAEDLVT14_AO21_1)
                                                          0.02       0.67 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U97/X (SAEDLVT14_AO221_0P5)
                                                          0.02       0.69 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/U31/X (SAEDLVT14_OR4_1)
                                                          0.03       0.72 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/b[2] (Sbox_0)
                                                          0.00       0.72 r
  gen_key_expansion[1].key_exp_inst/U60/X (SAEDLVT14_EO2_1)
                                                          0.04       0.76 f
  gen_key_expansion[1].key_exp_inst/U28/X (SAEDLVT14_EO2_1)
                                                          0.03       0.79 r
  gen_key_expansion[1].key_exp_inst/DUT/D[90] (DFF_128_49)
                                                          0.00       0.79 r
  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[90]/D (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[90]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.90 r
  library setup time                                     -0.01       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: key_in[25] (input port clocked by clk)
  Endpoint: gen_key_expansion[1].key_exp_inst/DUT/Q_reg[82]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  key_in[25] (in)                                         0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/key_in[25] (KeyExpansion_01)
                                                          0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/a[1] (Sbox_197)
                                                          0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U522/X (SAEDLVT14_INV_1)
                                                          0.01       0.11 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U512/X (SAEDLVT14_NR2_MM_1)
                                                          0.06       0.17 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U500/X (SAEDLVT14_ND2_CDC_1)
                                                          0.11       0.28 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U411/X (SAEDLVT14_BUF_S_1)
                                                          0.06       0.34 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U190/X (SAEDLVT14_INV_1)
                                                          0.12       0.47 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U10/X (SAEDLVT14_NR2_MM_1)
                                                          0.07       0.54 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U262/X (SAEDLVT14_NR2_MM_1)
                                                          0.02       0.56 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U261/X (SAEDLVT14_OR4_1)
                                                          0.02       0.59 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U126/X (SAEDLVT14_OR4_1)
                                                          0.02       0.61 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U99/X (SAEDLVT14_OR3_1)
                                                          0.02       0.63 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U37/X (SAEDLVT14_OR4_1)
                                                          0.02       0.65 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U98/X (SAEDLVT14_AO21_1)
                                                          0.02       0.67 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U97/X (SAEDLVT14_AO221_0P5)
                                                          0.02       0.69 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/U31/X (SAEDLVT14_OR4_1)
                                                          0.03       0.72 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[24].s_box/b[2] (Sbox_197)
                                                          0.00       0.72 r
  gen_key_expansion[1].key_exp_inst/U53/X (SAEDLVT14_EO2_1)
                                                          0.04       0.76 f
  gen_key_expansion[1].key_exp_inst/U21/X (SAEDLVT14_EO2_1)
                                                          0.03       0.79 r
  gen_key_expansion[1].key_exp_inst/DUT/D[82] (DFF_128_49)
                                                          0.00       0.79 r
  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[82]/D (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[82]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.90 r
  library setup time                                     -0.01       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: key_in[17] (input port clocked by clk)
  Endpoint: gen_key_expansion[1].key_exp_inst/DUT/Q_reg[74]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  key_in[17] (in)                                         0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/key_in[17] (KeyExpansion_01)
                                                          0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/a[1] (Sbox_198)
                                                          0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U522/X (SAEDLVT14_INV_1)
                                                          0.01       0.11 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U512/X (SAEDLVT14_NR2_MM_1)
                                                          0.06       0.17 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U500/X (SAEDLVT14_ND2_CDC_1)
                                                          0.11       0.28 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U411/X (SAEDLVT14_BUF_S_1)
                                                          0.06       0.34 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U190/X (SAEDLVT14_INV_1)
                                                          0.12       0.47 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U10/X (SAEDLVT14_NR2_MM_1)
                                                          0.07       0.54 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U262/X (SAEDLVT14_NR2_MM_1)
                                                          0.02       0.56 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U261/X (SAEDLVT14_OR4_1)
                                                          0.02       0.59 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U126/X (SAEDLVT14_OR4_1)
                                                          0.02       0.61 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U99/X (SAEDLVT14_OR3_1)
                                                          0.02       0.63 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U37/X (SAEDLVT14_OR4_1)
                                                          0.02       0.65 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U98/X (SAEDLVT14_AO21_1)
                                                          0.02       0.67 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U97/X (SAEDLVT14_AO221_0P5)
                                                          0.02       0.69 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/U31/X (SAEDLVT14_OR4_1)
                                                          0.03       0.72 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[16].s_box/b[2] (Sbox_198)
                                                          0.00       0.72 r
  gen_key_expansion[1].key_exp_inst/U46/X (SAEDLVT14_EO2_1)
                                                          0.04       0.76 f
  gen_key_expansion[1].key_exp_inst/U14/X (SAEDLVT14_EO2_1)
                                                          0.03       0.79 r
  gen_key_expansion[1].key_exp_inst/DUT/D[74] (DFF_128_49)
                                                          0.00       0.79 r
  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[74]/D (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[74]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.90 r
  library setup time                                     -0.01       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: key_in[9] (input port clocked by clk)
  Endpoint: gen_key_expansion[1].key_exp_inst/DUT/Q_reg[66]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  key_in[9] (in)                                          0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/key_in[9] (KeyExpansion_01)
                                                          0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/a[1] (Sbox_199)
                                                          0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U522/X (SAEDLVT14_INV_1)
                                                          0.01       0.11 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U512/X (SAEDLVT14_NR2_MM_1)
                                                          0.06       0.17 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U500/X (SAEDLVT14_ND2_CDC_1)
                                                          0.11       0.28 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U411/X (SAEDLVT14_BUF_S_1)
                                                          0.06       0.34 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U190/X (SAEDLVT14_INV_1)
                                                          0.12       0.47 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U10/X (SAEDLVT14_NR2_MM_1)
                                                          0.07       0.54 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U262/X (SAEDLVT14_NR2_MM_1)
                                                          0.02       0.56 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U261/X (SAEDLVT14_OR4_1)
                                                          0.02       0.59 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U126/X (SAEDLVT14_OR4_1)
                                                          0.02       0.61 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U99/X (SAEDLVT14_OR3_1)
                                                          0.02       0.63 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U37/X (SAEDLVT14_OR4_1)
                                                          0.02       0.65 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U98/X (SAEDLVT14_AO21_1)
                                                          0.02       0.67 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U97/X (SAEDLVT14_AO221_0P5)
                                                          0.02       0.69 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U31/X (SAEDLVT14_OR4_1)
                                                          0.03       0.72 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/b[2] (Sbox_199)
                                                          0.00       0.72 r
  gen_key_expansion[1].key_exp_inst/U39/X (SAEDLVT14_EO2_1)
                                                          0.04       0.76 f
  gen_key_expansion[1].key_exp_inst/U7/X (SAEDLVT14_EO2_1)
                                                          0.03       0.79 r
  gen_key_expansion[1].key_exp_inst/DUT/D[66] (DFF_128_49)
                                                          0.00       0.79 r
  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[66]/D (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[66]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.90 r
  library setup time                                     -0.01       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: gen_key_expansion[2].key_exp_inst/DUT/Q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_key_expansion[3].key_exp_inst/DUT/Q_reg[122]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REG2REG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_key_expansion[2].key_exp_inst/DUT/Q_reg[1]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  gen_key_expansion[2].key_exp_inst/DUT/Q_reg[1]/Q (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.06       0.06 r
  gen_key_expansion[2].key_exp_inst/DUT/Q[1] (DFF_128_48)
                                                          0.00       0.06 r
  gen_key_expansion[2].key_exp_inst/key_out[1] (KeyExpansion_02)
                                                          0.00       0.06 r
  gen_key_expansion[3].key_exp_inst/key_in[1] (KeyExpansion_04)
                                                          0.00       0.06 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[0].s_box/a[1] (Sbox_192)
                                                          0.00       0.06 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[0].s_box/U521/X (SAEDLVT14_INV_1)
                                                          0.03       0.09 f
  gen_key_expansion[3].key_exp_inst/sbox_loop[0].s_box/U509/X (SAEDLVT14_NR2_MM_1)
                                                          0.06       0.14 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[0].s_box/U500/X (SAEDLVT14_ND2_CDC_1)
                                                          0.11       0.26 f
  gen_key_expansion[3].key_exp_inst/sbox_loop[0].s_box/U413/X (SAEDLVT14_BUF_S_1)
                                                          0.06       0.32 f
  gen_key_expansion[3].key_exp_inst/sbox_loop[0].s_box/U195/X (SAEDLVT14_INV_1)
                                                          0.12       0.44 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[0].s_box/U10/X (SAEDLVT14_NR2_MM_1)
                                                          0.07       0.52 f
  gen_key_expansion[3].key_exp_inst/sbox_loop[0].s_box/U384/X (SAEDLVT14_NR2_MM_1)
                                                          0.02       0.54 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[0].s_box/U383/X (SAEDLVT14_OR4_1)
                                                          0.02       0.56 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[0].s_box/U130/X (SAEDLVT14_OR4_1)
                                                          0.02       0.59 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[0].s_box/U105/X (SAEDLVT14_OR3_1)
                                                          0.02       0.61 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[0].s_box/U41/X (SAEDLVT14_OR4_1)
                                                          0.02       0.63 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[0].s_box/U104/X (SAEDLVT14_AO21_1)
                                                          0.02       0.65 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[0].s_box/U103/X (SAEDLVT14_AO221_0P5)
                                                          0.02       0.67 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[0].s_box/U57/X (SAEDLVT14_OR4_1)
                                                          0.02       0.69 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[0].s_box/b[2] (Sbox_192)
                                                          0.00       0.69 r
  gen_key_expansion[3].key_exp_inst/U4/X (SAEDLVT14_INV_1)
                                                          0.02       0.71 f
  gen_key_expansion[3].key_exp_inst/U69/X (SAEDLVT14_EO2_1)
                                                          0.03       0.74 r
  gen_key_expansion[3].key_exp_inst/U9/X (SAEDLVT14_EO2_1)
                                                          0.04       0.78 f
  gen_key_expansion[3].key_exp_inst/U73/X (SAEDLVT14_EO2_1)
                                                          0.03       0.81 r
  gen_key_expansion[3].key_exp_inst/DUT/D[122] (DFF_128_47)
                                                          0.00       0.81 r
  gen_key_expansion[3].key_exp_inst/DUT/Q_reg[122]/D (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  gen_key_expansion[3].key_exp_inst/DUT/Q_reg[122]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.90 r
  library setup time                                     -0.01       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: gen_key_expansion[2].key_exp_inst/DUT/Q_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_key_expansion[3].key_exp_inst/DUT/Q_reg[114]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REG2REG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_key_expansion[2].key_exp_inst/DUT/Q_reg[25]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  gen_key_expansion[2].key_exp_inst/DUT/Q_reg[25]/Q (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.06       0.06 r
  gen_key_expansion[2].key_exp_inst/DUT/Q[25] (DFF_128_48)
                                                          0.00       0.06 r
  gen_key_expansion[2].key_exp_inst/key_out[25] (KeyExpansion_02)
                                                          0.00       0.06 r
  gen_key_expansion[3].key_exp_inst/key_in[25] (KeyExpansion_04)
                                                          0.00       0.06 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[24].s_box/a[1] (Sbox_189)
                                                          0.00       0.06 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[24].s_box/U521/X (SAEDLVT14_INV_1)
                                                          0.03       0.09 f
  gen_key_expansion[3].key_exp_inst/sbox_loop[24].s_box/U509/X (SAEDLVT14_NR2_MM_1)
                                                          0.06       0.14 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[24].s_box/U500/X (SAEDLVT14_ND2_CDC_1)
                                                          0.11       0.26 f
  gen_key_expansion[3].key_exp_inst/sbox_loop[24].s_box/U413/X (SAEDLVT14_BUF_S_1)
                                                          0.06       0.32 f
  gen_key_expansion[3].key_exp_inst/sbox_loop[24].s_box/U195/X (SAEDLVT14_INV_1)
                                                          0.12       0.44 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[24].s_box/U10/X (SAEDLVT14_NR2_MM_1)
                                                          0.07       0.52 f
  gen_key_expansion[3].key_exp_inst/sbox_loop[24].s_box/U384/X (SAEDLVT14_NR2_MM_1)
                                                          0.02       0.54 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[24].s_box/U383/X (SAEDLVT14_OR4_1)
                                                          0.02       0.56 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[24].s_box/U130/X (SAEDLVT14_OR4_1)
                                                          0.02       0.59 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[24].s_box/U105/X (SAEDLVT14_OR3_1)
                                                          0.02       0.61 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[24].s_box/U41/X (SAEDLVT14_OR4_1)
                                                          0.02       0.63 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[24].s_box/U104/X (SAEDLVT14_AO21_1)
                                                          0.02       0.65 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[24].s_box/U103/X (SAEDLVT14_AO221_0P5)
                                                          0.02       0.67 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[24].s_box/U57/X (SAEDLVT14_OR4_1)
                                                          0.02       0.69 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[24].s_box/b[2] (Sbox_189)
                                                          0.00       0.69 r
  gen_key_expansion[3].key_exp_inst/U3/X (SAEDLVT14_INV_1)
                                                          0.02       0.71 f
  gen_key_expansion[3].key_exp_inst/U68/X (SAEDLVT14_EO2_1)
                                                          0.03       0.74 r
  gen_key_expansion[3].key_exp_inst/U8/X (SAEDLVT14_EO2_1)
                                                          0.04       0.78 f
  gen_key_expansion[3].key_exp_inst/U72/X (SAEDLVT14_EO2_1)
                                                          0.03       0.81 r
  gen_key_expansion[3].key_exp_inst/DUT/D[114] (DFF_128_47)
                                                          0.00       0.81 r
  gen_key_expansion[3].key_exp_inst/DUT/Q_reg[114]/D (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  gen_key_expansion[3].key_exp_inst/DUT/Q_reg[114]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.90 r
  library setup time                                     -0.01       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: gen_key_expansion[2].key_exp_inst/DUT/Q_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_key_expansion[3].key_exp_inst/DUT/Q_reg[106]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REG2REG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_key_expansion[2].key_exp_inst/DUT/Q_reg[17]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  gen_key_expansion[2].key_exp_inst/DUT/Q_reg[17]/Q (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.06       0.06 r
  gen_key_expansion[2].key_exp_inst/DUT/Q[17] (DFF_128_48)
                                                          0.00       0.06 r
  gen_key_expansion[2].key_exp_inst/key_out[17] (KeyExpansion_02)
                                                          0.00       0.06 r
  gen_key_expansion[3].key_exp_inst/key_in[17] (KeyExpansion_04)
                                                          0.00       0.06 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[16].s_box/a[1] (Sbox_190)
                                                          0.00       0.06 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[16].s_box/U521/X (SAEDLVT14_INV_1)
                                                          0.03       0.09 f
  gen_key_expansion[3].key_exp_inst/sbox_loop[16].s_box/U509/X (SAEDLVT14_NR2_MM_1)
                                                          0.06       0.14 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[16].s_box/U500/X (SAEDLVT14_ND2_CDC_1)
                                                          0.11       0.26 f
  gen_key_expansion[3].key_exp_inst/sbox_loop[16].s_box/U413/X (SAEDLVT14_BUF_S_1)
                                                          0.06       0.32 f
  gen_key_expansion[3].key_exp_inst/sbox_loop[16].s_box/U195/X (SAEDLVT14_INV_1)
                                                          0.12       0.44 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[16].s_box/U10/X (SAEDLVT14_NR2_MM_1)
                                                          0.07       0.52 f
  gen_key_expansion[3].key_exp_inst/sbox_loop[16].s_box/U384/X (SAEDLVT14_NR2_MM_1)
                                                          0.02       0.54 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[16].s_box/U383/X (SAEDLVT14_OR4_1)
                                                          0.02       0.56 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[16].s_box/U130/X (SAEDLVT14_OR4_1)
                                                          0.02       0.59 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[16].s_box/U105/X (SAEDLVT14_OR3_1)
                                                          0.02       0.61 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[16].s_box/U41/X (SAEDLVT14_OR4_1)
                                                          0.02       0.63 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[16].s_box/U104/X (SAEDLVT14_AO21_1)
                                                          0.02       0.65 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[16].s_box/U103/X (SAEDLVT14_AO221_0P5)
                                                          0.02       0.67 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[16].s_box/U57/X (SAEDLVT14_OR4_1)
                                                          0.02       0.69 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[16].s_box/b[2] (Sbox_190)
                                                          0.00       0.69 r
  gen_key_expansion[3].key_exp_inst/U2/X (SAEDLVT14_INV_1)
                                                          0.02       0.71 f
  gen_key_expansion[3].key_exp_inst/U67/X (SAEDLVT14_EO2_1)
                                                          0.03       0.74 r
  gen_key_expansion[3].key_exp_inst/U7/X (SAEDLVT14_EO2_1)
                                                          0.04       0.78 f
  gen_key_expansion[3].key_exp_inst/U71/X (SAEDLVT14_EO2_1)
                                                          0.03       0.81 r
  gen_key_expansion[3].key_exp_inst/DUT/D[106] (DFF_128_47)
                                                          0.00       0.81 r
  gen_key_expansion[3].key_exp_inst/DUT/Q_reg[106]/D (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  gen_key_expansion[3].key_exp_inst/DUT/Q_reg[106]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.90 r
  library setup time                                     -0.01       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: gen_key_expansion[2].key_exp_inst/DUT/Q_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_key_expansion[3].key_exp_inst/DUT/Q_reg[98]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REG2REG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_key_expansion[2].key_exp_inst/DUT/Q_reg[9]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  gen_key_expansion[2].key_exp_inst/DUT/Q_reg[9]/Q (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.06       0.06 r
  gen_key_expansion[2].key_exp_inst/DUT/Q[9] (DFF_128_48)
                                                          0.00       0.06 r
  gen_key_expansion[2].key_exp_inst/key_out[9] (KeyExpansion_02)
                                                          0.00       0.06 r
  gen_key_expansion[3].key_exp_inst/key_in[9] (KeyExpansion_04)
                                                          0.00       0.06 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[8].s_box/a[1] (Sbox_191)
                                                          0.00       0.06 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[8].s_box/U521/X (SAEDLVT14_INV_1)
                                                          0.03       0.09 f
  gen_key_expansion[3].key_exp_inst/sbox_loop[8].s_box/U509/X (SAEDLVT14_NR2_MM_1)
                                                          0.06       0.14 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[8].s_box/U500/X (SAEDLVT14_ND2_CDC_1)
                                                          0.11       0.26 f
  gen_key_expansion[3].key_exp_inst/sbox_loop[8].s_box/U413/X (SAEDLVT14_BUF_S_1)
                                                          0.06       0.32 f
  gen_key_expansion[3].key_exp_inst/sbox_loop[8].s_box/U195/X (SAEDLVT14_INV_1)
                                                          0.12       0.44 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[8].s_box/U10/X (SAEDLVT14_NR2_MM_1)
                                                          0.07       0.52 f
  gen_key_expansion[3].key_exp_inst/sbox_loop[8].s_box/U384/X (SAEDLVT14_NR2_MM_1)
                                                          0.02       0.54 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[8].s_box/U383/X (SAEDLVT14_OR4_1)
                                                          0.02       0.56 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[8].s_box/U130/X (SAEDLVT14_OR4_1)
                                                          0.02       0.59 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[8].s_box/U105/X (SAEDLVT14_OR3_1)
                                                          0.02       0.61 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[8].s_box/U41/X (SAEDLVT14_OR4_1)
                                                          0.02       0.63 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[8].s_box/U104/X (SAEDLVT14_AO21_1)
                                                          0.02       0.65 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[8].s_box/U103/X (SAEDLVT14_AO221_0P5)
                                                          0.02       0.67 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[8].s_box/U57/X (SAEDLVT14_OR4_1)
                                                          0.02       0.69 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[8].s_box/b[2] (Sbox_191)
                                                          0.00       0.69 r
  gen_key_expansion[3].key_exp_inst/U1/X (SAEDLVT14_INV_1)
                                                          0.02       0.71 f
  gen_key_expansion[3].key_exp_inst/U66/X (SAEDLVT14_EO2_1)
                                                          0.03       0.74 r
  gen_key_expansion[3].key_exp_inst/U6/X (SAEDLVT14_EO2_1)
                                                          0.04       0.78 f
  gen_key_expansion[3].key_exp_inst/U70/X (SAEDLVT14_EO2_1)
                                                          0.03       0.81 r
  gen_key_expansion[3].key_exp_inst/DUT/D[98] (DFF_128_47)
                                                          0.00       0.81 r
  gen_key_expansion[3].key_exp_inst/DUT/Q_reg[98]/D (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  gen_key_expansion[3].key_exp_inst/DUT/Q_reg[98]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.90 r
  library setup time                                     -0.01       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: gen_key_expansion[9].key_exp_inst/DUT/Q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_key_expansion[10].key_exp_inst/DUT/Q_reg[122]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REG2REG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_key_expansion[9].key_exp_inst/DUT/Q_reg[1]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  gen_key_expansion[9].key_exp_inst/DUT/Q_reg[1]/Q (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.06       0.06 r
  gen_key_expansion[9].key_exp_inst/DUT/Q[1] (DFF_128_41)
                                                          0.00       0.06 r
  gen_key_expansion[9].key_exp_inst/key_out[1] (KeyExpansion_1b)
                                                          0.00       0.06 r
  gen_key_expansion[10].key_exp_inst/key_in[1] (KeyExpansion_36)
                                                          0.00       0.06 r
  gen_key_expansion[10].key_exp_inst/sbox_loop[0].s_box/a[1] (Sbox_164)
                                                          0.00       0.06 r
  gen_key_expansion[10].key_exp_inst/sbox_loop[0].s_box/U522/X (SAEDLVT14_INV_1)
                                                          0.03       0.09 f
  gen_key_expansion[10].key_exp_inst/sbox_loop[0].s_box/U510/X (SAEDLVT14_NR2_MM_1)
                                                          0.06       0.14 r
  gen_key_expansion[10].key_exp_inst/sbox_loop[0].s_box/U501/X (SAEDLVT14_ND2_CDC_1)
                                                          0.11       0.26 f
  gen_key_expansion[10].key_exp_inst/sbox_loop[0].s_box/U413/X (SAEDLVT14_BUF_S_1)
                                                          0.06       0.32 f
  gen_key_expansion[10].key_exp_inst/sbox_loop[0].s_box/U182/X (SAEDLVT14_INV_1)
                                                          0.12       0.44 r
  gen_key_expansion[10].key_exp_inst/sbox_loop[0].s_box/U10/X (SAEDLVT14_NR2_MM_1)
                                                          0.07       0.52 f
  gen_key_expansion[10].key_exp_inst/sbox_loop[0].s_box/U384/X (SAEDLVT14_NR2_MM_1)
                                                          0.02       0.54 r
  gen_key_expansion[10].key_exp_inst/sbox_loop[0].s_box/U383/X (SAEDLVT14_OR4_1)
                                                          0.02       0.56 r
  gen_key_expansion[10].key_exp_inst/sbox_loop[0].s_box/U129/X (SAEDLVT14_OR4_1)
                                                          0.02       0.59 r
  gen_key_expansion[10].key_exp_inst/sbox_loop[0].s_box/U103/X (SAEDLVT14_OR3_1)
                                                          0.02       0.61 r
  gen_key_expansion[10].key_exp_inst/sbox_loop[0].s_box/U41/X (SAEDLVT14_OR4_1)
                                                          0.02       0.63 r
  gen_key_expansion[10].key_exp_inst/sbox_loop[0].s_box/U102/X (SAEDLVT14_AO21_1)
                                                          0.02       0.65 r
  gen_key_expansion[10].key_exp_inst/sbox_loop[0].s_box/U101/X (SAEDLVT14_AO221_0P5)
                                                          0.02       0.67 r
  gen_key_expansion[10].key_exp_inst/sbox_loop[0].s_box/U57/X (SAEDLVT14_OR4_1)
                                                          0.02       0.69 r
  gen_key_expansion[10].key_exp_inst/sbox_loop[0].s_box/b[2] (Sbox_164)
                                                          0.00       0.69 r
  gen_key_expansion[10].key_exp_inst/U4/X (SAEDLVT14_INV_1)
                                                          0.02       0.71 f
  gen_key_expansion[10].key_exp_inst/U79/X (SAEDLVT14_EO2_1)
                                                          0.03       0.74 r
  gen_key_expansion[10].key_exp_inst/U31/X (SAEDLVT14_EO2_1)
                                                          0.04       0.78 f
  gen_key_expansion[10].key_exp_inst/U95/X (SAEDLVT14_EO2_1)
                                                          0.03       0.81 r
  gen_key_expansion[10].key_exp_inst/DUT/D[122] (DFF_128_40)
                                                          0.00       0.81 r
  gen_key_expansion[10].key_exp_inst/DUT/Q_reg[122]/D (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  gen_key_expansion[10].key_exp_inst/DUT/Q_reg[122]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.90 r
  library setup time                                     -0.01       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: gen_key_expansion[9].key_exp_inst/DUT/Q_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_key_expansion[10].key_exp_inst/DUT/Q_reg[114]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REG2REG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_key_expansion[9].key_exp_inst/DUT/Q_reg[25]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  gen_key_expansion[9].key_exp_inst/DUT/Q_reg[25]/Q (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.06       0.06 r
  gen_key_expansion[9].key_exp_inst/DUT/Q[25] (DFF_128_41)
                                                          0.00       0.06 r
  gen_key_expansion[9].key_exp_inst/key_out[25] (KeyExpansion_1b)
                                                          0.00       0.06 r
  gen_key_expansion[10].key_exp_inst/key_in[25] (KeyExpansion_36)
                                                          0.00       0.06 r
  gen_key_expansion[10].key_exp_inst/sbox_loop[24].s_box/a[1] (Sbox_161)
                                                          0.00       0.06 r
  gen_key_expansion[10].key_exp_inst/sbox_loop[24].s_box/U522/X (SAEDLVT14_INV_1)
                                                          0.03       0.09 f
  gen_key_expansion[10].key_exp_inst/sbox_loop[24].s_box/U510/X (SAEDLVT14_NR2_MM_1)
                                                          0.06       0.14 r
  gen_key_expansion[10].key_exp_inst/sbox_loop[24].s_box/U501/X (SAEDLVT14_ND2_CDC_1)
                                                          0.11       0.26 f
  gen_key_expansion[10].key_exp_inst/sbox_loop[24].s_box/U413/X (SAEDLVT14_BUF_S_1)
                                                          0.06       0.32 f
  gen_key_expansion[10].key_exp_inst/sbox_loop[24].s_box/U182/X (SAEDLVT14_INV_1)
                                                          0.12       0.44 r
  gen_key_expansion[10].key_exp_inst/sbox_loop[24].s_box/U10/X (SAEDLVT14_NR2_MM_1)
                                                          0.07       0.52 f
  gen_key_expansion[10].key_exp_inst/sbox_loop[24].s_box/U384/X (SAEDLVT14_NR2_MM_1)
                                                          0.02       0.54 r
  gen_key_expansion[10].key_exp_inst/sbox_loop[24].s_box/U383/X (SAEDLVT14_OR4_1)
                                                          0.02       0.56 r
  gen_key_expansion[10].key_exp_inst/sbox_loop[24].s_box/U129/X (SAEDLVT14_OR4_1)
                                                          0.02       0.59 r
  gen_key_expansion[10].key_exp_inst/sbox_loop[24].s_box/U103/X (SAEDLVT14_OR3_1)
                                                          0.02       0.61 r
  gen_key_expansion[10].key_exp_inst/sbox_loop[24].s_box/U41/X (SAEDLVT14_OR4_1)
                                                          0.02       0.63 r
  gen_key_expansion[10].key_exp_inst/sbox_loop[24].s_box/U102/X (SAEDLVT14_AO21_1)
                                                          0.02       0.65 r
  gen_key_expansion[10].key_exp_inst/sbox_loop[24].s_box/U101/X (SAEDLVT14_AO221_0P5)
                                                          0.02       0.67 r
  gen_key_expansion[10].key_exp_inst/sbox_loop[24].s_box/U57/X (SAEDLVT14_OR4_1)
                                                          0.02       0.69 r
  gen_key_expansion[10].key_exp_inst/sbox_loop[24].s_box/b[2] (Sbox_161)
                                                          0.00       0.69 r
  gen_key_expansion[10].key_exp_inst/U3/X (SAEDLVT14_INV_1)
                                                          0.02       0.71 f
  gen_key_expansion[10].key_exp_inst/U75/X (SAEDLVT14_EO2_1)
                                                          0.03       0.74 r
  gen_key_expansion[10].key_exp_inst/U27/X (SAEDLVT14_EO2_1)
                                                          0.04       0.78 f
  gen_key_expansion[10].key_exp_inst/U91/X (SAEDLVT14_EO2_1)
                                                          0.03       0.81 r
  gen_key_expansion[10].key_exp_inst/DUT/D[114] (DFF_128_40)
                                                          0.00       0.81 r
  gen_key_expansion[10].key_exp_inst/DUT/Q_reg[114]/D (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  gen_key_expansion[10].key_exp_inst/DUT/Q_reg[114]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.90 r
  library setup time                                     -0.01       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: gen_key_expansion[9].key_exp_inst/DUT/Q_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_key_expansion[10].key_exp_inst/DUT/Q_reg[106]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REG2REG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_key_expansion[9].key_exp_inst/DUT/Q_reg[17]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  gen_key_expansion[9].key_exp_inst/DUT/Q_reg[17]/Q (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.06       0.06 r
  gen_key_expansion[9].key_exp_inst/DUT/Q[17] (DFF_128_41)
                                                          0.00       0.06 r
  gen_key_expansion[9].key_exp_inst/key_out[17] (KeyExpansion_1b)
                                                          0.00       0.06 r
  gen_key_expansion[10].key_exp_inst/key_in[17] (KeyExpansion_36)
                                                          0.00       0.06 r
  gen_key_expansion[10].key_exp_inst/sbox_loop[16].s_box/a[1] (Sbox_162)
                                                          0.00       0.06 r
  gen_key_expansion[10].key_exp_inst/sbox_loop[16].s_box/U522/X (SAEDLVT14_INV_1)
                                                          0.03       0.09 f
  gen_key_expansion[10].key_exp_inst/sbox_loop[16].s_box/U510/X (SAEDLVT14_NR2_MM_1)
                                                          0.06       0.14 r
  gen_key_expansion[10].key_exp_inst/sbox_loop[16].s_box/U501/X (SAEDLVT14_ND2_CDC_1)
                                                          0.11       0.26 f
  gen_key_expansion[10].key_exp_inst/sbox_loop[16].s_box/U413/X (SAEDLVT14_BUF_S_1)
                                                          0.06       0.32 f
  gen_key_expansion[10].key_exp_inst/sbox_loop[16].s_box/U182/X (SAEDLVT14_INV_1)
                                                          0.12       0.44 r
  gen_key_expansion[10].key_exp_inst/sbox_loop[16].s_box/U10/X (SAEDLVT14_NR2_MM_1)
                                                          0.07       0.52 f
  gen_key_expansion[10].key_exp_inst/sbox_loop[16].s_box/U384/X (SAEDLVT14_NR2_MM_1)
                                                          0.02       0.54 r
  gen_key_expansion[10].key_exp_inst/sbox_loop[16].s_box/U383/X (SAEDLVT14_OR4_1)
                                                          0.02       0.56 r
  gen_key_expansion[10].key_exp_inst/sbox_loop[16].s_box/U129/X (SAEDLVT14_OR4_1)
                                                          0.02       0.59 r
  gen_key_expansion[10].key_exp_inst/sbox_loop[16].s_box/U103/X (SAEDLVT14_OR3_1)
                                                          0.02       0.61 r
  gen_key_expansion[10].key_exp_inst/sbox_loop[16].s_box/U41/X (SAEDLVT14_OR4_1)
                                                          0.02       0.63 r
  gen_key_expansion[10].key_exp_inst/sbox_loop[16].s_box/U102/X (SAEDLVT14_AO21_1)
                                                          0.02       0.65 r
  gen_key_expansion[10].key_exp_inst/sbox_loop[16].s_box/U101/X (SAEDLVT14_AO221_0P5)
                                                          0.02       0.67 r
  gen_key_expansion[10].key_exp_inst/sbox_loop[16].s_box/U57/X (SAEDLVT14_OR4_1)
                                                          0.02       0.69 r
  gen_key_expansion[10].key_exp_inst/sbox_loop[16].s_box/b[2] (Sbox_162)
                                                          0.00       0.69 r
  gen_key_expansion[10].key_exp_inst/U2/X (SAEDLVT14_INV_1)
                                                          0.02       0.71 f
  gen_key_expansion[10].key_exp_inst/U71/X (SAEDLVT14_EO2_1)
                                                          0.03       0.74 r
  gen_key_expansion[10].key_exp_inst/U23/X (SAEDLVT14_EO2_1)
                                                          0.04       0.78 f
  gen_key_expansion[10].key_exp_inst/U87/X (SAEDLVT14_EO2_1)
                                                          0.03       0.81 r
  gen_key_expansion[10].key_exp_inst/DUT/D[106] (DFF_128_40)
                                                          0.00       0.81 r
  gen_key_expansion[10].key_exp_inst/DUT/Q_reg[106]/D (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  gen_key_expansion[10].key_exp_inst/DUT/Q_reg[106]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.90 r
  library setup time                                     -0.01       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: gen_key_expansion[9].key_exp_inst/DUT/Q_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_key_expansion[10].key_exp_inst/DUT/Q_reg[98]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REG2REG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_key_expansion[9].key_exp_inst/DUT/Q_reg[9]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  gen_key_expansion[9].key_exp_inst/DUT/Q_reg[9]/Q (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.06       0.06 r
  gen_key_expansion[9].key_exp_inst/DUT/Q[9] (DFF_128_41)
                                                          0.00       0.06 r
  gen_key_expansion[9].key_exp_inst/key_out[9] (KeyExpansion_1b)
                                                          0.00       0.06 r
  gen_key_expansion[10].key_exp_inst/key_in[9] (KeyExpansion_36)
                                                          0.00       0.06 r
  gen_key_expansion[10].key_exp_inst/sbox_loop[8].s_box/a[1] (Sbox_163)
                                                          0.00       0.06 r
  gen_key_expansion[10].key_exp_inst/sbox_loop[8].s_box/U522/X (SAEDLVT14_INV_1)
                                                          0.03       0.09 f
  gen_key_expansion[10].key_exp_inst/sbox_loop[8].s_box/U510/X (SAEDLVT14_NR2_MM_1)
                                                          0.06       0.14 r
  gen_key_expansion[10].key_exp_inst/sbox_loop[8].s_box/U501/X (SAEDLVT14_ND2_CDC_1)
                                                          0.11       0.26 f
  gen_key_expansion[10].key_exp_inst/sbox_loop[8].s_box/U413/X (SAEDLVT14_BUF_S_1)
                                                          0.06       0.32 f
  gen_key_expansion[10].key_exp_inst/sbox_loop[8].s_box/U182/X (SAEDLVT14_INV_1)
                                                          0.12       0.44 r
  gen_key_expansion[10].key_exp_inst/sbox_loop[8].s_box/U10/X (SAEDLVT14_NR2_MM_1)
                                                          0.07       0.52 f
  gen_key_expansion[10].key_exp_inst/sbox_loop[8].s_box/U384/X (SAEDLVT14_NR2_MM_1)
                                                          0.02       0.54 r
  gen_key_expansion[10].key_exp_inst/sbox_loop[8].s_box/U383/X (SAEDLVT14_OR4_1)
                                                          0.02       0.56 r
  gen_key_expansion[10].key_exp_inst/sbox_loop[8].s_box/U129/X (SAEDLVT14_OR4_1)
                                                          0.02       0.59 r
  gen_key_expansion[10].key_exp_inst/sbox_loop[8].s_box/U103/X (SAEDLVT14_OR3_1)
                                                          0.02       0.61 r
  gen_key_expansion[10].key_exp_inst/sbox_loop[8].s_box/U41/X (SAEDLVT14_OR4_1)
                                                          0.02       0.63 r
  gen_key_expansion[10].key_exp_inst/sbox_loop[8].s_box/U102/X (SAEDLVT14_AO21_1)
                                                          0.02       0.65 r
  gen_key_expansion[10].key_exp_inst/sbox_loop[8].s_box/U101/X (SAEDLVT14_AO221_0P5)
                                                          0.02       0.67 r
  gen_key_expansion[10].key_exp_inst/sbox_loop[8].s_box/U57/X (SAEDLVT14_OR4_1)
                                                          0.02       0.69 r
  gen_key_expansion[10].key_exp_inst/sbox_loop[8].s_box/b[2] (Sbox_163)
                                                          0.00       0.69 r
  gen_key_expansion[10].key_exp_inst/U1/X (SAEDLVT14_INV_1)
                                                          0.02       0.71 f
  gen_key_expansion[10].key_exp_inst/U67/X (SAEDLVT14_EO2_1)
                                                          0.03       0.74 r
  gen_key_expansion[10].key_exp_inst/U19/X (SAEDLVT14_EO2_1)
                                                          0.04       0.78 f
  gen_key_expansion[10].key_exp_inst/U83/X (SAEDLVT14_EO2_1)
                                                          0.03       0.81 r
  gen_key_expansion[10].key_exp_inst/DUT/D[98] (DFF_128_40)
                                                          0.00       0.81 r
  gen_key_expansion[10].key_exp_inst/DUT/Q_reg[98]/D (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  gen_key_expansion[10].key_exp_inst/DUT/Q_reg[98]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.90 r
  library setup time                                     -0.01       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: gen_key_expansion[8].key_exp_inst/DUT/Q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_key_expansion[9].key_exp_inst/DUT/Q_reg[122]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REG2REG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_key_expansion[8].key_exp_inst/DUT/Q_reg[1]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  gen_key_expansion[8].key_exp_inst/DUT/Q_reg[1]/Q (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.06       0.06 r
  gen_key_expansion[8].key_exp_inst/DUT/Q[1] (DFF_128_42)
                                                          0.00       0.06 r
  gen_key_expansion[8].key_exp_inst/key_out[1] (KeyExpansion_80)
                                                          0.00       0.06 r
  gen_key_expansion[9].key_exp_inst/key_in[1] (KeyExpansion_1b)
                                                          0.00       0.06 r
  gen_key_expansion[9].key_exp_inst/sbox_loop[0].s_box/a[1] (Sbox_168)
                                                          0.00       0.06 r
  gen_key_expansion[9].key_exp_inst/sbox_loop[0].s_box/U522/X (SAEDLVT14_INV_1)
                                                          0.03       0.09 f
  gen_key_expansion[9].key_exp_inst/sbox_loop[0].s_box/U510/X (SAEDLVT14_NR2_MM_1)
                                                          0.06       0.14 r
  gen_key_expansion[9].key_exp_inst/sbox_loop[0].s_box/U501/X (SAEDLVT14_ND2_CDC_1)
                                                          0.11       0.26 f
  gen_key_expansion[9].key_exp_inst/sbox_loop[0].s_box/U411/X (SAEDLVT14_BUF_S_1)
                                                          0.06       0.32 f
  gen_key_expansion[9].key_exp_inst/sbox_loop[0].s_box/U179/X (SAEDLVT14_INV_1)
                                                          0.12       0.44 r
  gen_key_expansion[9].key_exp_inst/sbox_loop[0].s_box/U10/X (SAEDLVT14_NR2_MM_1)
                                                          0.07       0.52 f
  gen_key_expansion[9].key_exp_inst/sbox_loop[0].s_box/U388/X (SAEDLVT14_NR2_MM_1)
                                                          0.02       0.54 r
  gen_key_expansion[9].key_exp_inst/sbox_loop[0].s_box/U387/X (SAEDLVT14_OR4_1)
                                                          0.02       0.56 r
  gen_key_expansion[9].key_exp_inst/sbox_loop[0].s_box/U130/X (SAEDLVT14_OR4_1)
                                                          0.02       0.59 r
  gen_key_expansion[9].key_exp_inst/sbox_loop[0].s_box/U104/X (SAEDLVT14_OR3_1)
                                                          0.02       0.61 r
  gen_key_expansion[9].key_exp_inst/sbox_loop[0].s_box/U41/X (SAEDLVT14_OR4_1)
                                                          0.02       0.63 r
  gen_key_expansion[9].key_exp_inst/sbox_loop[0].s_box/U103/X (SAEDLVT14_AO21_1)
                                                          0.02       0.65 r
  gen_key_expansion[9].key_exp_inst/sbox_loop[0].s_box/U102/X (SAEDLVT14_AO221_0P5)
                                                          0.02       0.67 r
  gen_key_expansion[9].key_exp_inst/sbox_loop[0].s_box/U31/X (SAEDLVT14_OR4_1)
                                                          0.03       0.70 r
  gen_key_expansion[9].key_exp_inst/sbox_loop[0].s_box/b[2] (Sbox_168)
                                                          0.00       0.70 r
  gen_key_expansion[9].key_exp_inst/U62/X (SAEDLVT14_EO2_1)
                                                          0.04       0.73 r
  gen_key_expansion[9].key_exp_inst/U46/X (SAEDLVT14_EO2_1)
                                                          0.04       0.77 f
  gen_key_expansion[9].key_exp_inst/U110/X (SAEDLVT14_EO2_1)
                                                          0.03       0.80 r
  gen_key_expansion[9].key_exp_inst/DUT/D[122] (DFF_128_41)
                                                          0.00       0.80 r
  gen_key_expansion[9].key_exp_inst/DUT/Q_reg[122]/D (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  gen_key_expansion[9].key_exp_inst/DUT/Q_reg[122]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.90 r
  library setup time                                     -0.01       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: gen_key_expansion[8].key_exp_inst/DUT/Q_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_key_expansion[9].key_exp_inst/DUT/Q_reg[114]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REG2REG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_key_expansion[8].key_exp_inst/DUT/Q_reg[25]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  gen_key_expansion[8].key_exp_inst/DUT/Q_reg[25]/Q (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.06       0.06 r
  gen_key_expansion[8].key_exp_inst/DUT/Q[25] (DFF_128_42)
                                                          0.00       0.06 r
  gen_key_expansion[8].key_exp_inst/key_out[25] (KeyExpansion_80)
                                                          0.00       0.06 r
  gen_key_expansion[9].key_exp_inst/key_in[25] (KeyExpansion_1b)
                                                          0.00       0.06 r
  gen_key_expansion[9].key_exp_inst/sbox_loop[24].s_box/a[1] (Sbox_165)
                                                          0.00       0.06 r
  gen_key_expansion[9].key_exp_inst/sbox_loop[24].s_box/U522/X (SAEDLVT14_INV_1)
                                                          0.03       0.09 f
  gen_key_expansion[9].key_exp_inst/sbox_loop[24].s_box/U510/X (SAEDLVT14_NR2_MM_1)
                                                          0.06       0.14 r
  gen_key_expansion[9].key_exp_inst/sbox_loop[24].s_box/U501/X (SAEDLVT14_ND2_CDC_1)
                                                          0.11       0.26 f
  gen_key_expansion[9].key_exp_inst/sbox_loop[24].s_box/U411/X (SAEDLVT14_BUF_S_1)
                                                          0.06       0.32 f
  gen_key_expansion[9].key_exp_inst/sbox_loop[24].s_box/U179/X (SAEDLVT14_INV_1)
                                                          0.12       0.44 r
  gen_key_expansion[9].key_exp_inst/sbox_loop[24].s_box/U10/X (SAEDLVT14_NR2_MM_1)
                                                          0.07       0.52 f
  gen_key_expansion[9].key_exp_inst/sbox_loop[24].s_box/U388/X (SAEDLVT14_NR2_MM_1)
                                                          0.02       0.54 r
  gen_key_expansion[9].key_exp_inst/sbox_loop[24].s_box/U387/X (SAEDLVT14_OR4_1)
                                                          0.02       0.56 r
  gen_key_expansion[9].key_exp_inst/sbox_loop[24].s_box/U130/X (SAEDLVT14_OR4_1)
                                                          0.02       0.59 r
  gen_key_expansion[9].key_exp_inst/sbox_loop[24].s_box/U104/X (SAEDLVT14_OR3_1)
                                                          0.02       0.61 r
  gen_key_expansion[9].key_exp_inst/sbox_loop[24].s_box/U41/X (SAEDLVT14_OR4_1)
                                                          0.02       0.63 r
  gen_key_expansion[9].key_exp_inst/sbox_loop[24].s_box/U103/X (SAEDLVT14_AO21_1)
                                                          0.02       0.65 r
  gen_key_expansion[9].key_exp_inst/sbox_loop[24].s_box/U102/X (SAEDLVT14_AO221_0P5)
                                                          0.02       0.67 r
  gen_key_expansion[9].key_exp_inst/sbox_loop[24].s_box/U31/X (SAEDLVT14_OR4_1)
                                                          0.03       0.70 r
  gen_key_expansion[9].key_exp_inst/sbox_loop[24].s_box/b[2] (Sbox_165)
                                                          0.00       0.70 r
  gen_key_expansion[9].key_exp_inst/U58/X (SAEDLVT14_EO2_1)
                                                          0.04       0.73 r
  gen_key_expansion[9].key_exp_inst/U42/X (SAEDLVT14_EO2_1)
                                                          0.04       0.77 f
  gen_key_expansion[9].key_exp_inst/U106/X (SAEDLVT14_EO2_1)
                                                          0.03       0.80 r
  gen_key_expansion[9].key_exp_inst/DUT/D[114] (DFF_128_41)
                                                          0.00       0.80 r
  gen_key_expansion[9].key_exp_inst/DUT/Q_reg[114]/D (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  gen_key_expansion[9].key_exp_inst/DUT/Q_reg[114]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.90 r
  library setup time                                     -0.01       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: gen_key_expansion[8].key_exp_inst/DUT/Q_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_key_expansion[9].key_exp_inst/DUT/Q_reg[106]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REG2REG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_key_expansion[8].key_exp_inst/DUT/Q_reg[17]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  gen_key_expansion[8].key_exp_inst/DUT/Q_reg[17]/Q (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.06       0.06 r
  gen_key_expansion[8].key_exp_inst/DUT/Q[17] (DFF_128_42)
                                                          0.00       0.06 r
  gen_key_expansion[8].key_exp_inst/key_out[17] (KeyExpansion_80)
                                                          0.00       0.06 r
  gen_key_expansion[9].key_exp_inst/key_in[17] (KeyExpansion_1b)
                                                          0.00       0.06 r
  gen_key_expansion[9].key_exp_inst/sbox_loop[16].s_box/a[1] (Sbox_166)
                                                          0.00       0.06 r
  gen_key_expansion[9].key_exp_inst/sbox_loop[16].s_box/U522/X (SAEDLVT14_INV_1)
                                                          0.03       0.09 f
  gen_key_expansion[9].key_exp_inst/sbox_loop[16].s_box/U510/X (SAEDLVT14_NR2_MM_1)
                                                          0.06       0.14 r
  gen_key_expansion[9].key_exp_inst/sbox_loop[16].s_box/U501/X (SAEDLVT14_ND2_CDC_1)
                                                          0.11       0.26 f
  gen_key_expansion[9].key_exp_inst/sbox_loop[16].s_box/U411/X (SAEDLVT14_BUF_S_1)
                                                          0.06       0.32 f
  gen_key_expansion[9].key_exp_inst/sbox_loop[16].s_box/U179/X (SAEDLVT14_INV_1)
                                                          0.12       0.44 r
  gen_key_expansion[9].key_exp_inst/sbox_loop[16].s_box/U10/X (SAEDLVT14_NR2_MM_1)
                                                          0.07       0.52 f
  gen_key_expansion[9].key_exp_inst/sbox_loop[16].s_box/U388/X (SAEDLVT14_NR2_MM_1)
                                                          0.02       0.54 r
  gen_key_expansion[9].key_exp_inst/sbox_loop[16].s_box/U387/X (SAEDLVT14_OR4_1)
                                                          0.02       0.56 r
  gen_key_expansion[9].key_exp_inst/sbox_loop[16].s_box/U130/X (SAEDLVT14_OR4_1)
                                                          0.02       0.59 r
  gen_key_expansion[9].key_exp_inst/sbox_loop[16].s_box/U104/X (SAEDLVT14_OR3_1)
                                                          0.02       0.61 r
  gen_key_expansion[9].key_exp_inst/sbox_loop[16].s_box/U41/X (SAEDLVT14_OR4_1)
                                                          0.02       0.63 r
  gen_key_expansion[9].key_exp_inst/sbox_loop[16].s_box/U103/X (SAEDLVT14_AO21_1)
                                                          0.02       0.65 r
  gen_key_expansion[9].key_exp_inst/sbox_loop[16].s_box/U102/X (SAEDLVT14_AO221_0P5)
                                                          0.02       0.67 r
  gen_key_expansion[9].key_exp_inst/sbox_loop[16].s_box/U31/X (SAEDLVT14_OR4_1)
                                                          0.03       0.70 r
  gen_key_expansion[9].key_exp_inst/sbox_loop[16].s_box/b[2] (Sbox_166)
                                                          0.00       0.70 r
  gen_key_expansion[9].key_exp_inst/U54/X (SAEDLVT14_EO2_1)
                                                          0.04       0.73 r
  gen_key_expansion[9].key_exp_inst/U38/X (SAEDLVT14_EO2_1)
                                                          0.04       0.77 f
  gen_key_expansion[9].key_exp_inst/U102/X (SAEDLVT14_EO2_1)
                                                          0.03       0.80 r
  gen_key_expansion[9].key_exp_inst/DUT/D[106] (DFF_128_41)
                                                          0.00       0.80 r
  gen_key_expansion[9].key_exp_inst/DUT/Q_reg[106]/D (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  gen_key_expansion[9].key_exp_inst/DUT/Q_reg[106]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.90 r
  library setup time                                     -0.01       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: gen_key_expansion[8].key_exp_inst/DUT/Q_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_key_expansion[9].key_exp_inst/DUT/Q_reg[98]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REG2REG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_key_expansion[8].key_exp_inst/DUT/Q_reg[9]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  gen_key_expansion[8].key_exp_inst/DUT/Q_reg[9]/Q (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.06       0.06 r
  gen_key_expansion[8].key_exp_inst/DUT/Q[9] (DFF_128_42)
                                                          0.00       0.06 r
  gen_key_expansion[8].key_exp_inst/key_out[9] (KeyExpansion_80)
                                                          0.00       0.06 r
  gen_key_expansion[9].key_exp_inst/key_in[9] (KeyExpansion_1b)
                                                          0.00       0.06 r
  gen_key_expansion[9].key_exp_inst/sbox_loop[8].s_box/a[1] (Sbox_167)
                                                          0.00       0.06 r
  gen_key_expansion[9].key_exp_inst/sbox_loop[8].s_box/U522/X (SAEDLVT14_INV_1)
                                                          0.03       0.09 f
  gen_key_expansion[9].key_exp_inst/sbox_loop[8].s_box/U510/X (SAEDLVT14_NR2_MM_1)
                                                          0.06       0.14 r
  gen_key_expansion[9].key_exp_inst/sbox_loop[8].s_box/U501/X (SAEDLVT14_ND2_CDC_1)
                                                          0.11       0.26 f
  gen_key_expansion[9].key_exp_inst/sbox_loop[8].s_box/U411/X (SAEDLVT14_BUF_S_1)
                                                          0.06       0.32 f
  gen_key_expansion[9].key_exp_inst/sbox_loop[8].s_box/U179/X (SAEDLVT14_INV_1)
                                                          0.12       0.44 r
  gen_key_expansion[9].key_exp_inst/sbox_loop[8].s_box/U10/X (SAEDLVT14_NR2_MM_1)
                                                          0.07       0.52 f
  gen_key_expansion[9].key_exp_inst/sbox_loop[8].s_box/U388/X (SAEDLVT14_NR2_MM_1)
                                                          0.02       0.54 r
  gen_key_expansion[9].key_exp_inst/sbox_loop[8].s_box/U387/X (SAEDLVT14_OR4_1)
                                                          0.02       0.56 r
  gen_key_expansion[9].key_exp_inst/sbox_loop[8].s_box/U130/X (SAEDLVT14_OR4_1)
                                                          0.02       0.59 r
  gen_key_expansion[9].key_exp_inst/sbox_loop[8].s_box/U104/X (SAEDLVT14_OR3_1)
                                                          0.02       0.61 r
  gen_key_expansion[9].key_exp_inst/sbox_loop[8].s_box/U41/X (SAEDLVT14_OR4_1)
                                                          0.02       0.63 r
  gen_key_expansion[9].key_exp_inst/sbox_loop[8].s_box/U103/X (SAEDLVT14_AO21_1)
                                                          0.02       0.65 r
  gen_key_expansion[9].key_exp_inst/sbox_loop[8].s_box/U102/X (SAEDLVT14_AO221_0P5)
                                                          0.02       0.67 r
  gen_key_expansion[9].key_exp_inst/sbox_loop[8].s_box/U31/X (SAEDLVT14_OR4_1)
                                                          0.03       0.70 r
  gen_key_expansion[9].key_exp_inst/sbox_loop[8].s_box/b[2] (Sbox_167)
                                                          0.00       0.70 r
  gen_key_expansion[9].key_exp_inst/U50/X (SAEDLVT14_EO2_1)
                                                          0.04       0.73 r
  gen_key_expansion[9].key_exp_inst/U34/X (SAEDLVT14_EO2_1)
                                                          0.04       0.77 f
  gen_key_expansion[9].key_exp_inst/U98/X (SAEDLVT14_EO2_1)
                                                          0.03       0.80 r
  gen_key_expansion[9].key_exp_inst/DUT/D[98] (DFF_128_41)
                                                          0.00       0.80 r
  gen_key_expansion[9].key_exp_inst/DUT/Q_reg[98]/D (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  gen_key_expansion[9].key_exp_inst/DUT/Q_reg[98]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.90 r
  library setup time                                     -0.01       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: gen_key_expansion[1].key_exp_inst/DUT/Q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_key_expansion[2].key_exp_inst/DUT/Q_reg[122]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REG2REG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[1]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[1]/Q (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.06       0.06 r
  gen_key_expansion[1].key_exp_inst/DUT/Q[1] (DFF_128_49)
                                                          0.00       0.06 r
  gen_key_expansion[1].key_exp_inst/key_out[1] (KeyExpansion_01)
                                                          0.00       0.06 r
  gen_key_expansion[2].key_exp_inst/key_in[1] (KeyExpansion_02)
                                                          0.00       0.06 r
  gen_key_expansion[2].key_exp_inst/sbox_loop[0].s_box/a[1] (Sbox_196)
                                                          0.00       0.06 r
  gen_key_expansion[2].key_exp_inst/sbox_loop[0].s_box/U521/X (SAEDLVT14_INV_1)
                                                          0.03       0.09 f
  gen_key_expansion[2].key_exp_inst/sbox_loop[0].s_box/U509/X (SAEDLVT14_NR2_MM_1)
                                                          0.06       0.14 r
  gen_key_expansion[2].key_exp_inst/sbox_loop[0].s_box/U500/X (SAEDLVT14_ND2_CDC_1)
                                                          0.11       0.26 f
  gen_key_expansion[2].key_exp_inst/sbox_loop[0].s_box/U411/X (SAEDLVT14_BUF_S_1)
                                                          0.06       0.32 f
  gen_key_expansion[2].key_exp_inst/sbox_loop[0].s_box/U190/X (SAEDLVT14_INV_1)
                                                          0.12       0.44 r
  gen_key_expansion[2].key_exp_inst/sbox_loop[0].s_box/U10/X (SAEDLVT14_NR2_MM_1)
                                                          0.07       0.52 f
  gen_key_expansion[2].key_exp_inst/sbox_loop[0].s_box/U384/X (SAEDLVT14_NR2_MM_1)
                                                          0.02       0.54 r
  gen_key_expansion[2].key_exp_inst/sbox_loop[0].s_box/U383/X (SAEDLVT14_OR4_1)
                                                          0.02       0.56 r
  gen_key_expansion[2].key_exp_inst/sbox_loop[0].s_box/U129/X (SAEDLVT14_OR4_1)
                                                          0.02       0.59 r
  gen_key_expansion[2].key_exp_inst/sbox_loop[0].s_box/U105/X (SAEDLVT14_OR3_1)
                                                          0.02       0.61 r
  gen_key_expansion[2].key_exp_inst/sbox_loop[0].s_box/U45/X (SAEDLVT14_OR4_1)
                                                          0.02       0.63 r
  gen_key_expansion[2].key_exp_inst/sbox_loop[0].s_box/U104/X (SAEDLVT14_AO21_1)
                                                          0.02       0.65 r
  gen_key_expansion[2].key_exp_inst/sbox_loop[0].s_box/U103/X (SAEDLVT14_AO221_0P5)
                                                          0.02       0.67 r
  gen_key_expansion[2].key_exp_inst/sbox_loop[0].s_box/U31/X (SAEDLVT14_OR4_1)
                                                          0.03       0.70 r
  gen_key_expansion[2].key_exp_inst/sbox_loop[0].s_box/b[2] (Sbox_196)
                                                          0.00       0.70 r
  gen_key_expansion[2].key_exp_inst/U60/X (SAEDLVT14_EO2_1)
                                                          0.04       0.73 r
  gen_key_expansion[2].key_exp_inst/U32/X (SAEDLVT14_EO2_1)
                                                          0.04       0.77 f
  gen_key_expansion[2].key_exp_inst/U96/X (SAEDLVT14_EO2_1)
                                                          0.03       0.80 r
  gen_key_expansion[2].key_exp_inst/DUT/D[122] (DFF_128_48)
                                                          0.00       0.80 r
  gen_key_expansion[2].key_exp_inst/DUT/Q_reg[122]/D (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  gen_key_expansion[2].key_exp_inst/DUT/Q_reg[122]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.90 r
  library setup time                                     -0.01       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: gen_key_expansion[1].key_exp_inst/DUT/Q_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_key_expansion[2].key_exp_inst/DUT/Q_reg[114]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REG2REG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[25]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[25]/Q (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.06       0.06 r
  gen_key_expansion[1].key_exp_inst/DUT/Q[25] (DFF_128_49)
                                                          0.00       0.06 r
  gen_key_expansion[1].key_exp_inst/key_out[25] (KeyExpansion_01)
                                                          0.00       0.06 r
  gen_key_expansion[2].key_exp_inst/key_in[25] (KeyExpansion_02)
                                                          0.00       0.06 r
  gen_key_expansion[2].key_exp_inst/sbox_loop[24].s_box/a[1] (Sbox_193)
                                                          0.00       0.06 r
  gen_key_expansion[2].key_exp_inst/sbox_loop[24].s_box/U521/X (SAEDLVT14_INV_1)
                                                          0.03       0.09 f
  gen_key_expansion[2].key_exp_inst/sbox_loop[24].s_box/U509/X (SAEDLVT14_NR2_MM_1)
                                                          0.06       0.14 r
  gen_key_expansion[2].key_exp_inst/sbox_loop[24].s_box/U500/X (SAEDLVT14_ND2_CDC_1)
                                                          0.11       0.26 f
  gen_key_expansion[2].key_exp_inst/sbox_loop[24].s_box/U411/X (SAEDLVT14_BUF_S_1)
                                                          0.06       0.32 f
  gen_key_expansion[2].key_exp_inst/sbox_loop[24].s_box/U190/X (SAEDLVT14_INV_1)
                                                          0.12       0.44 r
  gen_key_expansion[2].key_exp_inst/sbox_loop[24].s_box/U10/X (SAEDLVT14_NR2_MM_1)
                                                          0.07       0.52 f
  gen_key_expansion[2].key_exp_inst/sbox_loop[24].s_box/U384/X (SAEDLVT14_NR2_MM_1)
                                                          0.02       0.54 r
  gen_key_expansion[2].key_exp_inst/sbox_loop[24].s_box/U383/X (SAEDLVT14_OR4_1)
                                                          0.02       0.56 r
  gen_key_expansion[2].key_exp_inst/sbox_loop[24].s_box/U129/X (SAEDLVT14_OR4_1)
                                                          0.02       0.59 r
  gen_key_expansion[2].key_exp_inst/sbox_loop[24].s_box/U105/X (SAEDLVT14_OR3_1)
                                                          0.02       0.61 r
  gen_key_expansion[2].key_exp_inst/sbox_loop[24].s_box/U45/X (SAEDLVT14_OR4_1)
                                                          0.02       0.63 r
  gen_key_expansion[2].key_exp_inst/sbox_loop[24].s_box/U104/X (SAEDLVT14_AO21_1)
                                                          0.02       0.65 r
  gen_key_expansion[2].key_exp_inst/sbox_loop[24].s_box/U103/X (SAEDLVT14_AO221_0P5)
                                                          0.02       0.67 r
  gen_key_expansion[2].key_exp_inst/sbox_loop[24].s_box/U31/X (SAEDLVT14_OR4_1)
                                                          0.03       0.70 r
  gen_key_expansion[2].key_exp_inst/sbox_loop[24].s_box/b[2] (Sbox_193)
                                                          0.00       0.70 r
  gen_key_expansion[2].key_exp_inst/U53/X (SAEDLVT14_EO2_1)
                                                          0.04       0.73 r
  gen_key_expansion[2].key_exp_inst/U25/X (SAEDLVT14_EO2_1)
                                                          0.04       0.77 f
  gen_key_expansion[2].key_exp_inst/U89/X (SAEDLVT14_EO2_1)
                                                          0.03       0.80 r
  gen_key_expansion[2].key_exp_inst/DUT/D[114] (DFF_128_48)
                                                          0.00       0.80 r
  gen_key_expansion[2].key_exp_inst/DUT/Q_reg[114]/D (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  gen_key_expansion[2].key_exp_inst/DUT/Q_reg[114]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.90 r
  library setup time                                     -0.01       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: gen_key_expansion[1].key_exp_inst/DUT/Q_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_key_expansion[2].key_exp_inst/DUT/Q_reg[106]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REG2REG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[17]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[17]/Q (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.06       0.06 r
  gen_key_expansion[1].key_exp_inst/DUT/Q[17] (DFF_128_49)
                                                          0.00       0.06 r
  gen_key_expansion[1].key_exp_inst/key_out[17] (KeyExpansion_01)
                                                          0.00       0.06 r
  gen_key_expansion[2].key_exp_inst/key_in[17] (KeyExpansion_02)
                                                          0.00       0.06 r
  gen_key_expansion[2].key_exp_inst/sbox_loop[16].s_box/a[1] (Sbox_194)
                                                          0.00       0.06 r
  gen_key_expansion[2].key_exp_inst/sbox_loop[16].s_box/U521/X (SAEDLVT14_INV_1)
                                                          0.03       0.09 f
  gen_key_expansion[2].key_exp_inst/sbox_loop[16].s_box/U509/X (SAEDLVT14_NR2_MM_1)
                                                          0.06       0.14 r
  gen_key_expansion[2].key_exp_inst/sbox_loop[16].s_box/U500/X (SAEDLVT14_ND2_CDC_1)
                                                          0.11       0.26 f
  gen_key_expansion[2].key_exp_inst/sbox_loop[16].s_box/U411/X (SAEDLVT14_BUF_S_1)
                                                          0.06       0.32 f
  gen_key_expansion[2].key_exp_inst/sbox_loop[16].s_box/U190/X (SAEDLVT14_INV_1)
                                                          0.12       0.44 r
  gen_key_expansion[2].key_exp_inst/sbox_loop[16].s_box/U10/X (SAEDLVT14_NR2_MM_1)
                                                          0.07       0.52 f
  gen_key_expansion[2].key_exp_inst/sbox_loop[16].s_box/U384/X (SAEDLVT14_NR2_MM_1)
                                                          0.02       0.54 r
  gen_key_expansion[2].key_exp_inst/sbox_loop[16].s_box/U383/X (SAEDLVT14_OR4_1)
                                                          0.02       0.56 r
  gen_key_expansion[2].key_exp_inst/sbox_loop[16].s_box/U129/X (SAEDLVT14_OR4_1)
                                                          0.02       0.59 r
  gen_key_expansion[2].key_exp_inst/sbox_loop[16].s_box/U105/X (SAEDLVT14_OR3_1)
                                                          0.02       0.61 r
  gen_key_expansion[2].key_exp_inst/sbox_loop[16].s_box/U45/X (SAEDLVT14_OR4_1)
                                                          0.02       0.63 r
  gen_key_expansion[2].key_exp_inst/sbox_loop[16].s_box/U104/X (SAEDLVT14_AO21_1)
                                                          0.02       0.65 r
  gen_key_expansion[2].key_exp_inst/sbox_loop[16].s_box/U103/X (SAEDLVT14_AO221_0P5)
                                                          0.02       0.67 r
  gen_key_expansion[2].key_exp_inst/sbox_loop[16].s_box/U31/X (SAEDLVT14_OR4_1)
                                                          0.03       0.70 r
  gen_key_expansion[2].key_exp_inst/sbox_loop[16].s_box/b[2] (Sbox_194)
                                                          0.00       0.70 r
  gen_key_expansion[2].key_exp_inst/U46/X (SAEDLVT14_EO2_1)
                                                          0.04       0.73 r
  gen_key_expansion[2].key_exp_inst/U18/X (SAEDLVT14_EO2_1)
                                                          0.04       0.77 f
  gen_key_expansion[2].key_exp_inst/U82/X (SAEDLVT14_EO2_1)
                                                          0.03       0.80 r
  gen_key_expansion[2].key_exp_inst/DUT/D[106] (DFF_128_48)
                                                          0.00       0.80 r
  gen_key_expansion[2].key_exp_inst/DUT/Q_reg[106]/D (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  gen_key_expansion[2].key_exp_inst/DUT/Q_reg[106]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.90 r
  library setup time                                     -0.01       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: gen_key_expansion[1].key_exp_inst/DUT/Q_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_key_expansion[2].key_exp_inst/DUT/Q_reg[98]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REG2REG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[9]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[9]/Q (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.06       0.06 r
  gen_key_expansion[1].key_exp_inst/DUT/Q[9] (DFF_128_49)
                                                          0.00       0.06 r
  gen_key_expansion[1].key_exp_inst/key_out[9] (KeyExpansion_01)
                                                          0.00       0.06 r
  gen_key_expansion[2].key_exp_inst/key_in[9] (KeyExpansion_02)
                                                          0.00       0.06 r
  gen_key_expansion[2].key_exp_inst/sbox_loop[8].s_box/a[1] (Sbox_195)
                                                          0.00       0.06 r
  gen_key_expansion[2].key_exp_inst/sbox_loop[8].s_box/U521/X (SAEDLVT14_INV_1)
                                                          0.03       0.09 f
  gen_key_expansion[2].key_exp_inst/sbox_loop[8].s_box/U509/X (SAEDLVT14_NR2_MM_1)
                                                          0.06       0.14 r
  gen_key_expansion[2].key_exp_inst/sbox_loop[8].s_box/U500/X (SAEDLVT14_ND2_CDC_1)
                                                          0.11       0.26 f
  gen_key_expansion[2].key_exp_inst/sbox_loop[8].s_box/U411/X (SAEDLVT14_BUF_S_1)
                                                          0.06       0.32 f
  gen_key_expansion[2].key_exp_inst/sbox_loop[8].s_box/U190/X (SAEDLVT14_INV_1)
                                                          0.12       0.44 r
  gen_key_expansion[2].key_exp_inst/sbox_loop[8].s_box/U10/X (SAEDLVT14_NR2_MM_1)
                                                          0.07       0.52 f
  gen_key_expansion[2].key_exp_inst/sbox_loop[8].s_box/U384/X (SAEDLVT14_NR2_MM_1)
                                                          0.02       0.54 r
  gen_key_expansion[2].key_exp_inst/sbox_loop[8].s_box/U383/X (SAEDLVT14_OR4_1)
                                                          0.02       0.56 r
  gen_key_expansion[2].key_exp_inst/sbox_loop[8].s_box/U129/X (SAEDLVT14_OR4_1)
                                                          0.02       0.59 r
  gen_key_expansion[2].key_exp_inst/sbox_loop[8].s_box/U105/X (SAEDLVT14_OR3_1)
                                                          0.02       0.61 r
  gen_key_expansion[2].key_exp_inst/sbox_loop[8].s_box/U45/X (SAEDLVT14_OR4_1)
                                                          0.02       0.63 r
  gen_key_expansion[2].key_exp_inst/sbox_loop[8].s_box/U104/X (SAEDLVT14_AO21_1)
                                                          0.02       0.65 r
  gen_key_expansion[2].key_exp_inst/sbox_loop[8].s_box/U103/X (SAEDLVT14_AO221_0P5)
                                                          0.02       0.67 r
  gen_key_expansion[2].key_exp_inst/sbox_loop[8].s_box/U31/X (SAEDLVT14_OR4_1)
                                                          0.03       0.70 r
  gen_key_expansion[2].key_exp_inst/sbox_loop[8].s_box/b[2] (Sbox_195)
                                                          0.00       0.70 r
  gen_key_expansion[2].key_exp_inst/U39/X (SAEDLVT14_EO2_1)
                                                          0.04       0.73 r
  gen_key_expansion[2].key_exp_inst/U11/X (SAEDLVT14_EO2_1)
                                                          0.04       0.77 f
  gen_key_expansion[2].key_exp_inst/U75/X (SAEDLVT14_EO2_1)
                                                          0.03       0.80 r
  gen_key_expansion[2].key_exp_inst/DUT/D[98] (DFF_128_48)
                                                          0.00       0.80 r
  gen_key_expansion[2].key_exp_inst/DUT/Q_reg[98]/D (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  gen_key_expansion[2].key_exp_inst/DUT/Q_reg[98]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.90 r
  library setup time                                     -0.01       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: gen_key_expansion[3].key_exp_inst/DUT/Q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_key_expansion[4].key_exp_inst/DUT/Q_reg[122]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REG2REG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_key_expansion[3].key_exp_inst/DUT/Q_reg[1]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  gen_key_expansion[3].key_exp_inst/DUT/Q_reg[1]/Q (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.06       0.06 r
  gen_key_expansion[3].key_exp_inst/DUT/Q[1] (DFF_128_47)
                                                          0.00       0.06 r
  gen_key_expansion[3].key_exp_inst/key_out[1] (KeyExpansion_04)
                                                          0.00       0.06 r
  gen_key_expansion[4].key_exp_inst/key_in[1] (KeyExpansion_08)
                                                          0.00       0.06 r
  gen_key_expansion[4].key_exp_inst/sbox_loop[0].s_box/a[1] (Sbox_188)
                                                          0.00       0.06 r
  gen_key_expansion[4].key_exp_inst/sbox_loop[0].s_box/U520/X (SAEDLVT14_INV_1)
                                                          0.03       0.09 f
  gen_key_expansion[4].key_exp_inst/sbox_loop[0].s_box/U508/X (SAEDLVT14_NR2_MM_1)
                                                          0.06       0.14 r
  gen_key_expansion[4].key_exp_inst/sbox_loop[0].s_box/U499/X (SAEDLVT14_ND2_CDC_1)
                                                          0.11       0.26 f
  gen_key_expansion[4].key_exp_inst/sbox_loop[0].s_box/U412/X (SAEDLVT14_BUF_S_1)
                                                          0.06       0.32 f
  gen_key_expansion[4].key_exp_inst/sbox_loop[0].s_box/U187/X (SAEDLVT14_INV_1)
                                                          0.12       0.44 r
  gen_key_expansion[4].key_exp_inst/sbox_loop[0].s_box/U10/X (SAEDLVT14_NR2_MM_1)
                                                          0.07       0.52 f
  gen_key_expansion[4].key_exp_inst/sbox_loop[0].s_box/U388/X (SAEDLVT14_NR2_MM_1)
                                                          0.02       0.54 r
  gen_key_expansion[4].key_exp_inst/sbox_loop[0].s_box/U387/X (SAEDLVT14_OR4_1)
                                                          0.02       0.56 r
  gen_key_expansion[4].key_exp_inst/sbox_loop[0].s_box/U130/X (SAEDLVT14_OR4_1)
                                                          0.02       0.59 r
  gen_key_expansion[4].key_exp_inst/sbox_loop[0].s_box/U106/X (SAEDLVT14_OR3_1)
                                                          0.02       0.61 r
  gen_key_expansion[4].key_exp_inst/sbox_loop[0].s_box/U45/X (SAEDLVT14_OR4_1)
                                                          0.02       0.63 r
  gen_key_expansion[4].key_exp_inst/sbox_loop[0].s_box/U105/X (SAEDLVT14_AO21_1)
                                                          0.02       0.65 r
  gen_key_expansion[4].key_exp_inst/sbox_loop[0].s_box/U104/X (SAEDLVT14_AO221_0P5)
                                                          0.02       0.67 r
  gen_key_expansion[4].key_exp_inst/sbox_loop[0].s_box/U31/X (SAEDLVT14_OR4_1)
                                                          0.03       0.70 r
  gen_key_expansion[4].key_exp_inst/sbox_loop[0].s_box/b[2] (Sbox_188)
                                                          0.00       0.70 r
  gen_key_expansion[4].key_exp_inst/U61/X (SAEDLVT14_EO2_1)
                                                          0.04       0.73 r
  gen_key_expansion[4].key_exp_inst/U33/X (SAEDLVT14_EO2_1)
                                                          0.04       0.77 f
  gen_key_expansion[4].key_exp_inst/U97/X (SAEDLVT14_EO2_1)
                                                          0.03       0.80 r
  gen_key_expansion[4].key_exp_inst/DUT/D[122] (DFF_128_46)
                                                          0.00       0.80 r
  gen_key_expansion[4].key_exp_inst/DUT/Q_reg[122]/D (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  gen_key_expansion[4].key_exp_inst/DUT/Q_reg[122]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.90 r
  library setup time                                     -0.01       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: gen_key_expansion[3].key_exp_inst/DUT/Q_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_key_expansion[4].key_exp_inst/DUT/Q_reg[114]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REG2REG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_key_expansion[3].key_exp_inst/DUT/Q_reg[25]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  gen_key_expansion[3].key_exp_inst/DUT/Q_reg[25]/Q (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.06       0.06 r
  gen_key_expansion[3].key_exp_inst/DUT/Q[25] (DFF_128_47)
                                                          0.00       0.06 r
  gen_key_expansion[3].key_exp_inst/key_out[25] (KeyExpansion_04)
                                                          0.00       0.06 r
  gen_key_expansion[4].key_exp_inst/key_in[25] (KeyExpansion_08)
                                                          0.00       0.06 r
  gen_key_expansion[4].key_exp_inst/sbox_loop[24].s_box/a[1] (Sbox_185)
                                                          0.00       0.06 r
  gen_key_expansion[4].key_exp_inst/sbox_loop[24].s_box/U520/X (SAEDLVT14_INV_1)
                                                          0.03       0.09 f
  gen_key_expansion[4].key_exp_inst/sbox_loop[24].s_box/U508/X (SAEDLVT14_NR2_MM_1)
                                                          0.06       0.14 r
  gen_key_expansion[4].key_exp_inst/sbox_loop[24].s_box/U499/X (SAEDLVT14_ND2_CDC_1)
                                                          0.11       0.26 f
  gen_key_expansion[4].key_exp_inst/sbox_loop[24].s_box/U412/X (SAEDLVT14_BUF_S_1)
                                                          0.06       0.32 f
  gen_key_expansion[4].key_exp_inst/sbox_loop[24].s_box/U187/X (SAEDLVT14_INV_1)
                                                          0.12       0.44 r
  gen_key_expansion[4].key_exp_inst/sbox_loop[24].s_box/U10/X (SAEDLVT14_NR2_MM_1)
                                                          0.07       0.52 f
  gen_key_expansion[4].key_exp_inst/sbox_loop[24].s_box/U388/X (SAEDLVT14_NR2_MM_1)
                                                          0.02       0.54 r
  gen_key_expansion[4].key_exp_inst/sbox_loop[24].s_box/U387/X (SAEDLVT14_OR4_1)
                                                          0.02       0.56 r
  gen_key_expansion[4].key_exp_inst/sbox_loop[24].s_box/U130/X (SAEDLVT14_OR4_1)
                                                          0.02       0.59 r
  gen_key_expansion[4].key_exp_inst/sbox_loop[24].s_box/U106/X (SAEDLVT14_OR3_1)
                                                          0.02       0.61 r
  gen_key_expansion[4].key_exp_inst/sbox_loop[24].s_box/U45/X (SAEDLVT14_OR4_1)
                                                          0.02       0.63 r
  gen_key_expansion[4].key_exp_inst/sbox_loop[24].s_box/U105/X (SAEDLVT14_AO21_1)
                                                          0.02       0.65 r
  gen_key_expansion[4].key_exp_inst/sbox_loop[24].s_box/U104/X (SAEDLVT14_AO221_0P5)
                                                          0.02       0.67 r
  gen_key_expansion[4].key_exp_inst/sbox_loop[24].s_box/U31/X (SAEDLVT14_OR4_1)
                                                          0.03       0.70 r
  gen_key_expansion[4].key_exp_inst/sbox_loop[24].s_box/b[2] (Sbox_185)
                                                          0.00       0.70 r
  gen_key_expansion[4].key_exp_inst/U54/X (SAEDLVT14_EO2_1)
                                                          0.04       0.73 r
  gen_key_expansion[4].key_exp_inst/U26/X (SAEDLVT14_EO2_1)
                                                          0.04       0.77 f
  gen_key_expansion[4].key_exp_inst/U90/X (SAEDLVT14_EO2_1)
                                                          0.03       0.80 r
  gen_key_expansion[4].key_exp_inst/DUT/D[114] (DFF_128_46)
                                                          0.00       0.80 r
  gen_key_expansion[4].key_exp_inst/DUT/Q_reg[114]/D (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  gen_key_expansion[4].key_exp_inst/DUT/Q_reg[114]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.90 r
  library setup time                                     -0.01       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: gen_key_expansion[3].key_exp_inst/DUT/Q_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_key_expansion[4].key_exp_inst/DUT/Q_reg[106]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REG2REG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_key_expansion[3].key_exp_inst/DUT/Q_reg[17]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  gen_key_expansion[3].key_exp_inst/DUT/Q_reg[17]/Q (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.06       0.06 r
  gen_key_expansion[3].key_exp_inst/DUT/Q[17] (DFF_128_47)
                                                          0.00       0.06 r
  gen_key_expansion[3].key_exp_inst/key_out[17] (KeyExpansion_04)
                                                          0.00       0.06 r
  gen_key_expansion[4].key_exp_inst/key_in[17] (KeyExpansion_08)
                                                          0.00       0.06 r
  gen_key_expansion[4].key_exp_inst/sbox_loop[16].s_box/a[1] (Sbox_186)
                                                          0.00       0.06 r
  gen_key_expansion[4].key_exp_inst/sbox_loop[16].s_box/U520/X (SAEDLVT14_INV_1)
                                                          0.03       0.09 f
  gen_key_expansion[4].key_exp_inst/sbox_loop[16].s_box/U508/X (SAEDLVT14_NR2_MM_1)
                                                          0.06       0.14 r
  gen_key_expansion[4].key_exp_inst/sbox_loop[16].s_box/U499/X (SAEDLVT14_ND2_CDC_1)
                                                          0.11       0.26 f
  gen_key_expansion[4].key_exp_inst/sbox_loop[16].s_box/U412/X (SAEDLVT14_BUF_S_1)
                                                          0.06       0.32 f
  gen_key_expansion[4].key_exp_inst/sbox_loop[16].s_box/U187/X (SAEDLVT14_INV_1)
                                                          0.12       0.44 r
  gen_key_expansion[4].key_exp_inst/sbox_loop[16].s_box/U10/X (SAEDLVT14_NR2_MM_1)
                                                          0.07       0.52 f
  gen_key_expansion[4].key_exp_inst/sbox_loop[16].s_box/U388/X (SAEDLVT14_NR2_MM_1)
                                                          0.02       0.54 r
  gen_key_expansion[4].key_exp_inst/sbox_loop[16].s_box/U387/X (SAEDLVT14_OR4_1)
                                                          0.02       0.56 r
  gen_key_expansion[4].key_exp_inst/sbox_loop[16].s_box/U130/X (SAEDLVT14_OR4_1)
                                                          0.02       0.59 r
  gen_key_expansion[4].key_exp_inst/sbox_loop[16].s_box/U106/X (SAEDLVT14_OR3_1)
                                                          0.02       0.61 r
  gen_key_expansion[4].key_exp_inst/sbox_loop[16].s_box/U45/X (SAEDLVT14_OR4_1)
                                                          0.02       0.63 r
  gen_key_expansion[4].key_exp_inst/sbox_loop[16].s_box/U105/X (SAEDLVT14_AO21_1)
                                                          0.02       0.65 r
  gen_key_expansion[4].key_exp_inst/sbox_loop[16].s_box/U104/X (SAEDLVT14_AO221_0P5)
                                                          0.02       0.67 r
  gen_key_expansion[4].key_exp_inst/sbox_loop[16].s_box/U31/X (SAEDLVT14_OR4_1)
                                                          0.03       0.70 r
  gen_key_expansion[4].key_exp_inst/sbox_loop[16].s_box/b[2] (Sbox_186)
                                                          0.00       0.70 r
  gen_key_expansion[4].key_exp_inst/U47/X (SAEDLVT14_EO2_1)
                                                          0.04       0.73 r
  gen_key_expansion[4].key_exp_inst/U19/X (SAEDLVT14_EO2_1)
                                                          0.04       0.77 f
  gen_key_expansion[4].key_exp_inst/U83/X (SAEDLVT14_EO2_1)
                                                          0.03       0.80 r
  gen_key_expansion[4].key_exp_inst/DUT/D[106] (DFF_128_46)
                                                          0.00       0.80 r
  gen_key_expansion[4].key_exp_inst/DUT/Q_reg[106]/D (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  gen_key_expansion[4].key_exp_inst/DUT/Q_reg[106]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.90 r
  library setup time                                     -0.01       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: gen_key_expansion[3].key_exp_inst/DUT/Q_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_key_expansion[4].key_exp_inst/DUT/Q_reg[98]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REG2REG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_key_expansion[3].key_exp_inst/DUT/Q_reg[9]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  gen_key_expansion[3].key_exp_inst/DUT/Q_reg[9]/Q (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.06       0.06 r
  gen_key_expansion[3].key_exp_inst/DUT/Q[9] (DFF_128_47)
                                                          0.00       0.06 r
  gen_key_expansion[3].key_exp_inst/key_out[9] (KeyExpansion_04)
                                                          0.00       0.06 r
  gen_key_expansion[4].key_exp_inst/key_in[9] (KeyExpansion_08)
                                                          0.00       0.06 r
  gen_key_expansion[4].key_exp_inst/sbox_loop[8].s_box/a[1] (Sbox_187)
                                                          0.00       0.06 r
  gen_key_expansion[4].key_exp_inst/sbox_loop[8].s_box/U520/X (SAEDLVT14_INV_1)
                                                          0.03       0.09 f
  gen_key_expansion[4].key_exp_inst/sbox_loop[8].s_box/U508/X (SAEDLVT14_NR2_MM_1)
                                                          0.06       0.14 r
  gen_key_expansion[4].key_exp_inst/sbox_loop[8].s_box/U499/X (SAEDLVT14_ND2_CDC_1)
                                                          0.11       0.26 f
  gen_key_expansion[4].key_exp_inst/sbox_loop[8].s_box/U412/X (SAEDLVT14_BUF_S_1)
                                                          0.06       0.32 f
  gen_key_expansion[4].key_exp_inst/sbox_loop[8].s_box/U187/X (SAEDLVT14_INV_1)
                                                          0.12       0.44 r
  gen_key_expansion[4].key_exp_inst/sbox_loop[8].s_box/U10/X (SAEDLVT14_NR2_MM_1)
                                                          0.07       0.52 f
  gen_key_expansion[4].key_exp_inst/sbox_loop[8].s_box/U388/X (SAEDLVT14_NR2_MM_1)
                                                          0.02       0.54 r
  gen_key_expansion[4].key_exp_inst/sbox_loop[8].s_box/U387/X (SAEDLVT14_OR4_1)
                                                          0.02       0.56 r
  gen_key_expansion[4].key_exp_inst/sbox_loop[8].s_box/U130/X (SAEDLVT14_OR4_1)
                                                          0.02       0.59 r
  gen_key_expansion[4].key_exp_inst/sbox_loop[8].s_box/U106/X (SAEDLVT14_OR3_1)
                                                          0.02       0.61 r
  gen_key_expansion[4].key_exp_inst/sbox_loop[8].s_box/U45/X (SAEDLVT14_OR4_1)
                                                          0.02       0.63 r
  gen_key_expansion[4].key_exp_inst/sbox_loop[8].s_box/U105/X (SAEDLVT14_AO21_1)
                                                          0.02       0.65 r
  gen_key_expansion[4].key_exp_inst/sbox_loop[8].s_box/U104/X (SAEDLVT14_AO221_0P5)
                                                          0.02       0.67 r
  gen_key_expansion[4].key_exp_inst/sbox_loop[8].s_box/U31/X (SAEDLVT14_OR4_1)
                                                          0.03       0.70 r
  gen_key_expansion[4].key_exp_inst/sbox_loop[8].s_box/b[2] (Sbox_187)
                                                          0.00       0.70 r
  gen_key_expansion[4].key_exp_inst/U40/X (SAEDLVT14_EO2_1)
                                                          0.04       0.73 r
  gen_key_expansion[4].key_exp_inst/U12/X (SAEDLVT14_EO2_1)
                                                          0.04       0.77 f
  gen_key_expansion[4].key_exp_inst/U76/X (SAEDLVT14_EO2_1)
                                                          0.03       0.80 r
  gen_key_expansion[4].key_exp_inst/DUT/D[98] (DFF_128_46)
                                                          0.00       0.80 r
  gen_key_expansion[4].key_exp_inst/DUT/Q_reg[98]/D (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  gen_key_expansion[4].key_exp_inst/DUT/Q_reg[98]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.90 r
  library setup time                                     -0.01       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: gen_rounds[10].round_key_inst/DUT/Q_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cipher_out[19]
            (output port clocked by clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_rounds[10].round_key_inst/DUT/Q_reg[19]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  gen_rounds[10].round_key_inst/DUT/Q_reg[19]/Q (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.03       0.03 f
  gen_rounds[10].round_key_inst/DUT/Q[19] (DFF_128_1)     0.00       0.03 f
  gen_rounds[10].round_key_inst/b[19] (roundkey_1)        0.00       0.03 f
  cipher_out[19] (out)                                    0.00       0.03 f
  data arrival time                                                  0.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  output external delay                                  -0.10       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -0.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: gen_rounds[10].round_key_inst/DUT/Q_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cipher_out[18]
            (output port clocked by clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_rounds[10].round_key_inst/DUT/Q_reg[18]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  gen_rounds[10].round_key_inst/DUT/Q_reg[18]/Q (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.03       0.03 f
  gen_rounds[10].round_key_inst/DUT/Q[18] (DFF_128_1)     0.00       0.03 f
  gen_rounds[10].round_key_inst/b[18] (roundkey_1)        0.00       0.03 f
  cipher_out[18] (out)                                    0.00       0.03 f
  data arrival time                                                  0.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  output external delay                                  -0.10       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -0.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: gen_rounds[10].round_key_inst/DUT/Q_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cipher_out[17]
            (output port clocked by clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_rounds[10].round_key_inst/DUT/Q_reg[17]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  gen_rounds[10].round_key_inst/DUT/Q_reg[17]/Q (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.03       0.03 f
  gen_rounds[10].round_key_inst/DUT/Q[17] (DFF_128_1)     0.00       0.03 f
  gen_rounds[10].round_key_inst/b[17] (roundkey_1)        0.00       0.03 f
  cipher_out[17] (out)                                    0.00       0.03 f
  data arrival time                                                  0.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  output external delay                                  -0.10       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -0.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: gen_rounds[10].round_key_inst/DUT/Q_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cipher_out[16]
            (output port clocked by clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_rounds[10].round_key_inst/DUT/Q_reg[16]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  gen_rounds[10].round_key_inst/DUT/Q_reg[16]/Q (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.03       0.03 f
  gen_rounds[10].round_key_inst/DUT/Q[16] (DFF_128_1)     0.00       0.03 f
  gen_rounds[10].round_key_inst/b[16] (roundkey_1)        0.00       0.03 f
  cipher_out[16] (out)                                    0.00       0.03 f
  data arrival time                                                  0.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  output external delay                                  -0.10       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -0.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: gen_rounds[10].round_key_inst/DUT/Q_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cipher_out[15]
            (output port clocked by clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_rounds[10].round_key_inst/DUT/Q_reg[15]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  gen_rounds[10].round_key_inst/DUT/Q_reg[15]/Q (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.03       0.03 f
  gen_rounds[10].round_key_inst/DUT/Q[15] (DFF_128_1)     0.00       0.03 f
  gen_rounds[10].round_key_inst/b[15] (roundkey_1)        0.00       0.03 f
  cipher_out[15] (out)                                    0.00       0.03 f
  data arrival time                                                  0.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  output external delay                                  -0.10       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -0.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: gen_rounds[10].round_key_inst/DUT/Q_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cipher_out[14]
            (output port clocked by clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_rounds[10].round_key_inst/DUT/Q_reg[14]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  gen_rounds[10].round_key_inst/DUT/Q_reg[14]/Q (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.03       0.03 f
  gen_rounds[10].round_key_inst/DUT/Q[14] (DFF_128_1)     0.00       0.03 f
  gen_rounds[10].round_key_inst/b[14] (roundkey_1)        0.00       0.03 f
  cipher_out[14] (out)                                    0.00       0.03 f
  data arrival time                                                  0.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  output external delay                                  -0.10       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -0.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: gen_rounds[10].round_key_inst/DUT/Q_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cipher_out[13]
            (output port clocked by clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_rounds[10].round_key_inst/DUT/Q_reg[13]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  gen_rounds[10].round_key_inst/DUT/Q_reg[13]/Q (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.03       0.03 f
  gen_rounds[10].round_key_inst/DUT/Q[13] (DFF_128_1)     0.00       0.03 f
  gen_rounds[10].round_key_inst/b[13] (roundkey_1)        0.00       0.03 f
  cipher_out[13] (out)                                    0.00       0.03 f
  data arrival time                                                  0.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  output external delay                                  -0.10       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -0.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: gen_rounds[10].round_key_inst/DUT/Q_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cipher_out[12]
            (output port clocked by clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_rounds[10].round_key_inst/DUT/Q_reg[12]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  gen_rounds[10].round_key_inst/DUT/Q_reg[12]/Q (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.03       0.03 f
  gen_rounds[10].round_key_inst/DUT/Q[12] (DFF_128_1)     0.00       0.03 f
  gen_rounds[10].round_key_inst/b[12] (roundkey_1)        0.00       0.03 f
  cipher_out[12] (out)                                    0.00       0.03 f
  data arrival time                                                  0.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  output external delay                                  -0.10       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -0.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: gen_rounds[10].round_key_inst/DUT/Q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cipher_out[11]
            (output port clocked by clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_rounds[10].round_key_inst/DUT/Q_reg[11]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  gen_rounds[10].round_key_inst/DUT/Q_reg[11]/Q (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.03       0.03 f
  gen_rounds[10].round_key_inst/DUT/Q[11] (DFF_128_1)     0.00       0.03 f
  gen_rounds[10].round_key_inst/b[11] (roundkey_1)        0.00       0.03 f
  cipher_out[11] (out)                                    0.00       0.03 f
  data arrival time                                                  0.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  output external delay                                  -0.10       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -0.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: gen_rounds[10].round_key_inst/DUT/Q_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cipher_out[10]
            (output port clocked by clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_rounds[10].round_key_inst/DUT/Q_reg[10]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  gen_rounds[10].round_key_inst/DUT/Q_reg[10]/Q (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.03       0.03 f
  gen_rounds[10].round_key_inst/DUT/Q[10] (DFF_128_1)     0.00       0.03 f
  gen_rounds[10].round_key_inst/b[10] (roundkey_1)        0.00       0.03 f
  cipher_out[10] (out)                                    0.00       0.03 f
  data arrival time                                                  0.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  output external delay                                  -0.10       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -0.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: gen_rounds[10].round_key_inst/DUT/Q_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cipher_out[9]
            (output port clocked by clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_rounds[10].round_key_inst/DUT/Q_reg[9]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  gen_rounds[10].round_key_inst/DUT/Q_reg[9]/Q (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.03       0.03 f
  gen_rounds[10].round_key_inst/DUT/Q[9] (DFF_128_1)      0.00       0.03 f
  gen_rounds[10].round_key_inst/b[9] (roundkey_1)         0.00       0.03 f
  cipher_out[9] (out)                                     0.00       0.03 f
  data arrival time                                                  0.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  output external delay                                  -0.10       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -0.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: gen_rounds[10].round_key_inst/DUT/Q_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cipher_out[8]
            (output port clocked by clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_rounds[10].round_key_inst/DUT/Q_reg[8]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  gen_rounds[10].round_key_inst/DUT/Q_reg[8]/Q (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.03       0.03 f
  gen_rounds[10].round_key_inst/DUT/Q[8] (DFF_128_1)      0.00       0.03 f
  gen_rounds[10].round_key_inst/b[8] (roundkey_1)         0.00       0.03 f
  cipher_out[8] (out)                                     0.00       0.03 f
  data arrival time                                                  0.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  output external delay                                  -0.10       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -0.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: gen_rounds[10].round_key_inst/DUT/Q_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cipher_out[7]
            (output port clocked by clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_rounds[10].round_key_inst/DUT/Q_reg[7]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  gen_rounds[10].round_key_inst/DUT/Q_reg[7]/Q (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.03       0.03 f
  gen_rounds[10].round_key_inst/DUT/Q[7] (DFF_128_1)      0.00       0.03 f
  gen_rounds[10].round_key_inst/b[7] (roundkey_1)         0.00       0.03 f
  cipher_out[7] (out)                                     0.00       0.03 f
  data arrival time                                                  0.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  output external delay                                  -0.10       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -0.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: gen_rounds[10].round_key_inst/DUT/Q_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cipher_out[6]
            (output port clocked by clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_rounds[10].round_key_inst/DUT/Q_reg[6]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  gen_rounds[10].round_key_inst/DUT/Q_reg[6]/Q (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.03       0.03 f
  gen_rounds[10].round_key_inst/DUT/Q[6] (DFF_128_1)      0.00       0.03 f
  gen_rounds[10].round_key_inst/b[6] (roundkey_1)         0.00       0.03 f
  cipher_out[6] (out)                                     0.00       0.03 f
  data arrival time                                                  0.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  output external delay                                  -0.10       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -0.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: gen_rounds[10].round_key_inst/DUT/Q_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cipher_out[5]
            (output port clocked by clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_rounds[10].round_key_inst/DUT/Q_reg[5]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  gen_rounds[10].round_key_inst/DUT/Q_reg[5]/Q (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.03       0.03 f
  gen_rounds[10].round_key_inst/DUT/Q[5] (DFF_128_1)      0.00       0.03 f
  gen_rounds[10].round_key_inst/b[5] (roundkey_1)         0.00       0.03 f
  cipher_out[5] (out)                                     0.00       0.03 f
  data arrival time                                                  0.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  output external delay                                  -0.10       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -0.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: gen_rounds[10].round_key_inst/DUT/Q_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cipher_out[4]
            (output port clocked by clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_rounds[10].round_key_inst/DUT/Q_reg[4]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  gen_rounds[10].round_key_inst/DUT/Q_reg[4]/Q (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.03       0.03 f
  gen_rounds[10].round_key_inst/DUT/Q[4] (DFF_128_1)      0.00       0.03 f
  gen_rounds[10].round_key_inst/b[4] (roundkey_1)         0.00       0.03 f
  cipher_out[4] (out)                                     0.00       0.03 f
  data arrival time                                                  0.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  output external delay                                  -0.10       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -0.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: gen_rounds[10].round_key_inst/DUT/Q_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cipher_out[3]
            (output port clocked by clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_rounds[10].round_key_inst/DUT/Q_reg[3]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  gen_rounds[10].round_key_inst/DUT/Q_reg[3]/Q (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.03       0.03 f
  gen_rounds[10].round_key_inst/DUT/Q[3] (DFF_128_1)      0.00       0.03 f
  gen_rounds[10].round_key_inst/b[3] (roundkey_1)         0.00       0.03 f
  cipher_out[3] (out)                                     0.00       0.03 f
  data arrival time                                                  0.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  output external delay                                  -0.10       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -0.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: gen_rounds[10].round_key_inst/DUT/Q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cipher_out[2]
            (output port clocked by clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_rounds[10].round_key_inst/DUT/Q_reg[2]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  gen_rounds[10].round_key_inst/DUT/Q_reg[2]/Q (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.03       0.03 f
  gen_rounds[10].round_key_inst/DUT/Q[2] (DFF_128_1)      0.00       0.03 f
  gen_rounds[10].round_key_inst/b[2] (roundkey_1)         0.00       0.03 f
  cipher_out[2] (out)                                     0.00       0.03 f
  data arrival time                                                  0.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  output external delay                                  -0.10       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -0.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: gen_rounds[10].round_key_inst/DUT/Q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cipher_out[1]
            (output port clocked by clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_rounds[10].round_key_inst/DUT/Q_reg[1]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  gen_rounds[10].round_key_inst/DUT/Q_reg[1]/Q (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.03       0.03 f
  gen_rounds[10].round_key_inst/DUT/Q[1] (DFF_128_1)      0.00       0.03 f
  gen_rounds[10].round_key_inst/b[1] (roundkey_1)         0.00       0.03 f
  cipher_out[1] (out)                                     0.00       0.03 f
  data arrival time                                                  0.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  output external delay                                  -0.10       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -0.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: gen_rounds[10].round_key_inst/DUT/Q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cipher_out[0]
            (output port clocked by clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_rounds[10].round_key_inst/DUT/Q_reg[0]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  gen_rounds[10].round_key_inst/DUT/Q_reg[0]/Q (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.03       0.03 f
  gen_rounds[10].round_key_inst/DUT/Q[0] (DFF_128_1)      0.00       0.03 f
  gen_rounds[10].round_key_inst/b[0] (roundkey_1)         0.00       0.03 f
  cipher_out[0] (out)                                     0.00       0.03 f
  data arrival time                                                  0.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  output external delay                                  -0.10       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -0.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


1
