/* Generated by Yosys 0.41+111 (git sha1 4b67f3757, clang++ 10.0.0-4ubuntu1 -fPIC -Os) */

(* top =  1  *)
(* src = "../../../cpu_wrapper.v:6.1-80.10" *)
module cpu_wrapper(Din_emu, Dout_emu, Addr_emu, load_emu, get_emu, clk_emu, clk_dut, clk_LED);
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0000_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0001_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0002_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0003_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0004_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0005_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0006_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0007_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0008_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0009_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0010_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0011_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0012_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0013_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0014_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0015_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0016_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0017_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0018_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0019_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0020_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0021_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0022_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0023_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0024_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0025_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0026_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0027_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0028_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0029_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0030_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0031_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0032_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0033_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0034_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0035_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0036_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0037_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0038_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0039_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0040_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0041_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0042_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0043_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0044_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0045_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0046_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0047_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0048_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0049_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0050_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0051_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0052_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0053_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0054_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0055_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0056_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [7:0] _0057_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0058_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0059_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0060_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0061_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0062_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0063_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0064_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0065_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0066_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0067_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0068_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0069_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0070_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0071_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0072_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0073_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0074_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [7:0] _0075_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0076_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0077_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0078_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0079_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0080_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0081_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0082_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0083_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0084_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0085_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0086_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0087_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0088_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0089_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0090_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0091_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0092_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0093_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0094_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0095_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0096_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0097_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0098_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0099_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0100_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0101_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0102_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0103_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0104_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0105_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0106_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0107_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0108_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0109_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0110_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0111_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0112_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0113_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0114_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0115_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0116_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0117_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0118_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0119_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0120_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0121_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0122_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0123_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0124_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0125_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0126_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0127_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0128_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0129_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0130_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0131_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0132_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0133_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0134_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0135_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0136_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0137_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0138_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0139_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0140_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0141_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0142_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0143_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0144_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0145_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0146_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0147_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0148_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0149_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0150_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0151_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0152_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0153_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0154_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0155_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0156_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0157_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [7:0] _0158_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0159_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0160_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0161_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0162_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0163_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0164_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0165_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0166_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0167_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0168_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0169_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0170_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0171_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0172_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0173_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0174_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [7:0] _0175_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0176_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0177_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0178_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0179_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0180_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0181_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0182_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0183_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0184_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [7:0] _0185_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0186_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0187_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0188_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0189_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0190_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0191_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0192_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0193_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0194_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0195_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0196_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [7:0] _0197_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0198_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0199_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0200_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0201_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0202_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0203_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0204_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0205_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0206_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0207_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0208_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0209_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0210_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0211_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0212_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0213_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0214_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0215_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0216_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0217_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0218_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0219_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0220_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0221_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0222_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0223_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0224_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0225_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0226_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0227_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0228_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0229_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0230_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0231_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0232_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0233_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0234_;
  wire _0235_;
  wire _0236_;
  wire _0237_;
  wire _0238_;
  wire _0239_;
  wire _0240_;
  wire _0241_;
  wire _0242_;
  wire _0243_;
  wire _0244_;
  wire _0245_;
  wire _0246_;
  wire _0247_;
  wire _0248_;
  wire _0249_;
  wire _0250_;
  (* src = "../../../../source/cpu.v:768.1-784.8" *)
  wire _0251_;
  (* src = "../../../../source/cpu.v:839.1-848.8" *)
  wire _0252_;
  (* src = "../../../../source/cpu.v:823.1-834.31" *)
  wire _0253_;
  (* src = "../../../../source/cpu.v:804.1-817.23" *)
  wire _0254_;
  (* src = "../../../../source/cpu.v:853.1-863.23" *)
  wire _0255_;
  (* src = "../../../../source/cpu.v:790.1-802.8" *)
  wire _0256_;
  (* src = "../../../../source/cpu.v:500.1-504.32" *)
  wire _0257_;
  (* src = "../../../../source/cpu.v:1270.17-1270.28" *)
  wire _0258_;
  (* src = "../../../../source/cpu.v:1271.17-1271.28" *)
  wire _0259_;
  (* src = "../../../../source/cpu.v:1272.17-1272.28" *)
  wire _0260_;
  (* src = "../../../../source/cpu.v:1273.17-1273.28" *)
  wire _0261_;
  (* src = "../../../../source/cpu.v:1274.17-1274.28" *)
  wire _0262_;
  (* src = "../../../../source/cpu.v:1275.17-1275.28" *)
  wire _0263_;
  (* src = "../../../../source/cpu.v:1276.17-1276.28" *)
  wire _0264_;
  (* src = "../../../../source/cpu.v:1277.17-1277.28" *)
  wire _0265_;
  (* src = "../../../../source/cpu.v:1278.17-1278.28" *)
  wire _0266_;
  (* src = "../../../../source/cpu.v:423.14-424.59" *)
  wire _0267_;
  wire _0268_;
  wire _0269_;
  wire _0270_;
  wire _0271_;
  wire _0272_;
  wire _0273_;
  wire _0274_;
  wire _0275_;
  (* src = "../../../../source/cpu.v:552.25-552.87" *)
  wire _0276_;
  (* src = "../../../../source/cpu.v:552.25-552.87" *)
  wire _0277_;
  (* src = "../../../../source/cpu.v:552.25-552.87" *)
  wire _0278_;
  (* src = "../../../../source/cpu.v:552.25-552.87" *)
  wire _0279_;
  (* src = "../../../../source/cpu.v:552.25-552.87" *)
  wire _0280_;
  (* src = "../../../../source/cpu.v:552.25-552.87" *)
  wire _0281_;
  (* src = "../../../../source/cpu.v:552.25-552.87" *)
  wire _0282_;
  (* src = "../../../../source/cpu.v:552.25-552.87" *)
  wire _0283_;
  (* src = "../../../../source/ALU8.v:116.16-116.29" *)
  wire _0284_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:434.5-448.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:108.22-108.23" *)
  wire [4:0] _0285_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:434.5-448.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4" *)
  wire [4:0] _0286_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:434.5-448.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [4:0] _0287_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:434.5-448.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [4:0] _0288_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:434.5-448.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 4 5 6 7" *)
  wire [7:0] _0289_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:434.5-448.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "5 6 7" *)
  wire [7:0] _0290_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:297.5-318.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4" *)
  wire [4:0] _0291_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:297.5-318.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [4:0] _0292_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:297.5-318.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [4:0] _0293_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:297.5-318.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 4 5 6 7" *)
  wire [7:0] _0294_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:297.5-318.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "5 6 7" *)
  wire [7:0] _0295_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:354.15-354.31|/usr/local/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 10 12 13 14 15" *)
  wire [15:0] _0296_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:354.15-354.31|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [15:0] _0297_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:354.15-354.31|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [15:0] _0298_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:552.70-552.85|/usr/local/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2" *)
  wire [2:0] _0299_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:552.70-552.85|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [2:0] _0300_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:552.70-552.85|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [2:0] _0301_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:552.70-552.85|/usr/local/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _0302_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:552.70-552.85|/usr/local/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "3" *)
  wire [3:0] _0303_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:552.53-552.68|/usr/local/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2" *)
  wire [2:0] _0304_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:552.53-552.68|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [2:0] _0305_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:552.53-552.68|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [2:0] _0306_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:552.53-552.68|/usr/local/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _0307_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:552.53-552.68|/usr/local/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "3" *)
  wire [3:0] _0308_;
  (* force_downto = 32'd1 *)
  (* src = "../../../cpu_wrapper.v:21.20-21.31|/usr/local/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _0309_;
  (* force_downto = 32'd1 *)
  (* src = "../../../cpu_wrapper.v:21.20-21.31|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [3:0] _0310_;
  (* force_downto = 32'd1 *)
  (* src = "../../../cpu_wrapper.v:21.20-21.31|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [3:0] _0311_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/ALU8.v:95.11-95.52|/usr/local/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4" *)
  wire [4:0] _0312_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/ALU8.v:95.11-95.52|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [4:0] _0313_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/ALU8.v:95.11-95.52|/usr/local/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 4 5 6 7" *)
  wire [7:0] _0314_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/ALU8.v:95.11-95.52|/usr/local/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "5 6 7" *)
  wire [7:0] _0315_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/ALU8.v:96.11-96.51|/usr/local/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4" *)
  wire [4:0] _0316_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/ALU8.v:96.11-96.51|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [4:0] _0317_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/ALU8.v:96.11-96.51|/usr/local/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 4 5 6 7" *)
  wire [7:0] _0318_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/ALU8.v:96.11-96.51|/usr/local/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "5 6 7" *)
  wire [7:0] _0319_;
  wire _0320_;
  wire _0321_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire [5:0] _0322_;
  (* force_downto = 32'd1 *)
  (* src = "../../../cpu_wrapper.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:137.23-137.24" *)
  wire [7:0] _0323_;
  wire _0324_;
  wire _0325_;
  wire _0326_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:1217.9-1239.16|/usr/local/bin/../share/yosys/techmap.v:583.28-583.35" *)
  (* unused_bits = "0 1 2 3 4 5 6 16 17 19" *)
  wire [19:0] _0327_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:1217.9-1239.16|/usr/local/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire [3:0] _0328_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:1060.9-1079.16|/usr/local/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire [1:0] _0329_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:1038.9-1054.16|/usr/local/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire [1:0] _0330_;
  (* unused_bits = "2" *)
  wire [2:0] _0331_;
  wire [7:0] _0332_;
  wire [7:0] _0333_;
  wire _0334_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0335_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0336_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0337_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0338_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0339_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0340_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0341_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0342_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0343_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0344_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0345_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0346_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0347_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0348_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0349_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0350_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0351_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0352_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0353_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0354_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0355_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0356_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0357_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0358_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0359_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _0360_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0361_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0362_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0363_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0364_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0365_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0366_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0367_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0368_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0369_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0370_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0371_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0372_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0373_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0374_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0375_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0376_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0377_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0378_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0379_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0380_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0381_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0382_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0383_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0384_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _0385_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0386_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0387_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0388_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0389_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0390_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0391_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0392_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0393_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0394_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0395_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0396_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0397_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0398_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0399_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0400_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0401_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0402_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0403_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0404_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0405_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0406_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0407_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0408_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0409_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0410_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0411_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0412_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0413_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0414_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0415_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0416_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0417_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0418_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0419_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0420_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0421_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0422_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0423_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0424_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0425_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0426_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0427_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0428_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0429_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0430_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0431_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0432_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0433_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0434_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0435_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0436_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _0437_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _0438_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0439_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0440_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0441_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0442_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0443_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0444_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0445_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0446_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0447_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0448_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0449_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0450_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0451_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0452_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0453_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0454_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0455_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0456_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0457_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0458_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0459_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0460_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0461_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0462_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0463_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0464_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0465_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0466_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0467_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0468_;
  (* src = "../../../cpu_wrapper.v:38.17-38.19" *)
  wire [15:0] AB;
  (* src = "../../../cpu_wrapper.v:12.21-12.29" *)
  input [2:0] Addr_emu;
  wire [2:0] Addr_emu;
  (* src = "../../../cpu_wrapper.v:32.17-32.19" *)
  wire [7:0] DI;
  (* src = "../../../cpu_wrapper.v:40.17-40.19" *)
  (* unused_bits = "4" *)
  wire [7:0] DO;
  (* src = "../../../cpu_wrapper.v:10.21-10.28" *)
  input [7:0] Din_emu;
  wire [7:0] Din_emu;
  (* src = "../../../cpu_wrapper.v:11.21-11.29" *)
  output [7:0] Dout_emu;
  wire [7:0] Dout_emu;
  (* src = "../../../cpu_wrapper.v:33.17-33.20" *)
  wire IRQ;
  (* src = "../../../cpu_wrapper.v:34.17-34.20" *)
  wire NMI;
  (* src = "../../../cpu_wrapper.v:35.17-35.20" *)
  wire RDY;
  (* src = "../../../cpu_wrapper.v:39.17-39.19" *)
  wire WE;
  (* src = "../../../cpu_wrapper.v:16.12-16.19" *)
  output clk_LED;
  wire clk_LED;
  (* src = "../../../cpu_wrapper.v:14.21-14.28" *)
  input clk_dut;
  wire clk_dut;
  (* src = "../../../cpu_wrapper.v:13.40-13.47" *)
  input clk_emu;
  wire clk_emu;
  (* src = "../../../cpu_wrapper.v:18.15-18.22" *)
  wire [3:0] counter;
  (* src = "../../../cpu_wrapper.v:13.31-13.38" *)
  input get_emu;
  wire get_emu;
  (* src = "../../../cpu_wrapper.v:13.21-13.29" *)
  input load_emu;
  wire load_emu;
  (* src = "../../../cpu_wrapper.v:36.17-36.22" *)
  wire reset;
  (* unused_bits = "4 5 6 7" *)
  wire [7:0] \stimIn[0] ;
  wire [7:0] \stimIn[1] ;
  (* hdlname = "u_cpu AB" *)
  (* src = "../../../../source/cpu.v:24.19-24.21" *)
  wire [15:0] \u_cpu.AB ;
  (* hdlname = "u_cpu ABH" *)
  (* src = "../../../../source/cpu.v:38.12-38.15" *)
  wire [7:0] \u_cpu.ABH ;
  (* hdlname = "u_cpu ABL" *)
  (* src = "../../../../source/cpu.v:37.12-37.15" *)
  wire [7:0] \u_cpu.ABL ;
  (* hdlname = "u_cpu ADD" *)
  (* src = "../../../../source/cpu.v:39.12-39.15" *)
  wire [7:0] \u_cpu.ADD ;
  (* hdlname = "u_cpu ADJH" *)
  (* src = "../../../../source/cpu.v:507.11-507.15" *)
  (* unused_bits = "1 2 3" *)
  wire [3:0] \u_cpu.ADJH ;
  (* hdlname = "u_cpu ADJL" *)
  (* src = "../../../../source/cpu.v:506.11-506.15" *)
  (* unused_bits = "1 2 3" *)
  wire [3:0] \u_cpu.ADJL ;
  (* hdlname = "u_cpu AI" *)
  (* src = "../../../../source/cpu.v:61.12-61.14" *)
  (* unused_bits = "0 1 2 3 4 5 6" *)
  wire [7:0] \u_cpu.AI ;
  (* hdlname = "u_cpu AN" *)
  (* src = "../../../../source/cpu.v:58.6-58.8" *)
  wire \u_cpu.AN ;
  (* hdlname = "u_cpu AXYS[0]" *)
  (* src = "../../../../source/cpu.v:48.12-48.16" *)
  wire [7:0] \u_cpu.AXYS[0] ;
  (* hdlname = "u_cpu AXYS[1]" *)
  (* src = "../../../../source/cpu.v:48.12-48.16" *)
  wire [7:0] \u_cpu.AXYS[1] ;
  (* hdlname = "u_cpu AXYS[2]" *)
  (* src = "../../../../source/cpu.v:48.12-48.16" *)
  wire [7:0] \u_cpu.AXYS[2] ;
  (* hdlname = "u_cpu AXYS[3]" *)
  (* src = "../../../../source/cpu.v:48.12-48.16" *)
  wire [7:0] \u_cpu.AXYS[3] ;
  (* hdlname = "u_cpu C" *)
  (* src = "../../../../source/cpu.v:50.6-50.7" *)
  wire \u_cpu.C ;
  (* hdlname = "u_cpu CO" *)
  (* src = "../../../../source/cpu.v:68.6-68.8" *)
  wire \u_cpu.CO ;
  (* hdlname = "u_cpu D" *)
  (* src = "../../../../source/cpu.v:53.6-53.7" *)
  wire \u_cpu.D ;
  (* hdlname = "u_cpu DI" *)
  (* src = "../../../../source/cpu.v:25.13-25.15" *)
  wire [7:0] \u_cpu.DI ;
  (* hdlname = "u_cpu DIHOLD" *)
  (* src = "../../../../source/cpu.v:41.12-41.18" *)
  wire [7:0] \u_cpu.DIHOLD ;
  (* hdlname = "u_cpu DIMUX" *)
  (* src = "../../../../source/cpu.v:43.12-43.17" *)
  wire [7:0] \u_cpu.DIMUX ;
  (* hdlname = "u_cpu DO" *)
  (* src = "../../../../source/cpu.v:26.14-26.16" *)
  (* unused_bits = "4" *)
  wire [7:0] \u_cpu.DO ;
  (* hdlname = "u_cpu HC" *)
  (* src = "../../../../source/cpu.v:59.6-59.8" *)
  wire \u_cpu.HC ;
  (* hdlname = "u_cpu I" *)
  (* src = "../../../../source/cpu.v:52.6-52.7" *)
  wire \u_cpu.I ;
  (* hdlname = "u_cpu IR" *)
  (* src = "../../../../source/cpu.v:64.12-64.14" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [7:0] \u_cpu.IR ;
  (* hdlname = "u_cpu IRHOLD" *)
  (* src = "../../../../source/cpu.v:45.12-45.18" *)
  wire [7:0] \u_cpu.IRHOLD ;
  (* hdlname = "u_cpu IRHOLD_valid" *)
  (* src = "../../../../source/cpu.v:46.6-46.18" *)
  wire \u_cpu.IRHOLD_valid ;
  (* hdlname = "u_cpu IRQ" *)
  (* src = "../../../../source/cpu.v:28.7-28.10" *)
  wire \u_cpu.IRQ ;
  (* hdlname = "u_cpu N" *)
  (* src = "../../../../source/cpu.v:55.6-55.7" *)
  wire \u_cpu.N ;
  (* hdlname = "u_cpu NMI" *)
  (* src = "../../../../source/cpu.v:29.7-29.10" *)
  wire \u_cpu.NMI ;
  (* hdlname = "u_cpu NMI_1" *)
  (* src = "../../../../source/cpu.v:1301.5-1301.10" *)
  wire \u_cpu.NMI_1 ;
  (* hdlname = "u_cpu NMI_edge" *)
  (* src = "../../../../source/cpu.v:72.5-72.13" *)
  wire \u_cpu.NMI_edge ;
  (* hdlname = "u_cpu P" *)
  (* src = "../../../../source/cpu.v:95.12-95.13" *)
  wire [7:0] \u_cpu.P ;
  (* hdlname = "u_cpu PC" *)
  (* src = "../../../../source/cpu.v:36.13-36.15" *)
  wire [15:0] \u_cpu.PC ;
  (* hdlname = "u_cpu PCH" *)
  (* src = "../../../../source/cpu.v:69.12-69.15" *)
  wire [7:0] \u_cpu.PCH ;
  (* hdlname = "u_cpu PCL" *)
  (* src = "../../../../source/cpu.v:70.12-70.15" *)
  wire [7:0] \u_cpu.PCL ;
  (* hdlname = "u_cpu PC_inc" *)
  (* src = "../../../../source/cpu.v:107.5-107.11" *)
  wire \u_cpu.PC_inc ;
  (* hdlname = "u_cpu PC_temp" *)
  (* src = "../../../../source/cpu.v:108.12-108.19" *)
  (* unused_bits = "0" *)
  wire [15:0] \u_cpu.PC_temp ;
  (* hdlname = "u_cpu RDY" *)
  (* src = "../../../../source/cpu.v:30.7-30.10" *)
  wire \u_cpu.RDY ;
  (* hdlname = "u_cpu V" *)
  (* src = "../../../../source/cpu.v:54.6-54.7" *)
  wire \u_cpu.V ;
  (* hdlname = "u_cpu WE" *)
  (* src = "../../../../source/cpu.v:27.8-27.10" *)
  wire \u_cpu.WE ;
  (* hdlname = "u_cpu Z" *)
  (* src = "../../../../source/cpu.v:51.6-51.7" *)
  wire \u_cpu.Z ;
  (* hdlname = "u_cpu adc_bcd" *)
  (* src = "../../../../source/cpu.v:130.5-130.12" *)
  wire \u_cpu.adc_bcd ;
  (* hdlname = "u_cpu adc_sbc" *)
  (* src = "../../../../source/cpu.v:119.5-119.12" *)
  wire \u_cpu.adc_sbc ;
  (* hdlname = "u_cpu adj_bcd" *)
  (* src = "../../../../source/cpu.v:131.5-131.12" *)
  wire \u_cpu.adj_bcd ;
  (* hdlname = "u_cpu backwards" *)
  (* src = "../../../../source/cpu.v:123.5-123.14" *)
  wire \u_cpu.backwards ;
  (* hdlname = "u_cpu bit_ins" *)
  (* src = "../../../../source/cpu.v:137.5-137.12" *)
  wire \u_cpu.bit_ins ;
  (* hdlname = "u_cpu clc" *)
  (* src = "../../../../source/cpu.v:140.5-140.8" *)
  wire \u_cpu.clc ;
  (* hdlname = "u_cpu cld" *)
  (* src = "../../../../source/cpu.v:142.5-142.8" *)
  wire \u_cpu.cld ;
  (* hdlname = "u_cpu cli" *)
  (* src = "../../../../source/cpu.v:144.5-144.8" *)
  wire \u_cpu.cli ;
  (* hdlname = "u_cpu clk" *)
  (* src = "../../../../source/cpu.v:22.7-22.10" *)
  wire \u_cpu.clk ;
  (* hdlname = "u_cpu clv" *)
  (* src = "../../../../source/cpu.v:146.5-146.8" *)
  wire \u_cpu.clv ;
  (* hdlname = "u_cpu compare" *)
  (* src = "../../../../source/cpu.v:120.5-120.12" *)
  wire \u_cpu.compare ;
  (* hdlname = "u_cpu cond_code" *)
  (* src = "../../../../source/cpu.v:125.11-125.20" *)
  wire [2:0] \u_cpu.cond_code ;
  (* hdlname = "u_cpu dst_reg" *)
  (* src = "../../../../source/cpu.v:111.11-111.18" *)
  wire [1:0] \u_cpu.dst_reg ;
  (* hdlname = "u_cpu inc" *)
  (* src = "../../../../source/cpu.v:115.5-115.8" *)
  wire \u_cpu.inc ;
  (* hdlname = "u_cpu index_y" *)
  (* src = "../../../../source/cpu.v:113.5-113.12" *)
  wire \u_cpu.index_y ;
  (* hdlname = "u_cpu load_only" *)
  (* src = "../../../../source/cpu.v:117.5-117.14" *)
  wire \u_cpu.load_only ;
  (* hdlname = "u_cpu load_reg" *)
  (* src = "../../../../source/cpu.v:114.5-114.13" *)
  wire \u_cpu.load_reg ;
  (* hdlname = "u_cpu op" *)
  (* src = "../../../../source/cpu.v:128.11-128.13" *)
  wire [3:0] \u_cpu.op ;
  (* hdlname = "u_cpu php" *)
  (* src = "../../../../source/cpu.v:139.5-139.8" *)
  wire \u_cpu.php ;
  (* hdlname = "u_cpu plp" *)
  (* src = "../../../../source/cpu.v:138.5-138.8" *)
  wire \u_cpu.plp ;
  (* hdlname = "u_cpu res" *)
  (* src = "../../../../source/cpu.v:150.5-150.8" *)
  wire \u_cpu.res ;
  (* hdlname = "u_cpu reset" *)
  (* src = "../../../../source/cpu.v:23.7-23.12" *)
  wire \u_cpu.reset ;
  (* hdlname = "u_cpu rotate" *)
  (* src = "../../../../source/cpu.v:122.5-122.11" *)
  wire \u_cpu.rotate ;
  (* hdlname = "u_cpu sec" *)
  (* src = "../../../../source/cpu.v:141.5-141.8" *)
  wire \u_cpu.sec ;
  (* hdlname = "u_cpu sed" *)
  (* src = "../../../../source/cpu.v:143.5-143.8" *)
  wire \u_cpu.sed ;
  (* hdlname = "u_cpu sei" *)
  (* src = "../../../../source/cpu.v:145.5-145.8" *)
  wire \u_cpu.sei ;
  (* hdlname = "u_cpu shift" *)
  (* src = "../../../../source/cpu.v:121.5-121.10" *)
  wire \u_cpu.shift ;
  (* hdlname = "u_cpu shift_right" *)
  (* src = "../../../../source/cpu.v:126.5-126.16" *)
  wire \u_cpu.shift_right ;
  (* hdlname = "u_cpu src_reg" *)
  (* src = "../../../../source/cpu.v:110.11-110.18" *)
  wire [1:0] \u_cpu.src_reg ;
  wire [5:0] \u_cpu.state ;
  (* hdlname = "u_cpu store" *)
  (* src = "../../../../source/cpu.v:118.5-118.10" *)
  wire \u_cpu.store ;
  (* hdlname = "u_cpu u_ALU8 AI" *)
  (* src = "../../../../source/ALU8.v:25.14-25.16" *)
  (* unused_bits = "0 1 2 3 4 5 6" *)
  wire [7:0] \u_cpu.u_ALU8.AI ;
  (* hdlname = "u_cpu u_ALU8 AI7" *)
  (* src = "../../../../source/ALU8.v:44.5-44.8" *)
  wire \u_cpu.u_ALU8.AI7 ;
  (* hdlname = "u_cpu u_ALU8 BI7" *)
  (* src = "../../../../source/ALU8.v:45.5-45.8" *)
  wire \u_cpu.u_ALU8.BI7 ;
  (* hdlname = "u_cpu u_ALU8 CO" *)
  (* src = "../../../../source/ALU8.v:30.9-30.11" *)
  wire \u_cpu.u_ALU8.CO ;
  (* hdlname = "u_cpu u_ALU8 HC" *)
  (* src = "../../../../source/ALU8.v:34.9-34.11" *)
  wire \u_cpu.u_ALU8.HC ;
  (* hdlname = "u_cpu u_ALU8 N" *)
  (* src = "../../../../source/ALU8.v:33.9-33.10" *)
  wire \u_cpu.u_ALU8.N ;
  (* hdlname = "u_cpu u_ALU8 OUT" *)
  (* src = "../../../../source/ALU8.v:29.15-29.18" *)
  wire [7:0] \u_cpu.u_ALU8.OUT ;
  (* hdlname = "u_cpu u_ALU8 RDY" *)
  (* src = "../../../../source/ALU8.v:35.8-35.11" *)
  wire \u_cpu.u_ALU8.RDY ;
  (* hdlname = "u_cpu u_ALU8 adder_CI" *)
  (* src = "../../../../source/ALU8.v:51.6-51.14" *)
  wire \u_cpu.u_ALU8.adder_CI ;
  (* hdlname = "u_cpu u_ALU8 clk" *)
  (* src = "../../../../source/ALU8.v:21.8-21.11" *)
  wire \u_cpu.u_ALU8.clk ;
  (* hdlname = "u_cpu u_ALU8 reset" *)
  (* src = "../../../../source/ALU8.v:22.8-22.13" *)
  wire \u_cpu.u_ALU8.reset ;
  (* hdlname = "u_cpu u_ALU8 temp" *)
  (* src = "../../../../source/ALU8.v:50.12-50.16" *)
  wire [8:0] \u_cpu.u_ALU8.temp ;
  (* hdlname = "u_cpu u_ALU8 temp_BI" *)
  (* src = "../../../../source/ALU8.v:47.11-47.18" *)
  wire [7:0] \u_cpu.u_ALU8.temp_BI ;
  (* hdlname = "u_cpu u_ALU8 temp_HC" *)
  (* src = "../../../../source/ALU8.v:89.6-89.13" *)
  wire \u_cpu.u_ALU8.temp_HC ;
  (* hdlname = "u_cpu u_ALU8 temp_h" *)
  (* src = "../../../../source/ALU8.v:49.11-49.17" *)
  wire [4:0] \u_cpu.u_ALU8.temp_h ;
  (* hdlname = "u_cpu u_ALU8 temp_l" *)
  (* src = "../../../../source/ALU8.v:48.11-48.17" *)
  wire [4:0] \u_cpu.u_ALU8.temp_l ;
  (* hdlname = "u_cpu u_ALU8 temp_logic" *)
  (* src = "../../../../source/ALU8.v:46.11-46.21" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [8:0] \u_cpu.u_ALU8.temp_logic ;
  (* hdlname = "u_cpu write_back" *)
  (* src = "../../../../source/cpu.v:116.5-116.15" *)
  wire \u_cpu.write_back ;
  (* src = "../../../cpu_wrapper.v:29.17-29.24" *)
  wire [7:0] \vectOut[0] ;
  (* src = "../../../cpu_wrapper.v:29.17-29.24" *)
  wire [7:0] \vectOut[1] ;
  (* src = "../../../cpu_wrapper.v:29.17-29.24" *)
  wire [7:0] \vectOut[2] ;
  wire \vectOut[3] ;
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000000)
  ) _0469_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [1]),
    .I2(\u_cpu.state [4]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [2]),
    .O(_0165_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h008a)
  ) _0470_ (
    .I0(\u_cpu.DIHOLD [7]),
    .I1(\u_cpu.I ),
    .I2(IRQ),
    .I3(\u_cpu.NMI_edge ),
    .O(_0002_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h008a)
  ) _0471_ (
    .I0(DI[7]),
    .I1(\u_cpu.I ),
    .I2(IRQ),
    .I3(\u_cpu.NMI_edge ),
    .O(_0003_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0472_ (
    .I0(_0002_),
    .I1(_0003_),
    .O(_0000_),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h00b0)
  ) _0473_ (
    .I0(\u_cpu.I ),
    .I1(IRQ),
    .I2(\u_cpu.IRHOLD [7]),
    .I3(\u_cpu.NMI_edge ),
    .O(_0004_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h00b0)
  ) _0474_ (
    .I0(\u_cpu.I ),
    .I1(IRQ),
    .I2(\u_cpu.IRHOLD [7]),
    .I3(\u_cpu.NMI_edge ),
    .O(_0005_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0475_ (
    .I0(_0004_),
    .I1(_0005_),
    .O(_0001_),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0476_ (
    .I0(_0000_),
    .I1(_0001_),
    .O(\u_cpu.IR [7]),
    .S(\u_cpu.IRHOLD_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h008a)
  ) _0477_ (
    .I0(\u_cpu.DIHOLD [6]),
    .I1(\u_cpu.I ),
    .I2(IRQ),
    .I3(\u_cpu.NMI_edge ),
    .O(_0008_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h008a)
  ) _0478_ (
    .I0(DI[6]),
    .I1(\u_cpu.I ),
    .I2(IRQ),
    .I3(\u_cpu.NMI_edge ),
    .O(_0009_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0479_ (
    .I0(_0008_),
    .I1(_0009_),
    .O(_0006_),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h00b0)
  ) _0480_ (
    .I0(\u_cpu.I ),
    .I1(IRQ),
    .I2(\u_cpu.IRHOLD [6]),
    .I3(\u_cpu.NMI_edge ),
    .O(_0010_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h00b0)
  ) _0481_ (
    .I0(\u_cpu.I ),
    .I1(IRQ),
    .I2(\u_cpu.IRHOLD [6]),
    .I3(\u_cpu.NMI_edge ),
    .O(_0011_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0482_ (
    .I0(_0010_),
    .I1(_0011_),
    .O(_0007_),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0483_ (
    .I0(_0006_),
    .I1(_0007_),
    .O(\u_cpu.IR [6]),
    .S(\u_cpu.IRHOLD_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h008a)
  ) _0484_ (
    .I0(\u_cpu.DIHOLD [5]),
    .I1(\u_cpu.I ),
    .I2(IRQ),
    .I3(\u_cpu.NMI_edge ),
    .O(_0014_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h008a)
  ) _0485_ (
    .I0(DI[5]),
    .I1(\u_cpu.I ),
    .I2(IRQ),
    .I3(\u_cpu.NMI_edge ),
    .O(_0015_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0486_ (
    .I0(_0014_),
    .I1(_0015_),
    .O(_0012_),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h00b0)
  ) _0487_ (
    .I0(\u_cpu.I ),
    .I1(IRQ),
    .I2(\u_cpu.IRHOLD [5]),
    .I3(\u_cpu.NMI_edge ),
    .O(_0016_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h00b0)
  ) _0488_ (
    .I0(\u_cpu.I ),
    .I1(IRQ),
    .I2(\u_cpu.IRHOLD [5]),
    .I3(\u_cpu.NMI_edge ),
    .O(_0017_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0489_ (
    .I0(_0016_),
    .I1(_0017_),
    .O(_0013_),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0490_ (
    .I0(_0012_),
    .I1(_0013_),
    .O(\u_cpu.IR [5]),
    .S(\u_cpu.IRHOLD_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0491_ (
    .I0(_0355_[1]),
    .I1(\u_cpu.IR [6]),
    .O(_0327_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0492_ (
    .I0(\u_cpu.IR [7]),
    .I1(_0142_[6]),
    .O(_0355_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0493_ (
    .I0(_0057_[7]),
    .I1(_0057_[2]),
    .O(_0142_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h008a)
  ) _0494_ (
    .I0(\u_cpu.DIHOLD [0]),
    .I1(\u_cpu.I ),
    .I2(IRQ),
    .I3(\u_cpu.NMI_edge ),
    .O(_0020_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h008a)
  ) _0495_ (
    .I0(DI[0]),
    .I1(\u_cpu.I ),
    .I2(IRQ),
    .I3(\u_cpu.NMI_edge ),
    .O(_0021_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0496_ (
    .I0(_0020_),
    .I1(_0021_),
    .O(_0018_),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h00b0)
  ) _0497_ (
    .I0(\u_cpu.I ),
    .I1(IRQ),
    .I2(\u_cpu.IRHOLD [0]),
    .I3(\u_cpu.NMI_edge ),
    .O(_0022_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h00b0)
  ) _0498_ (
    .I0(\u_cpu.I ),
    .I1(IRQ),
    .I2(\u_cpu.IRHOLD [0]),
    .I3(\u_cpu.NMI_edge ),
    .O(_0023_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0499_ (
    .I0(_0022_),
    .I1(_0023_),
    .O(_0019_),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0500_ (
    .I0(_0018_),
    .I1(_0019_),
    .O(_0057_[7]),
    .S(\u_cpu.IRHOLD_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h008a)
  ) _0501_ (
    .I0(\u_cpu.DIHOLD [1]),
    .I1(\u_cpu.I ),
    .I2(IRQ),
    .I3(\u_cpu.NMI_edge ),
    .O(_0026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h008a)
  ) _0502_ (
    .I0(DI[1]),
    .I1(\u_cpu.I ),
    .I2(IRQ),
    .I3(\u_cpu.NMI_edge ),
    .O(_0027_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0503_ (
    .I0(_0026_),
    .I1(_0027_),
    .O(_0024_),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h00b0)
  ) _0504_ (
    .I0(\u_cpu.I ),
    .I1(IRQ),
    .I2(\u_cpu.IRHOLD [1]),
    .I3(\u_cpu.NMI_edge ),
    .O(_0028_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h00b0)
  ) _0505_ (
    .I0(\u_cpu.I ),
    .I1(IRQ),
    .I2(\u_cpu.IRHOLD [1]),
    .I3(\u_cpu.NMI_edge ),
    .O(_0029_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0506_ (
    .I0(_0028_),
    .I1(_0029_),
    .O(_0025_),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0507_ (
    .I0(_0024_),
    .I1(_0025_),
    .O(_0057_[2]),
    .S(\u_cpu.IRHOLD_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0508_ (
    .I0(_0372_[1]),
    .I1(_0135_[4]),
    .I2(_0057_[5]),
    .O(_0327_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0100)
  ) _0509_ (
    .I0(\u_cpu.IR [7]),
    .I1(\u_cpu.IR [6]),
    .I2(_0057_[0]),
    .I3(\u_cpu.IR [5]),
    .O(_0372_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h008a)
  ) _0510_ (
    .I0(\u_cpu.DIHOLD [4]),
    .I1(\u_cpu.I ),
    .I2(IRQ),
    .I3(\u_cpu.NMI_edge ),
    .O(_0032_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h008a)
  ) _0511_ (
    .I0(DI[4]),
    .I1(\u_cpu.I ),
    .I2(IRQ),
    .I3(\u_cpu.NMI_edge ),
    .O(_0033_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0512_ (
    .I0(_0032_),
    .I1(_0033_),
    .O(_0030_),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h00b0)
  ) _0513_ (
    .I0(\u_cpu.I ),
    .I1(IRQ),
    .I2(\u_cpu.IRHOLD [4]),
    .I3(\u_cpu.NMI_edge ),
    .O(_0034_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h00b0)
  ) _0514_ (
    .I0(\u_cpu.I ),
    .I1(IRQ),
    .I2(\u_cpu.IRHOLD [4]),
    .I3(\u_cpu.NMI_edge ),
    .O(_0035_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0515_ (
    .I0(_0034_),
    .I1(_0035_),
    .O(_0031_),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0516_ (
    .I0(_0030_),
    .I1(_0031_),
    .O(_0057_[0]),
    .S(\u_cpu.IRHOLD_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _0517_ (
    .I0(_0057_[7]),
    .I1(_0057_[2]),
    .O(_0135_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h008a)
  ) _0518_ (
    .I0(\u_cpu.DIHOLD [2]),
    .I1(\u_cpu.I ),
    .I2(IRQ),
    .I3(\u_cpu.NMI_edge ),
    .O(_0038_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h008a)
  ) _0519_ (
    .I0(DI[2]),
    .I1(\u_cpu.I ),
    .I2(IRQ),
    .I3(\u_cpu.NMI_edge ),
    .O(_0039_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0520_ (
    .I0(_0038_),
    .I1(_0039_),
    .O(_0036_),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h00b0)
  ) _0521_ (
    .I0(\u_cpu.I ),
    .I1(IRQ),
    .I2(\u_cpu.IRHOLD [2]),
    .I3(\u_cpu.NMI_edge ),
    .O(_0040_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h00b0)
  ) _0522_ (
    .I0(\u_cpu.I ),
    .I1(IRQ),
    .I2(\u_cpu.IRHOLD [2]),
    .I3(\u_cpu.NMI_edge ),
    .O(_0041_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0523_ (
    .I0(_0040_),
    .I1(_0041_),
    .O(_0037_),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0524_ (
    .I0(_0036_),
    .I1(_0037_),
    .O(_0057_[5]),
    .S(\u_cpu.IRHOLD_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h4f)
  ) _0525_ (
    .I0(\u_cpu.NMI_1 ),
    .I1(NMI),
    .I2(_0337_[2]),
    .O(_0235_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h7)
  ) _0526_ (
    .I0(_0336_[0]),
    .I1(\u_cpu.NMI_edge ),
    .O(_0337_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0100000000000000)
  ) _0527_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [4]),
    .I3(\u_cpu.state [1]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [0]),
    .O(_0336_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'he)
  ) _0528_ (
    .I0(_0175_[3]),
    .I1(_0338_[1]),
    .O(_0357_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h1000000000000000)
  ) _0529_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [0]),
    .I2(\u_cpu.state [3]),
    .I3(\u_cpu.state [1]),
    .I4(\u_cpu.state [4]),
    .I5(\u_cpu.state [2]),
    .O(_0175_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000000)
  ) _0530_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [5]),
    .I5(\u_cpu.state [0]),
    .O(_0338_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0531_ (
    .I0(reset),
    .I1(_0358_[0]),
    .O(_0248_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0532_ (
    .I0(_0357_[0]),
    .I1(RDY),
    .O(_0358_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'he)
  ) _0533_ (
    .I0(_0358_[0]),
    .I1(_0149_[6]),
    .O(_0247_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000000)
  ) _0534_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [1]),
    .I2(\u_cpu.state [4]),
    .I3(\u_cpu.state [0]),
    .I4(RDY),
    .I5(\u_cpu.state [3]),
    .O(_0042_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0535_ (
    .I0(1'h0),
    .I1(_0042_),
    .O(_0149_[6]),
    .S(\u_cpu.state [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0100)
  ) _0536_ (
    .I0(_0361_[0]),
    .I1(_0342_[0]),
    .I2(_0075_[7]),
    .I3(RDY),
    .O(_0237_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h7000)
  ) _0537_ (
    .I0(\u_cpu.load_reg ),
    .I1(_0346_[1]),
    .I2(_0360_[2]),
    .I3(_0360_[3]),
    .O(_0361_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0538_ (
    .I0(\u_cpu.plp ),
    .I1(_0165_[3]),
    .O(_0346_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4278190079)
  ) _0539_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [4]),
    .I2(\u_cpu.state [0]),
    .I3(\u_cpu.state [3]),
    .I4(\u_cpu.state [5]),
    .O(_0360_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbeefffbfffffffff)
  ) _0540_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [4]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [3]),
    .O(_0360_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0541_ (
    .I0(_0075_[4]),
    .I1(_0075_[5]),
    .O(_0342_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'ha0aa8288a28a00aa)
  ) _0542_ (
    .I0(\u_cpu.src_reg [0]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [3]),
    .I4(\u_cpu.state [4]),
    .I5(\u_cpu.state [1]),
    .O(_0043_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'ha2a8a8aaaaaaaa2a)
  ) _0543_ (
    .I0(\u_cpu.src_reg [0]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [3]),
    .I4(\u_cpu.state [4]),
    .I5(\u_cpu.state [1]),
    .O(_0044_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0544_ (
    .I0(_0043_),
    .I1(_0044_),
    .O(_0075_[4]),
    .S(\u_cpu.state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd4282320127)
  ) _0545_ (
    .I0(\u_cpu.dst_reg [0]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [3]),
    .I4(\u_cpu.state [0]),
    .O(_0047_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd4244621261)
  ) _0546_ (
    .I0(\u_cpu.index_y ),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [3]),
    .I4(\u_cpu.state [0]),
    .O(_0048_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0547_ (
    .I0(_0047_),
    .I1(_0048_),
    .O(_0045_),
    .S(\u_cpu.state [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd4294964191)
  ) _0548_ (
    .I0(\u_cpu.index_y ),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [3]),
    .I4(\u_cpu.state [0]),
    .O(_0049_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd4093505791)
  ) _0549_ (
    .I0(\u_cpu.index_y ),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [3]),
    .I4(\u_cpu.state [0]),
    .O(_0050_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0550_ (
    .I0(_0049_),
    .I1(_0050_),
    .O(_0046_),
    .S(\u_cpu.state [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0551_ (
    .I0(_0045_),
    .I1(_0046_),
    .O(_0075_[5]),
    .S(\u_cpu.state [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h3000df00fff3dfff)
  ) _0552_ (
    .I0(\u_cpu.dst_reg [1]),
    .I1(\u_cpu.state [5]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [3]),
    .I4(\u_cpu.state [4]),
    .I5(\u_cpu.src_reg [1]),
    .O(_0053_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd589823)
  ) _0553_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [3]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.src_reg [1]),
    .O(_0054_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0554_ (
    .I0(_0053_),
    .I1(_0054_),
    .O(_0051_),
    .S(\u_cpu.state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd1344470974)
  ) _0555_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [3]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.src_reg [1]),
    .O(_0055_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd1074855679)
  ) _0556_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [3]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.src_reg [1]),
    .O(_0056_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0557_ (
    .I0(_0055_),
    .I1(_0056_),
    .O(_0052_),
    .S(\u_cpu.state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0558_ (
    .I0(_0051_),
    .I1(_0052_),
    .O(_0075_[7]),
    .S(\u_cpu.state [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4025417967)
  ) _0559_ (
    .I0(\u_cpu.clv ),
    .I1(\u_cpu.adc_sbc ),
    .I2(_0346_[1]),
    .I3(_0354_[2]),
    .I4(_0347_[1]),
    .O(_0246_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _0560_ (
    .I0(_0347_[0]),
    .I1(_0165_[3]),
    .O(_0354_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1073741824)
  ) _0561_ (
    .I0(\u_cpu.state [4]),
    .I1(\u_cpu.state [5]),
    .I2(\u_cpu.state [1]),
    .I3(_0343_[3]),
    .I4(\u_cpu.state [0]),
    .O(_0347_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0562_ (
    .I0(\u_cpu.state [3]),
    .I1(\u_cpu.state [2]),
    .O(_0343_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0563_ (
    .I0(_0344_[0]),
    .I1(\u_cpu.bit_ins ),
    .O(_0347_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0100000000000000)
  ) _0564_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [1]),
    .I2(\u_cpu.state [4]),
    .I3(\u_cpu.state [2]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [0]),
    .O(_0344_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h1000)
  ) _0565_ (
    .I0(_0361_[0]),
    .I1(_0075_[7]),
    .I2(_0342_[0]),
    .I3(RDY),
    .O(_0238_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _0566_ (
    .I0(_0361_[0]),
    .I1(_0347_[4]),
    .I2(RDY),
    .O(_0239_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0567_ (
    .I0(_0342_[0]),
    .I1(_0075_[7]),
    .O(_0347_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h4000)
  ) _0568_ (
    .I0(_0361_[0]),
    .I1(_0342_[0]),
    .I2(_0075_[7]),
    .I3(RDY),
    .O(_0240_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _0569_ (
    .I0(_0356_[1]),
    .I1(_0356_[0]),
    .O(_0465_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffffff101010)
  ) _0570_ (
    .I0(_0363_[0]),
    .I1(\u_cpu.write_back ),
    .I2(_0165_[3]),
    .I3(_0345_[1]),
    .I4(\u_cpu.shift ),
    .I5(_0347_[0]),
    .O(_0241_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd65536)
  ) _0571_ (
    .I0(\u_cpu.plp ),
    .I1(\u_cpu.sec ),
    .I2(\u_cpu.clc ),
    .I3(\u_cpu.compare ),
    .I4(_0362_[4]),
    .O(_0363_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _0572_ (
    .I0(\u_cpu.adc_sbc ),
    .I1(\u_cpu.shift ),
    .O(_0362_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h1000000000000000)
  ) _0573_ (
    .I0(\u_cpu.state [4]),
    .I1(\u_cpu.state [0]),
    .I2(\u_cpu.state [3]),
    .I3(\u_cpu.state [1]),
    .I4(\u_cpu.state [5]),
    .I5(\u_cpu.state [2]),
    .O(_0345_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4278124288)
  ) _0574_ (
    .I0(\u_cpu.plp ),
    .I1(\u_cpu.sed ),
    .I2(\u_cpu.cld ),
    .I3(_0347_[0]),
    .I4(_0165_[3]),
    .O(_0245_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff0f2202ff0fff0f)
  ) _0575_ (
    .I0(\u_cpu.load_reg ),
    .I1(_0347_[4]),
    .I2(_0347_[2]),
    .I3(_0347_[0]),
    .I4(\u_cpu.bit_ins ),
    .I5(_0347_[5]),
    .O(_0242_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0576_ (
    .I0(\u_cpu.compare ),
    .I1(_0346_[1]),
    .O(_0347_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _0577_ (
    .I0(_0165_[3]),
    .I1(_0345_[1]),
    .O(_0347_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'h04)
  ) _0578_ (
    .I0(_0057_[0]),
    .I1(_0057_[4]),
    .I2(_0057_[5]),
    .O(_0060_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h3300330035771100)
  ) _0579_ (
    .I0(_0057_[0]),
    .I1(\u_cpu.IR [6]),
    .I2(_0057_[2]),
    .I3(\u_cpu.IR [5]),
    .I4(_0057_[4]),
    .I5(_0057_[5]),
    .O(_0061_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0580_ (
    .I0(_0060_),
    .I1(_0061_),
    .O(_0058_),
    .S(\u_cpu.IR [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT1 #(
    .INIT(2'h1)
  ) _0581_ (
    .I0(_0057_[2]),
    .O(_0062_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0582_ (
    .I0(_0057_[2]),
    .I1(\u_cpu.IR [5]),
    .O(_0063_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0583_ (
    .I0(_0062_),
    .I1(_0063_),
    .O(_0059_),
    .S(\u_cpu.IR [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0584_ (
    .I0(_0058_),
    .I1(_0059_),
    .O(_0275_),
    .S(_0057_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h008a)
  ) _0585_ (
    .I0(\u_cpu.DIHOLD [3]),
    .I1(\u_cpu.I ),
    .I2(IRQ),
    .I3(\u_cpu.NMI_edge ),
    .O(_0066_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h008a)
  ) _0586_ (
    .I0(DI[3]),
    .I1(\u_cpu.I ),
    .I2(IRQ),
    .I3(\u_cpu.NMI_edge ),
    .O(_0067_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0587_ (
    .I0(_0066_),
    .I1(_0067_),
    .O(_0064_),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h00b0)
  ) _0588_ (
    .I0(\u_cpu.I ),
    .I1(IRQ),
    .I2(\u_cpu.IRHOLD [3]),
    .I3(\u_cpu.NMI_edge ),
    .O(_0068_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h00b0)
  ) _0589_ (
    .I0(\u_cpu.I ),
    .I1(IRQ),
    .I2(\u_cpu.IRHOLD [3]),
    .I3(\u_cpu.NMI_edge ),
    .O(_0069_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0590_ (
    .I0(_0068_),
    .I1(_0069_),
    .O(_0065_),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0591_ (
    .I0(_0064_),
    .I1(_0065_),
    .O(_0057_[4]),
    .S(\u_cpu.IRHOLD_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h88880000ff00f000)
  ) _0592_ (
    .I0(_0367_[0]),
    .I1(_0142_[6]),
    .I2(_0057_[4]),
    .I3(_0370_[2]),
    .I4(_0057_[0]),
    .I5(_0057_[5]),
    .O(_0274_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0593_ (
    .I0(\u_cpu.IR [6]),
    .I1(\u_cpu.IR [7]),
    .O(_0367_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0594_ (
    .I0(_0057_[2]),
    .I1(_0057_[7]),
    .O(_0370_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd50987008)
  ) _0595_ (
    .I0(_0057_[5]),
    .I1(_0057_[2]),
    .I2(\u_cpu.IR [5]),
    .I3(_0057_[7]),
    .I4(_0367_[0]),
    .O(_0273_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0596_ (
    .I0(_0367_[0]),
    .I1(_0367_[1]),
    .O(_0272_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0597_ (
    .I0(_0142_[6]),
    .I1(_0057_[5]),
    .O(_0367_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2408054784)
  ) _0598_ (
    .I0(\u_cpu.IR [5]),
    .I1(_0367_[1]),
    .I2(_0057_[0]),
    .I3(_0372_[0]),
    .I4(_0341_[1]),
    .O(_0271_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0599_ (
    .I0(_0135_[4]),
    .I1(_0135_[0]),
    .O(_0372_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0600_ (
    .I0(_0057_[5]),
    .I1(_0057_[4]),
    .O(_0135_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0601_ (
    .I0(\u_cpu.IR [7]),
    .I1(\u_cpu.IR [6]),
    .O(_0341_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0602_ (
    .I0(_0142_[2]),
    .I1(_0355_[1]),
    .O(_0270_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _0603_ (
    .I0(_0057_[5]),
    .I1(_0057_[4]),
    .O(_0142_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4282384384)
  ) _0604_ (
    .I0(\u_cpu.IR [5]),
    .I1(\u_cpu.IR [7]),
    .I2(_0370_[2]),
    .I3(_0370_[3]),
    .I4(_0328_[2]),
    .O(_0269_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0605_ (
    .I0(_0135_[4]),
    .I1(_0341_[1]),
    .O(_0370_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _0606_ (
    .I0(_0142_[2]),
    .I1(_0355_[1]),
    .I2(\u_cpu.IR [5]),
    .O(_0268_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000ef00efefefef)
  ) _0607_ (
    .I0(_0347_[0]),
    .I1(_0347_[1]),
    .I2(_0347_[2]),
    .I3(\u_cpu.load_reg ),
    .I4(_0347_[4]),
    .I5(_0347_[5]),
    .O(_0243_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000eeee0000ff0f)
  ) _0608_ (
    .I0(\u_cpu.sei ),
    .I1(\u_cpu.cli ),
    .I2(_0354_[2]),
    .I3(_0336_[0]),
    .I4(_0346_[1]),
    .I5(_0354_[5]),
    .O(_0244_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16777216)
  ) _0609_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [4]),
    .I2(\u_cpu.state [0]),
    .I3(\u_cpu.state [5]),
    .I4(_0343_[3]),
    .O(_0354_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0610_ (
    .I0(_0356_[0]),
    .I1(_0356_[1]),
    .O(_0236_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0611_ (
    .I0(_0367_[0]),
    .I1(\u_cpu.IR [5]),
    .O(_0135_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0612_ (
    .I0(\u_cpu.IR [6]),
    .I1(\u_cpu.IR [5]),
    .O(_0466_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0613_ (
    .I0(_0370_[3]),
    .I1(_0381_[0]),
    .O(_0266_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0614_ (
    .I0(_0135_[0]),
    .I1(\u_cpu.IR [5]),
    .I2(_0057_[0]),
    .O(_0381_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0615_ (
    .I0(_0370_[3]),
    .I1(_0371_[0]),
    .O(_0265_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _0616_ (
    .I0(\u_cpu.IR [5]),
    .I1(_0135_[0]),
    .I2(_0057_[0]),
    .O(_0371_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0617_ (
    .I0(_0135_[2]),
    .I1(_0372_[0]),
    .I2(_0057_[0]),
    .O(_0264_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0618_ (
    .I0(_0381_[0]),
    .I1(_0382_[1]),
    .O(_0263_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _0619_ (
    .I0(\u_cpu.IR [7]),
    .I1(_0135_[4]),
    .I2(\u_cpu.IR [6]),
    .O(_0382_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0620_ (
    .I0(_0371_[0]),
    .I1(_0382_[1]),
    .O(_0262_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0621_ (
    .I0(_0381_[0]),
    .I1(_0371_[1]),
    .O(_0261_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h10)
  ) _0622_ (
    .I0(\u_cpu.IR [7]),
    .I1(\u_cpu.IR [6]),
    .I2(_0135_[4]),
    .O(_0371_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0623_ (
    .I0(_0372_[0]),
    .I1(_0372_[1]),
    .O(_0260_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0624_ (
    .I0(_0371_[0]),
    .I1(_0371_[1]),
    .O(_0259_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0625_ (
    .I0(\u_cpu.IR [6]),
    .I1(_0383_[1]),
    .O(_0258_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000000001)
  ) _0626_ (
    .I0(\u_cpu.IR [7]),
    .I1(\u_cpu.IR [5]),
    .I2(_0057_[7]),
    .I3(_0057_[2]),
    .I4(_0057_[0]),
    .I5(_0057_[5]),
    .O(_0070_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0627_ (
    .I0(1'h0),
    .I1(_0070_),
    .O(_0383_[1]),
    .S(_0057_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294901759)
  ) _0628_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [1]),
    .I2(\u_cpu.state [4]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.state [3]),
    .O(_0377_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0333333ffffbfff3)
  ) _0629_ (
    .I0(\u_cpu.state [0]),
    .I1(\u_cpu.state [5]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [3]),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [4]),
    .O(_0071_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0630_ (
    .I0(1'h0),
    .I1(_0071_),
    .O(_0267_),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h07)
  ) _0631_ (
    .I0(_0340_[4]),
    .I1(_0386_[1]),
    .I2(_0386_[2]),
    .O(\u_cpu.u_ALU8.temp_BI [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000153fffffeac0)
  ) _0632_ (
    .I0(\u_cpu.DIMUX [0]),
    .I1(_0340_[1]),
    .I2(\u_cpu.PC [0]),
    .I3(_0340_[3]),
    .I4(_0340_[4]),
    .I5(_0340_[5]),
    .O(_0386_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1996947456)
  ) _0633_ (
    .I0(_0339_[0]),
    .I1(\u_cpu.backwards ),
    .I2(\u_cpu.op [2]),
    .I3(_0339_[3]),
    .I4(_0339_[4]),
    .O(_0340_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfeffffbfffefffff)
  ) _0634_ (
    .I0(\u_cpu.state [4]),
    .I1(\u_cpu.state [1]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [3]),
    .I4(\u_cpu.state [2]),
    .I5(\u_cpu.state [0]),
    .O(_0339_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000000)
  ) _0635_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [4]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.state [2]),
    .I5(\u_cpu.state [1]),
    .O(_0339_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffffbf3f8ffff)
  ) _0636_ (
    .I0(\u_cpu.state [0]),
    .I1(\u_cpu.state [1]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [5]),
    .O(_0339_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0637_ (
    .I0(_0339_[3]),
    .I1(\u_cpu.op [3]),
    .O(_0340_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _0638_ (
    .I0(\u_cpu.DIHOLD [0]),
    .I1(DI[0]),
    .I2(RDY),
    .O(\u_cpu.DIMUX [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000000)
  ) _0639_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [2]),
    .I5(\u_cpu.state [0]),
    .O(_0340_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'heaffefffb445ea13)
  ) _0640_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [0]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [3]),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [4]),
    .O(_0340_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'hc5cc)
  ) _0641_ (
    .I0(_0072_[0]),
    .I1(_0072_[3]),
    .I2(_0072_[4]),
    .I3(_0072_[5]),
    .O(_0073_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT2 #(
    .INIT(4'h2)
  ) _0642_ (
    .I0(_0072_[1]),
    .I1(_0072_[2]),
    .O(_0074_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0643_ (
    .I0(_0073_),
    .I1(_0074_),
    .O(_0386_[1]),
    .S(_0072_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0644_ (
    .I0(_0339_[3]),
    .I1(\u_cpu.shift_right ),
    .O(_0072_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'hcacc)
  ) _0645_ (
    .I0(\u_cpu.AXYS[2] [1]),
    .I1(\u_cpu.AXYS[3] [1]),
    .I2(_0075_[4]),
    .I3(_0075_[5]),
    .O(_0078_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0646_ (
    .I0(_0078_),
    .I1(1'h0),
    .O(_0076_),
    .S(_0075_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'hcacc)
  ) _0647_ (
    .I0(\u_cpu.AXYS[0] [1]),
    .I1(\u_cpu.AXYS[1] [1]),
    .I2(_0075_[4]),
    .I3(_0075_[5]),
    .O(_0079_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0648_ (
    .I0(_0079_),
    .I1(1'h0),
    .O(_0077_),
    .S(_0075_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0649_ (
    .I0(_0076_),
    .I1(_0077_),
    .O(_0072_[2]),
    .S(_0075_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd3449748391)
  ) _0650_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [5]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [3]),
    .O(_0080_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffffbfcffff0f)
  ) _0651_ (
    .I0(\u_cpu.load_only ),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [1]),
    .I4(\u_cpu.state [4]),
    .I5(\u_cpu.state [3]),
    .O(_0081_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0652_ (
    .I0(_0080_),
    .I1(_0081_),
    .O(_0075_[6]),
    .S(\u_cpu.state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0bbb00000bbb0bbb)
  ) _0653_ (
    .I0(_0384_[0]),
    .I1(\u_cpu.u_ALU8.OUT [1]),
    .I2(_0339_[0]),
    .I3(\u_cpu.ABH [1]),
    .I4(_0384_[4]),
    .I5(\u_cpu.DIMUX [1]),
    .O(_0072_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _0654_ (
    .I0(\u_cpu.DIHOLD [1]),
    .I1(DI[1]),
    .I2(RDY),
    .O(\u_cpu.DIMUX [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffeefffffffffff)
  ) _0655_ (
    .I0(\u_cpu.state [3]),
    .I1(\u_cpu.state [4]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [1]),
    .I4(\u_cpu.state [2]),
    .I5(\u_cpu.state [0]),
    .O(_0384_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfdd6fffdff3fffff)
  ) _0656_ (
    .I0(\u_cpu.state [0]),
    .I1(\u_cpu.state [5]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [3]),
    .O(_0384_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'hcacc)
  ) _0657_ (
    .I0(\u_cpu.AXYS[2] [0]),
    .I1(\u_cpu.AXYS[3] [0]),
    .I2(_0075_[4]),
    .I3(_0075_[5]),
    .O(_0084_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0658_ (
    .I0(_0084_),
    .I1(1'h0),
    .O(_0082_),
    .S(_0075_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'hcacc)
  ) _0659_ (
    .I0(\u_cpu.AXYS[0] [0]),
    .I1(\u_cpu.AXYS[1] [0]),
    .I2(_0075_[4]),
    .I3(_0075_[5]),
    .O(_0085_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0660_ (
    .I0(_0085_),
    .I1(1'h0),
    .O(_0083_),
    .S(_0075_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0661_ (
    .I0(_0082_),
    .I1(_0083_),
    .O(_0072_[4]),
    .S(_0075_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0bbb00000bbb0bbb)
  ) _0662_ (
    .I0(_0384_[0]),
    .I1(\u_cpu.u_ALU8.OUT [0]),
    .I2(_0339_[0]),
    .I3(\u_cpu.ABH [0]),
    .I4(_0384_[4]),
    .I5(\u_cpu.DIMUX [0]),
    .O(_0072_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0663_ (
    .I0(\u_cpu.DIMUX [0]),
    .I1(_0340_[3]),
    .I2(_0380_[2]),
    .O(_0072_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001010000001000)
  ) _0664_ (
    .I0(\u_cpu.op [0]),
    .I1(\u_cpu.state [4]),
    .I2(\u_cpu.state [3]),
    .I3(\u_cpu.state [2]),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [5]),
    .O(_0380_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0780)
  ) _0665_ (
    .I0(\u_cpu.DIMUX [0]),
    .I1(_0340_[3]),
    .I2(_0380_[2]),
    .I3(_0385_[3]),
    .O(_0072_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0004010000004000)
  ) _0666_ (
    .I0(\u_cpu.op [1]),
    .I1(\u_cpu.state [0]),
    .I2(\u_cpu.state [3]),
    .I3(\u_cpu.state [2]),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [5]),
    .O(_0385_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h07)
  ) _0667_ (
    .I0(_0340_[4]),
    .I1(_0387_[1]),
    .I2(_0387_[2]),
    .O(\u_cpu.u_ALU8.temp_BI [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000153fffffeac0)
  ) _0668_ (
    .I0(\u_cpu.DIMUX [1]),
    .I1(_0340_[1]),
    .I2(\u_cpu.PC [1]),
    .I3(_0340_[3]),
    .I4(_0340_[4]),
    .I5(_0340_[5]),
    .O(_0387_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'hc5cc)
  ) _0669_ (
    .I0(_0086_[0]),
    .I1(_0086_[3]),
    .I2(_0072_[2]),
    .I3(_0072_[1]),
    .O(_0087_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT2 #(
    .INIT(4'h2)
  ) _0670_ (
    .I0(_0086_[1]),
    .I1(_0086_[2]),
    .O(_0088_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0671_ (
    .I0(_0087_),
    .I1(_0088_),
    .O(_0387_[1]),
    .S(_0072_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'hcacc)
  ) _0672_ (
    .I0(\u_cpu.AXYS[2] [2]),
    .I1(\u_cpu.AXYS[3] [2]),
    .I2(_0075_[4]),
    .I3(_0075_[5]),
    .O(_0091_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0673_ (
    .I0(_0091_),
    .I1(1'h0),
    .O(_0089_),
    .S(_0075_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'hcacc)
  ) _0674_ (
    .I0(\u_cpu.AXYS[0] [2]),
    .I1(\u_cpu.AXYS[1] [2]),
    .I2(_0075_[4]),
    .I3(_0075_[5]),
    .O(_0092_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0675_ (
    .I0(_0092_),
    .I1(1'h0),
    .O(_0090_),
    .S(_0075_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0676_ (
    .I0(_0089_),
    .I1(_0090_),
    .O(_0086_[2]),
    .S(_0075_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0bbb00000bbb0bbb)
  ) _0677_ (
    .I0(_0384_[0]),
    .I1(\u_cpu.u_ALU8.OUT [2]),
    .I2(_0339_[0]),
    .I3(\u_cpu.ABH [2]),
    .I4(_0384_[4]),
    .I5(\u_cpu.DIMUX [2]),
    .O(_0086_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _0678_ (
    .I0(\u_cpu.DIHOLD [2]),
    .I1(DI[2]),
    .I2(RDY),
    .O(\u_cpu.DIMUX [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0679_ (
    .I0(\u_cpu.DIMUX [1]),
    .I1(_0340_[3]),
    .I2(_0380_[2]),
    .O(_0086_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0780)
  ) _0680_ (
    .I0(\u_cpu.DIMUX [1]),
    .I1(_0340_[3]),
    .I2(_0380_[2]),
    .I3(_0385_[3]),
    .O(_0086_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h07)
  ) _0681_ (
    .I0(_0340_[4]),
    .I1(_0388_[1]),
    .I2(_0388_[2]),
    .O(\u_cpu.u_ALU8.temp_BI [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000153fffffeac0)
  ) _0682_ (
    .I0(\u_cpu.DIMUX [2]),
    .I1(_0340_[1]),
    .I2(\u_cpu.PC [2]),
    .I3(_0340_[3]),
    .I4(_0340_[4]),
    .I5(_0340_[5]),
    .O(_0388_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'hc5cc)
  ) _0683_ (
    .I0(_0093_[0]),
    .I1(_0093_[3]),
    .I2(_0086_[2]),
    .I3(_0086_[1]),
    .O(_0094_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT2 #(
    .INIT(4'h2)
  ) _0684_ (
    .I0(_0093_[1]),
    .I1(_0093_[2]),
    .O(_0095_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0685_ (
    .I0(_0094_),
    .I1(_0095_),
    .O(_0388_[1]),
    .S(_0072_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'hcacc)
  ) _0686_ (
    .I0(\u_cpu.AXYS[2] [3]),
    .I1(\u_cpu.AXYS[3] [3]),
    .I2(_0075_[4]),
    .I3(_0075_[5]),
    .O(_0098_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0687_ (
    .I0(_0098_),
    .I1(1'h0),
    .O(_0096_),
    .S(_0075_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'hcacc)
  ) _0688_ (
    .I0(\u_cpu.AXYS[0] [3]),
    .I1(\u_cpu.AXYS[1] [3]),
    .I2(_0075_[4]),
    .I3(_0075_[5]),
    .O(_0099_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0689_ (
    .I0(_0099_),
    .I1(1'h0),
    .O(_0097_),
    .S(_0075_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0690_ (
    .I0(_0096_),
    .I1(_0097_),
    .O(_0093_[2]),
    .S(_0075_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0bbb00000bbb0bbb)
  ) _0691_ (
    .I0(_0384_[0]),
    .I1(\u_cpu.u_ALU8.OUT [3]),
    .I2(_0339_[0]),
    .I3(\u_cpu.ABH [3]),
    .I4(_0384_[4]),
    .I5(\u_cpu.DIMUX [3]),
    .O(_0093_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _0692_ (
    .I0(\u_cpu.DIHOLD [3]),
    .I1(DI[3]),
    .I2(RDY),
    .O(\u_cpu.DIMUX [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0693_ (
    .I0(\u_cpu.DIMUX [2]),
    .I1(_0340_[3]),
    .I2(_0380_[2]),
    .O(_0093_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0780)
  ) _0694_ (
    .I0(\u_cpu.DIMUX [2]),
    .I1(_0340_[3]),
    .I2(_0380_[2]),
    .I3(_0385_[3]),
    .O(_0093_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0d)
  ) _0695_ (
    .I0(_0340_[4]),
    .I1(_0390_[1]),
    .I2(_0390_[2]),
    .O(\u_cpu.u_ALU8.temp_BI [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000153fffffeac0)
  ) _0696_ (
    .I0(\u_cpu.DIMUX [3]),
    .I1(_0340_[1]),
    .I2(\u_cpu.PC [3]),
    .I3(_0340_[3]),
    .I4(_0340_[4]),
    .I5(_0340_[5]),
    .O(_0390_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h3a33)
  ) _0697_ (
    .I0(_0100_[0]),
    .I1(_0100_[3]),
    .I2(_0093_[2]),
    .I3(_0093_[1]),
    .O(_0101_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT2 #(
    .INIT(4'hd)
  ) _0698_ (
    .I0(_0100_[1]),
    .I1(_0100_[2]),
    .O(_0102_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0699_ (
    .I0(_0101_),
    .I1(_0102_),
    .O(_0390_[1]),
    .S(_0072_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0700_ (
    .I0(\u_cpu.DIMUX [3]),
    .I1(_0340_[3]),
    .I2(_0380_[2]),
    .O(_0100_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0780)
  ) _0701_ (
    .I0(\u_cpu.DIMUX [3]),
    .I1(_0340_[3]),
    .I2(_0380_[2]),
    .I3(_0385_[3]),
    .O(_0100_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'hcacc)
  ) _0702_ (
    .I0(\u_cpu.AXYS[2] [4]),
    .I1(\u_cpu.AXYS[3] [4]),
    .I2(_0075_[4]),
    .I3(_0075_[5]),
    .O(_0105_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0703_ (
    .I0(_0105_),
    .I1(1'h0),
    .O(_0103_),
    .S(_0075_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'hcacc)
  ) _0704_ (
    .I0(\u_cpu.AXYS[0] [4]),
    .I1(\u_cpu.AXYS[1] [4]),
    .I2(_0075_[4]),
    .I3(_0075_[5]),
    .O(_0106_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0705_ (
    .I0(_0106_),
    .I1(1'h0),
    .O(_0104_),
    .S(_0075_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0706_ (
    .I0(_0103_),
    .I1(_0104_),
    .O(_0100_[2]),
    .S(_0075_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0bbb00000bbb0bbb)
  ) _0707_ (
    .I0(_0384_[0]),
    .I1(\u_cpu.u_ALU8.OUT [4]),
    .I2(_0339_[0]),
    .I3(\u_cpu.ABH [4]),
    .I4(_0384_[4]),
    .I5(\u_cpu.DIMUX [4]),
    .O(_0100_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _0708_ (
    .I0(\u_cpu.DIHOLD [4]),
    .I1(DI[4]),
    .I2(RDY),
    .O(\u_cpu.DIMUX [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0d)
  ) _0709_ (
    .I0(_0340_[4]),
    .I1(_0397_[1]),
    .I2(_0397_[2]),
    .O(\u_cpu.u_ALU8.temp_BI [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000153fffffeac0)
  ) _0710_ (
    .I0(\u_cpu.DIMUX [4]),
    .I1(_0340_[1]),
    .I2(\u_cpu.PC [4]),
    .I3(_0340_[3]),
    .I4(_0340_[4]),
    .I5(_0340_[5]),
    .O(_0397_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h3a33)
  ) _0711_ (
    .I0(_0107_[0]),
    .I1(_0107_[3]),
    .I2(_0100_[2]),
    .I3(_0100_[1]),
    .O(_0108_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT2 #(
    .INIT(4'hd)
  ) _0712_ (
    .I0(_0107_[1]),
    .I1(_0107_[2]),
    .O(_0109_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0713_ (
    .I0(_0108_),
    .I1(_0109_),
    .O(_0397_[1]),
    .S(_0072_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0714_ (
    .I0(\u_cpu.DIMUX [4]),
    .I1(_0340_[3]),
    .I2(_0380_[2]),
    .O(_0107_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0780)
  ) _0715_ (
    .I0(\u_cpu.DIMUX [4]),
    .I1(_0340_[3]),
    .I2(_0380_[2]),
    .I3(_0385_[3]),
    .O(_0107_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'hcacc)
  ) _0716_ (
    .I0(\u_cpu.AXYS[2] [5]),
    .I1(\u_cpu.AXYS[3] [5]),
    .I2(_0075_[4]),
    .I3(_0075_[5]),
    .O(_0112_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0717_ (
    .I0(_0112_),
    .I1(1'h0),
    .O(_0110_),
    .S(_0075_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'hcacc)
  ) _0718_ (
    .I0(\u_cpu.AXYS[0] [5]),
    .I1(\u_cpu.AXYS[1] [5]),
    .I2(_0075_[4]),
    .I3(_0075_[5]),
    .O(_0113_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0719_ (
    .I0(_0113_),
    .I1(1'h0),
    .O(_0111_),
    .S(_0075_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0720_ (
    .I0(_0110_),
    .I1(_0111_),
    .O(_0107_[2]),
    .S(_0075_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0bbb00000bbb0bbb)
  ) _0721_ (
    .I0(_0384_[0]),
    .I1(\u_cpu.u_ALU8.OUT [5]),
    .I2(_0339_[0]),
    .I3(\u_cpu.ABH [5]),
    .I4(_0384_[4]),
    .I5(\u_cpu.DIMUX [5]),
    .O(_0107_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _0722_ (
    .I0(\u_cpu.DIHOLD [5]),
    .I1(DI[5]),
    .I2(RDY),
    .O(\u_cpu.DIMUX [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h07)
  ) _0723_ (
    .I0(_0340_[4]),
    .I1(_0396_[1]),
    .I2(_0396_[2]),
    .O(\u_cpu.u_ALU8.temp_BI [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000153fffffeac0)
  ) _0724_ (
    .I0(\u_cpu.DIMUX [5]),
    .I1(_0340_[1]),
    .I2(\u_cpu.PC [5]),
    .I3(_0340_[3]),
    .I4(_0340_[4]),
    .I5(_0340_[5]),
    .O(_0396_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'hc5cc)
  ) _0725_ (
    .I0(_0114_[0]),
    .I1(_0114_[3]),
    .I2(_0107_[2]),
    .I3(_0107_[1]),
    .O(_0115_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT2 #(
    .INIT(4'h2)
  ) _0726_ (
    .I0(_0114_[1]),
    .I1(_0114_[2]),
    .O(_0116_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0727_ (
    .I0(_0115_),
    .I1(_0116_),
    .O(_0396_[1]),
    .S(_0072_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'hcacc)
  ) _0728_ (
    .I0(\u_cpu.AXYS[2] [6]),
    .I1(\u_cpu.AXYS[3] [6]),
    .I2(_0075_[4]),
    .I3(_0075_[5]),
    .O(_0119_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0729_ (
    .I0(_0119_),
    .I1(1'h0),
    .O(_0117_),
    .S(_0075_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'hcacc)
  ) _0730_ (
    .I0(\u_cpu.AXYS[0] [6]),
    .I1(\u_cpu.AXYS[1] [6]),
    .I2(_0075_[4]),
    .I3(_0075_[5]),
    .O(_0120_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0731_ (
    .I0(_0120_),
    .I1(1'h0),
    .O(_0118_),
    .S(_0075_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0732_ (
    .I0(_0117_),
    .I1(_0118_),
    .O(_0114_[2]),
    .S(_0075_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0bbb00000bbb0bbb)
  ) _0733_ (
    .I0(_0384_[0]),
    .I1(\u_cpu.u_ALU8.OUT [6]),
    .I2(_0339_[0]),
    .I3(\u_cpu.ABH [6]),
    .I4(_0384_[4]),
    .I5(\u_cpu.DIMUX [6]),
    .O(_0114_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _0734_ (
    .I0(\u_cpu.DIHOLD [6]),
    .I1(DI[6]),
    .I2(RDY),
    .O(\u_cpu.DIMUX [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0735_ (
    .I0(\u_cpu.DIMUX [5]),
    .I1(_0340_[3]),
    .I2(_0380_[2]),
    .O(_0114_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0780)
  ) _0736_ (
    .I0(\u_cpu.DIMUX [5]),
    .I1(_0340_[3]),
    .I2(_0380_[2]),
    .I3(_0385_[3]),
    .O(_0114_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h07)
  ) _0737_ (
    .I0(_0340_[4]),
    .I1(_0398_[1]),
    .I2(_0398_[2]),
    .O(\u_cpu.u_ALU8.temp_BI [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000153fffffeac0)
  ) _0738_ (
    .I0(\u_cpu.DIMUX [6]),
    .I1(_0340_[1]),
    .I2(\u_cpu.PC [6]),
    .I3(_0340_[3]),
    .I4(_0340_[4]),
    .I5(_0340_[5]),
    .O(_0398_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'hc5cc)
  ) _0739_ (
    .I0(_0121_[0]),
    .I1(_0121_[3]),
    .I2(_0114_[2]),
    .I3(_0114_[1]),
    .O(_0122_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT2 #(
    .INIT(4'h2)
  ) _0740_ (
    .I0(_0121_[1]),
    .I1(_0121_[2]),
    .O(_0123_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0741_ (
    .I0(_0122_),
    .I1(_0123_),
    .O(_0398_[1]),
    .S(_0072_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'hcacc)
  ) _0742_ (
    .I0(\u_cpu.AXYS[2] [7]),
    .I1(\u_cpu.AXYS[3] [7]),
    .I2(_0075_[4]),
    .I3(_0075_[5]),
    .O(_0126_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0743_ (
    .I0(_0126_),
    .I1(1'h0),
    .O(_0124_),
    .S(_0075_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'hcacc)
  ) _0744_ (
    .I0(\u_cpu.AXYS[0] [7]),
    .I1(\u_cpu.AXYS[1] [7]),
    .I2(_0075_[4]),
    .I3(_0075_[5]),
    .O(_0127_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0745_ (
    .I0(_0127_),
    .I1(1'h0),
    .O(_0125_),
    .S(_0075_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0746_ (
    .I0(_0124_),
    .I1(_0125_),
    .O(_0121_[2]),
    .S(_0075_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0bbb00000bbb0bbb)
  ) _0747_ (
    .I0(_0384_[0]),
    .I1(\u_cpu.AN ),
    .I2(_0339_[0]),
    .I3(\u_cpu.ABH [7]),
    .I4(_0384_[4]),
    .I5(\u_cpu.DIMUX [7]),
    .O(_0121_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _0748_ (
    .I0(\u_cpu.DIHOLD [7]),
    .I1(DI[7]),
    .I2(RDY),
    .O(\u_cpu.DIMUX [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0749_ (
    .I0(\u_cpu.DIMUX [6]),
    .I1(_0340_[3]),
    .I2(_0380_[2]),
    .O(_0121_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0780)
  ) _0750_ (
    .I0(\u_cpu.DIMUX [6]),
    .I1(_0340_[3]),
    .I2(_0380_[2]),
    .I3(_0385_[3]),
    .O(_0121_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h07)
  ) _0751_ (
    .I0(_0340_[4]),
    .I1(_0399_[1]),
    .I2(_0399_[2]),
    .O(\u_cpu.u_ALU8.temp_BI [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000153fffffeac0)
  ) _0752_ (
    .I0(\u_cpu.DIMUX [7]),
    .I1(_0340_[1]),
    .I2(\u_cpu.PC [7]),
    .I3(_0340_[3]),
    .I4(_0340_[4]),
    .I5(_0340_[5]),
    .O(_0399_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'hc5cc)
  ) _0753_ (
    .I0(_0128_[0]),
    .I1(_0128_[3]),
    .I2(_0121_[2]),
    .I3(_0121_[1]),
    .O(_0129_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT2 #(
    .INIT(4'h2)
  ) _0754_ (
    .I0(_0128_[1]),
    .I1(_0128_[2]),
    .O(_0130_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0755_ (
    .I0(_0129_),
    .I1(_0130_),
    .O(_0399_[1]),
    .S(_0072_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h1010ff1000000000)
  ) _0756_ (
    .I0(\u_cpu.shift ),
    .I1(\u_cpu.load_only ),
    .I2(_0344_[0]),
    .I3(\u_cpu.rotate ),
    .I4(_0339_[3]),
    .I5(\u_cpu.C ),
    .O(_0128_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff00000bbb0000)
  ) _0757_ (
    .I0(_0349_[1]),
    .I1(_0395_[1]),
    .I2(\u_cpu.compare ),
    .I3(_0344_[0]),
    .I4(_0395_[4]),
    .I5(\u_cpu.rotate ),
    .O(_0128_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfeffffefffffffff)
  ) _0758_ (
    .I0(\u_cpu.state [3]),
    .I1(\u_cpu.state [4]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [1]),
    .I4(\u_cpu.state [0]),
    .I5(\u_cpu.state [5]),
    .O(_0349_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0759_ (
    .I0(\u_cpu.shift ),
    .I1(\u_cpu.inc ),
    .O(_0395_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffcff0ffff7ff)
  ) _0760_ (
    .I0(\u_cpu.u_ALU8.CO ),
    .I1(\u_cpu.state [0]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [1]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [4]),
    .O(_0131_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfcfffffdf3ff0d3f)
  ) _0761_ (
    .I0(\u_cpu.u_ALU8.CO ),
    .I1(\u_cpu.state [0]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [1]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [4]),
    .O(_0132_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0762_ (
    .I0(_0131_),
    .I1(_0132_),
    .O(_0395_[4]),
    .S(\u_cpu.state [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0763_ (
    .I0(\u_cpu.DIMUX [7]),
    .I1(_0340_[3]),
    .I2(_0380_[2]),
    .O(_0128_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0780)
  ) _0764_ (
    .I0(\u_cpu.DIMUX [7]),
    .I1(_0340_[3]),
    .I2(_0380_[2]),
    .I3(_0385_[3]),
    .O(_0128_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'hb)
  ) _0765_ (
    .I0(_0121_[2]),
    .I1(_0121_[1]),
    .O(\u_cpu.u_ALU8.AI [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hccccaaaaf0f0ff00)
  ) _0766_ (
    .I0(\vectOut[2] [0]),
    .I1(\vectOut[3] ),
    .I2(\vectOut[1] [0]),
    .I3(\vectOut[0] [0]),
    .I4(_0389_[3]),
    .I5(_0389_[4]),
    .O(_0323_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd11202764)
  ) _0767_ (
    .I0(\vectOut[2] [1]),
    .I1(\vectOut[0] [1]),
    .I2(\vectOut[1] [1]),
    .I3(_0389_[3]),
    .I4(_0389_[4]),
    .O(_0323_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd11202764)
  ) _0768_ (
    .I0(\vectOut[2] [2]),
    .I1(\vectOut[0] [2]),
    .I2(\vectOut[1] [2]),
    .I3(_0389_[3]),
    .I4(_0389_[4]),
    .O(_0323_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd11202764)
  ) _0769_ (
    .I0(\vectOut[2] [3]),
    .I1(\vectOut[0] [3]),
    .I2(\vectOut[1] [3]),
    .I3(_0389_[3]),
    .I4(_0389_[4]),
    .O(_0323_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd11202764)
  ) _0770_ (
    .I0(\vectOut[2] [4]),
    .I1(\vectOut[0] [4]),
    .I2(\vectOut[1] [4]),
    .I3(_0389_[3]),
    .I4(_0389_[4]),
    .O(_0323_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd11202764)
  ) _0771_ (
    .I0(\vectOut[2] [5]),
    .I1(\vectOut[0] [5]),
    .I2(\vectOut[1] [5]),
    .I3(_0389_[3]),
    .I4(_0389_[4]),
    .O(_0323_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd11202764)
  ) _0772_ (
    .I0(\vectOut[2] [6]),
    .I1(\vectOut[0] [6]),
    .I2(\vectOut[1] [6]),
    .I3(_0389_[3]),
    .I4(_0389_[4]),
    .O(_0323_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd11202764)
  ) _0773_ (
    .I0(\vectOut[2] [7]),
    .I1(\vectOut[0] [7]),
    .I2(\vectOut[1] [7]),
    .I3(_0389_[3]),
    .I4(_0389_[4]),
    .O(_0323_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1146093567)
  ) _0774_ (
    .I0(_0351_[0]),
    .I1(\u_cpu.ABL [0]),
    .I2(_0351_[2]),
    .I3(_0402_[3]),
    .I4(_0402_[4]),
    .O(AB[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00ff33330f0f5555)
  ) _0775_ (
    .I0(\u_cpu.AXYS[3] [0]),
    .I1(\u_cpu.AXYS[1] [0]),
    .I2(\u_cpu.AXYS[2] [0]),
    .I3(\u_cpu.AXYS[0] [0]),
    .I4(_0342_[0]),
    .I5(_0075_[7]),
    .O(_0402_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0776_ (
    .I0(_0350_[0]),
    .I1(_0350_[1]),
    .O(_0351_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0777_ (
    .I0(_0345_[1]),
    .I1(_0349_[1]),
    .O(_0350_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfeeffffeffffffff)
  ) _0778_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [0]),
    .I5(\u_cpu.state [2]),
    .O(_0350_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h7077000070777077)
  ) _0779_ (
    .I0(_0348_[0]),
    .I1(\u_cpu.PC [0]),
    .I2(_0348_[2]),
    .I3(\u_cpu.u_ALU8.OUT [0]),
    .I4(_0348_[4]),
    .I5(\u_cpu.DIMUX [0]),
    .O(_0402_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hae9cac6effe5fa3f)
  ) _0780_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [0]),
    .O(_0348_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffe7fffffffffff)
  ) _0781_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [3]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.state [4]),
    .I5(\u_cpu.state [1]),
    .O(_0348_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfeff40e4410158c3)
  ) _0782_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.state [5]),
    .I5(\u_cpu.state [4]),
    .O(_0348_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffdfcffffffbffd)
  ) _0783_ (
    .I0(\u_cpu.state [3]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [0]),
    .I3(\u_cpu.state [5]),
    .I4(\u_cpu.state [4]),
    .I5(\u_cpu.state [1]),
    .O(_0351_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1146093567)
  ) _0784_ (
    .I0(_0351_[0]),
    .I1(\u_cpu.ABL [1]),
    .I2(_0351_[2]),
    .I3(_0374_[3]),
    .I4(_0401_[4]),
    .O(AB[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00ff33330f0f5555)
  ) _0785_ (
    .I0(\u_cpu.AXYS[3] [1]),
    .I1(\u_cpu.AXYS[1] [1]),
    .I2(\u_cpu.AXYS[2] [1]),
    .I3(\u_cpu.AXYS[0] [1]),
    .I4(_0342_[0]),
    .I5(_0075_[7]),
    .O(_0374_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h7077000070777077)
  ) _0786_ (
    .I0(_0348_[0]),
    .I1(\u_cpu.PC [1]),
    .I2(_0348_[2]),
    .I3(\u_cpu.u_ALU8.OUT [1]),
    .I4(_0348_[4]),
    .I5(\u_cpu.DIMUX [1]),
    .O(_0401_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1146093567)
  ) _0787_ (
    .I0(_0351_[0]),
    .I1(\u_cpu.ABL [2]),
    .I2(_0351_[2]),
    .I3(_0403_[3]),
    .I4(_0403_[4]),
    .O(AB[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00ff33330f0f5555)
  ) _0788_ (
    .I0(\u_cpu.AXYS[3] [2]),
    .I1(\u_cpu.AXYS[1] [2]),
    .I2(\u_cpu.AXYS[2] [2]),
    .I3(\u_cpu.AXYS[0] [2]),
    .I4(_0342_[0]),
    .I5(_0075_[7]),
    .O(_0403_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h7077000070777077)
  ) _0789_ (
    .I0(_0348_[0]),
    .I1(\u_cpu.PC [2]),
    .I2(_0348_[2]),
    .I3(\u_cpu.u_ALU8.OUT [2]),
    .I4(_0348_[4]),
    .I5(\u_cpu.DIMUX [2]),
    .O(_0403_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1146093567)
  ) _0790_ (
    .I0(_0351_[0]),
    .I1(\u_cpu.ABL [3]),
    .I2(_0351_[2]),
    .I3(_0375_[3]),
    .I4(_0400_[4]),
    .O(AB[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00ff33330f0f5555)
  ) _0791_ (
    .I0(\u_cpu.AXYS[3] [3]),
    .I1(\u_cpu.AXYS[1] [3]),
    .I2(\u_cpu.AXYS[2] [3]),
    .I3(\u_cpu.AXYS[0] [3]),
    .I4(_0342_[0]),
    .I5(_0075_[7]),
    .O(_0375_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h7077000070777077)
  ) _0792_ (
    .I0(_0348_[0]),
    .I1(\u_cpu.PC [3]),
    .I2(_0348_[2]),
    .I3(\u_cpu.u_ALU8.OUT [3]),
    .I4(_0348_[4]),
    .I5(\u_cpu.DIMUX [3]),
    .O(_0400_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1146093567)
  ) _0793_ (
    .I0(_0351_[0]),
    .I1(\u_cpu.ABL [4]),
    .I2(_0351_[2]),
    .I3(_0404_[3]),
    .I4(_0404_[4]),
    .O(AB[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00ff33330f0f5555)
  ) _0794_ (
    .I0(\u_cpu.AXYS[3] [4]),
    .I1(\u_cpu.AXYS[1] [4]),
    .I2(\u_cpu.AXYS[2] [4]),
    .I3(\u_cpu.AXYS[0] [4]),
    .I4(_0342_[0]),
    .I5(_0075_[7]),
    .O(_0404_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h7077000070777077)
  ) _0795_ (
    .I0(_0348_[0]),
    .I1(\u_cpu.PC [4]),
    .I2(_0348_[2]),
    .I3(\u_cpu.u_ALU8.OUT [4]),
    .I4(_0348_[4]),
    .I5(\u_cpu.DIMUX [4]),
    .O(_0404_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1146093567)
  ) _0796_ (
    .I0(_0351_[0]),
    .I1(\u_cpu.ABL [5]),
    .I2(_0351_[2]),
    .I3(_0405_[3]),
    .I4(_0405_[4]),
    .O(AB[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00ff33330f0f5555)
  ) _0797_ (
    .I0(\u_cpu.AXYS[3] [5]),
    .I1(\u_cpu.AXYS[1] [5]),
    .I2(\u_cpu.AXYS[2] [5]),
    .I3(\u_cpu.AXYS[0] [5]),
    .I4(_0342_[0]),
    .I5(_0075_[7]),
    .O(_0405_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h7077000070777077)
  ) _0798_ (
    .I0(_0348_[0]),
    .I1(\u_cpu.PC [5]),
    .I2(_0348_[2]),
    .I3(\u_cpu.u_ALU8.OUT [5]),
    .I4(_0348_[4]),
    .I5(\u_cpu.DIMUX [5]),
    .O(_0405_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1146093567)
  ) _0799_ (
    .I0(_0351_[0]),
    .I1(\u_cpu.ABL [6]),
    .I2(_0351_[2]),
    .I3(_0359_[3]),
    .I4(_0359_[4]),
    .O(AB[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00ff33330f0f5555)
  ) _0800_ (
    .I0(\u_cpu.AXYS[3] [6]),
    .I1(\u_cpu.AXYS[1] [6]),
    .I2(\u_cpu.AXYS[2] [6]),
    .I3(\u_cpu.AXYS[0] [6]),
    .I4(_0342_[0]),
    .I5(_0075_[7]),
    .O(_0359_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h7077000070777077)
  ) _0801_ (
    .I0(_0348_[0]),
    .I1(\u_cpu.PC [6]),
    .I2(_0348_[2]),
    .I3(\u_cpu.u_ALU8.OUT [6]),
    .I4(_0348_[4]),
    .I5(\u_cpu.DIMUX [6]),
    .O(_0359_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1146093567)
  ) _0802_ (
    .I0(_0351_[0]),
    .I1(\u_cpu.ABL [7]),
    .I2(_0351_[2]),
    .I3(_0351_[3]),
    .I4(_0351_[4]),
    .O(AB[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00ff33330f0f5555)
  ) _0803_ (
    .I0(\u_cpu.AXYS[3] [7]),
    .I1(\u_cpu.AXYS[1] [7]),
    .I2(\u_cpu.AXYS[2] [7]),
    .I3(\u_cpu.AXYS[0] [7]),
    .I4(_0342_[0]),
    .I5(_0075_[7]),
    .O(_0351_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h7077000070777077)
  ) _0804_ (
    .I0(_0348_[0]),
    .I1(\u_cpu.PC [7]),
    .I2(_0348_[2]),
    .I3(\u_cpu.AN ),
    .I4(_0348_[4]),
    .I5(\u_cpu.DIMUX [7]),
    .O(_0351_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h8f)
  ) _0805_ (
    .I0(_0348_[0]),
    .I1(\u_cpu.PC [8]),
    .I2(_0364_[2]),
    .O(AB[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'haf23000000000000)
  ) _0806_ (
    .I0(_0350_[0]),
    .I1(\u_cpu.DIMUX [0]),
    .I2(\u_cpu.ABH [0]),
    .I3(_0353_[3]),
    .I4(_0353_[4]),
    .I5(_0353_[5]),
    .O(_0364_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd196804608)
  ) _0807_ (
    .I0(_0350_[1]),
    .I1(\u_cpu.u_ALU8.OUT [0]),
    .I2(\u_cpu.ABH [0]),
    .I3(_0339_[0]),
    .I4(_0351_[2]),
    .O(_0353_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfb3efcfbf5ffffff)
  ) _0808_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [0]),
    .I2(\u_cpu.state [4]),
    .I3(\u_cpu.state [5]),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [3]),
    .O(_0353_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfbfefcffffffdaff)
  ) _0809_ (
    .I0(\u_cpu.state [3]),
    .I1(\u_cpu.state [1]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.state [2]),
    .I5(\u_cpu.state [4]),
    .O(_0353_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h8f)
  ) _0810_ (
    .I0(_0348_[0]),
    .I1(\u_cpu.PC [9]),
    .I2(_0366_[2]),
    .O(AB[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000045cf4545)
  ) _0811_ (
    .I0(\u_cpu.ABH [1]),
    .I1(_0350_[1]),
    .I2(\u_cpu.u_ALU8.OUT [1]),
    .I3(_0339_[0]),
    .I4(_0350_[0]),
    .I5(_0365_[5]),
    .O(_0366_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0812_ (
    .I0(_0353_[3]),
    .I1(\u_cpu.DIMUX [1]),
    .O(_0365_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h8f)
  ) _0813_ (
    .I0(_0348_[0]),
    .I1(\u_cpu.PC [10]),
    .I2(_0379_[2]),
    .O(AB[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000045cf4545)
  ) _0814_ (
    .I0(\u_cpu.ABH [2]),
    .I1(_0350_[1]),
    .I2(\u_cpu.u_ALU8.OUT [2]),
    .I3(_0339_[0]),
    .I4(_0350_[0]),
    .I5(_0378_[5]),
    .O(_0379_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0815_ (
    .I0(_0353_[3]),
    .I1(\u_cpu.DIMUX [2]),
    .O(_0378_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h8f)
  ) _0816_ (
    .I0(_0348_[0]),
    .I1(\u_cpu.PC [11]),
    .I2(_0369_[2]),
    .O(AB[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000045cf4545)
  ) _0817_ (
    .I0(\u_cpu.ABH [3]),
    .I1(_0350_[1]),
    .I2(\u_cpu.u_ALU8.OUT [3]),
    .I3(_0339_[0]),
    .I4(_0350_[0]),
    .I5(_0368_[5]),
    .O(_0369_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0818_ (
    .I0(_0353_[3]),
    .I1(\u_cpu.DIMUX [3]),
    .O(_0368_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h8f)
  ) _0819_ (
    .I0(_0348_[0]),
    .I1(\u_cpu.PC [12]),
    .I2(_0392_[2]),
    .O(AB[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000045cf4545)
  ) _0820_ (
    .I0(\u_cpu.ABH [4]),
    .I1(_0350_[1]),
    .I2(\u_cpu.u_ALU8.OUT [4]),
    .I3(_0339_[0]),
    .I4(_0350_[0]),
    .I5(_0391_[5]),
    .O(_0392_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0821_ (
    .I0(_0353_[3]),
    .I1(\u_cpu.DIMUX [4]),
    .O(_0391_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h8f)
  ) _0822_ (
    .I0(_0348_[0]),
    .I1(\u_cpu.PC [13]),
    .I2(_0394_[2]),
    .O(AB[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000045cf4545)
  ) _0823_ (
    .I0(\u_cpu.ABH [5]),
    .I1(_0350_[1]),
    .I2(\u_cpu.u_ALU8.OUT [5]),
    .I3(_0339_[0]),
    .I4(_0350_[0]),
    .I5(_0393_[5]),
    .O(_0394_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0824_ (
    .I0(_0353_[3]),
    .I1(\u_cpu.DIMUX [5]),
    .O(_0393_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h8f)
  ) _0825_ (
    .I0(_0348_[0]),
    .I1(\u_cpu.PC [14]),
    .I2(_0410_[2]),
    .O(AB[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000045cf4545)
  ) _0826_ (
    .I0(\u_cpu.ABH [6]),
    .I1(_0350_[1]),
    .I2(\u_cpu.u_ALU8.OUT [6]),
    .I3(_0339_[0]),
    .I4(_0350_[0]),
    .I5(_0409_[5]),
    .O(_0410_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0827_ (
    .I0(_0353_[3]),
    .I1(\u_cpu.DIMUX [6]),
    .O(_0409_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h8f)
  ) _0828_ (
    .I0(_0348_[0]),
    .I1(\u_cpu.PC [15]),
    .I2(_0407_[2]),
    .O(AB[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000005f135511)
  ) _0829_ (
    .I0(\u_cpu.ABH [7]),
    .I1(\u_cpu.DIMUX [7]),
    .I2(_0339_[0]),
    .I3(_0353_[3]),
    .I4(_0350_[0]),
    .I5(_0406_[5]),
    .O(_0407_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0830_ (
    .I0(_0350_[1]),
    .I1(\u_cpu.AN ),
    .O(_0406_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1156907007)
  ) _0831_ (
    .I0(_0335_[2]),
    .I1(\u_cpu.PC [8]),
    .I2(_0374_[2]),
    .I3(_0402_[3]),
    .I4(_0408_[4]),
    .O(DO[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _0832_ (
    .I0(_0335_[0]),
    .I1(_0335_[1]),
    .I2(_0335_[2]),
    .O(_0374_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfefffffeffffffff)
  ) _0833_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [0]),
    .I3(\u_cpu.state [1]),
    .I4(\u_cpu.state [4]),
    .I5(\u_cpu.state [3]),
    .O(_0335_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'heffeffffffffffff)
  ) _0834_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [0]),
    .O(_0335_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000003)
  ) _0835_ (
    .I0(_0288_[0]),
    .I1(_0288_[3]),
    .I2(_0288_[4]),
    .I3(_0288_[2]),
    .I4(\u_cpu.state [2]),
    .I5(_0288_[1]),
    .O(_0335_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h33035505ff0fff0f)
  ) _0836_ (
    .I0(\u_cpu.u_ALU8.OUT [0]),
    .I1(\u_cpu.C ),
    .I2(\u_cpu.PC [0]),
    .I3(_0335_[1]),
    .I4(_0373_[4]),
    .I5(_0335_[0]),
    .O(_0408_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0d)
  ) _0837_ (
    .I0(_0288_[0]),
    .I1(\u_cpu.php ),
    .I2(_0288_[1]),
    .O(_0373_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1156907007)
  ) _0838_ (
    .I0(_0335_[2]),
    .I1(\u_cpu.PC [9]),
    .I2(_0374_[2]),
    .I3(_0374_[3]),
    .I4(_0374_[4]),
    .O(DO[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h33035505ff0fff0f)
  ) _0839_ (
    .I0(\u_cpu.u_ALU8.OUT [1]),
    .I1(\u_cpu.Z ),
    .I2(\u_cpu.PC [1]),
    .I3(_0335_[1]),
    .I4(_0373_[4]),
    .I5(_0335_[0]),
    .O(_0374_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1156907007)
  ) _0840_ (
    .I0(_0335_[2]),
    .I1(\u_cpu.PC [10]),
    .I2(_0374_[2]),
    .I3(_0403_[3]),
    .I4(_0428_[4]),
    .O(DO[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h33035505ff0fff0f)
  ) _0841_ (
    .I0(\u_cpu.u_ALU8.OUT [2]),
    .I1(\u_cpu.I ),
    .I2(\u_cpu.PC [2]),
    .I3(_0335_[1]),
    .I4(_0373_[4]),
    .I5(_0335_[0]),
    .O(_0428_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1156907007)
  ) _0842_ (
    .I0(_0335_[2]),
    .I1(\u_cpu.PC [11]),
    .I2(_0374_[2]),
    .I3(_0375_[3]),
    .I4(_0375_[4]),
    .O(DO[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h33035505ff0fff0f)
  ) _0843_ (
    .I0(\u_cpu.u_ALU8.OUT [3]),
    .I1(\u_cpu.D ),
    .I2(\u_cpu.PC [3]),
    .I3(_0335_[1]),
    .I4(_0373_[4]),
    .I5(_0335_[0]),
    .O(_0375_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h7077000070777077)
  ) _0844_ (
    .I0(_0429_[0]),
    .I1(_0335_[0]),
    .I2(_0335_[1]),
    .I3(\u_cpu.PC [4]),
    .I4(_0335_[2]),
    .I5(\u_cpu.PC [12]),
    .O(_0430_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00fff0ff001111)
  ) _0845_ (
    .I0(\u_cpu.NMI_edge ),
    .I1(IRQ),
    .I2(\u_cpu.php ),
    .I3(\u_cpu.u_ALU8.OUT [4]),
    .I4(_0288_[1]),
    .I5(_0288_[0]),
    .O(_0429_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1156907007)
  ) _0846_ (
    .I0(_0335_[2]),
    .I1(\u_cpu.PC [13]),
    .I2(_0374_[2]),
    .I3(_0405_[3]),
    .I4(_0431_[4]),
    .O(DO[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd285343503)
  ) _0847_ (
    .I0(\u_cpu.u_ALU8.OUT [5]),
    .I1(_0373_[4]),
    .I2(\u_cpu.PC [5]),
    .I3(_0335_[1]),
    .I4(_0335_[0]),
    .O(_0431_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1156907007)
  ) _0848_ (
    .I0(_0335_[2]),
    .I1(\u_cpu.PC [14]),
    .I2(_0374_[2]),
    .I3(_0359_[3]),
    .I4(_0423_[4]),
    .O(DO[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h33035505ff0fff0f)
  ) _0849_ (
    .I0(\u_cpu.u_ALU8.OUT [6]),
    .I1(\u_cpu.V ),
    .I2(\u_cpu.PC [6]),
    .I3(_0335_[1]),
    .I4(_0373_[4]),
    .I5(_0335_[0]),
    .O(_0423_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1156907007)
  ) _0850_ (
    .I0(_0335_[2]),
    .I1(\u_cpu.PC [15]),
    .I2(_0374_[2]),
    .I3(_0351_[3]),
    .I4(_0432_[4]),
    .O(DO[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h33035505ff0fff0f)
  ) _0851_ (
    .I0(\u_cpu.AN ),
    .I1(\u_cpu.N ),
    .I2(\u_cpu.PC [7]),
    .I3(_0335_[1]),
    .I4(_0373_[4]),
    .I5(_0335_[0]),
    .O(_0432_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hb000000203300f08)
  ) _0852_ (
    .I0(\u_cpu.store ),
    .I1(\u_cpu.state [0]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [3]),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [2]),
    .O(_0133_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000080f000088)
  ) _0853_ (
    .I0(\u_cpu.store ),
    .I1(\u_cpu.state [0]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [3]),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [2]),
    .O(_0134_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0854_ (
    .I0(_0133_),
    .I1(_0134_),
    .O(WE),
    .S(\u_cpu.state [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hc0f00000eafaaa00)
  ) _0855_ (
    .I0(_0135_[0]),
    .I1(_0057_[5]),
    .I2(_0135_[2]),
    .I3(_0057_[0]),
    .I4(_0135_[4]),
    .I5(\u_cpu.IR [5]),
    .O(_0136_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hc0f00000c0fa0000)
  ) _0856_ (
    .I0(_0135_[0]),
    .I1(_0057_[5]),
    .I2(_0135_[2]),
    .I3(_0057_[0]),
    .I4(_0135_[4]),
    .I5(\u_cpu.IR [5]),
    .O(_0137_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0857_ (
    .I0(_0136_),
    .I1(_0137_),
    .O(_0330_[0]),
    .S(_0135_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0858_ (
    .I0(1'h0),
    .I1(1'h0),
    .O(_0138_),
    .S(_0057_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0004000cffaf0004)
  ) _0859_ (
    .I0(_0057_[2]),
    .I1(_0057_[4]),
    .I2(_0057_[0]),
    .I3(_0057_[5]),
    .I4(\u_cpu.IR [5]),
    .I5(\u_cpu.IR [6]),
    .O(_0140_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0860_ (
    .I0(_0140_),
    .I1(1'h0),
    .O(_0139_),
    .S(_0057_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0861_ (
    .I0(_0138_),
    .I1(_0139_),
    .O(_0330_[1]),
    .S(\u_cpu.IR [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2147549183)
  ) _0862_ (
    .I0(_0135_[2]),
    .I1(_0142_[6]),
    .I2(_0135_[0]),
    .I3(_0057_[0]),
    .I4(_0424_[4]),
    .O(_0329_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffccff05ffffffff)
  ) _0863_ (
    .I0(_0057_[5]),
    .I1(_0057_[0]),
    .I2(_0135_[0]),
    .I3(\u_cpu.IR [5]),
    .I4(\u_cpu.IR [6]),
    .I5(_0135_[4]),
    .O(_0141_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0864_ (
    .I0(1'h1),
    .I1(_0141_),
    .O(_0424_[4]),
    .S(\u_cpu.IR [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h4fff)
  ) _0865_ (
    .I0(_0057_[0]),
    .I1(_0370_[3]),
    .I2(_0135_[6]),
    .I3(_0424_[4]),
    .O(_0329_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffbbfff0ffffffff)
  ) _0866_ (
    .I0(_0057_[0]),
    .I1(_0135_[0]),
    .I2(_0142_[2]),
    .I3(\u_cpu.IR [5]),
    .I4(\u_cpu.IR [6]),
    .I5(\u_cpu.IR [7]),
    .O(_0143_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0867_ (
    .I0(1'h1),
    .I1(_0143_),
    .O(_0135_[6]),
    .S(_0142_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'hb)
  ) _0868_ (
    .I0(\u_cpu.IR [5]),
    .I1(_0425_[1]),
    .O(_0328_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0869_ (
    .I0(\u_cpu.IR [7]),
    .I1(_0370_[2]),
    .O(_0425_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'heeef)
  ) _0870_ (
    .I0(\u_cpu.IR [6]),
    .I1(\u_cpu.IR [7]),
    .I2(_0370_[2]),
    .I3(_0327_[15]),
    .O(_0328_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000002ffff0c00)
  ) _0871_ (
    .I0(_0057_[4]),
    .I1(_0057_[5]),
    .I2(_0057_[0]),
    .I3(\u_cpu.IR [5]),
    .I4(_0057_[7]),
    .I5(\u_cpu.IR [7]),
    .O(_0146_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0872_ (
    .I0(_0146_),
    .I1(1'h0),
    .O(_0144_),
    .S(_0057_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff0d0d00ff0000)
  ) _0873_ (
    .I0(_0057_[4]),
    .I1(_0057_[5]),
    .I2(_0057_[0]),
    .I3(\u_cpu.IR [5]),
    .I4(_0057_[7]),
    .I5(\u_cpu.IR [7]),
    .O(_0147_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000ce0000ffff)
  ) _0874_ (
    .I0(_0057_[4]),
    .I1(_0057_[5]),
    .I2(_0057_[0]),
    .I3(\u_cpu.IR [5]),
    .I4(_0057_[7]),
    .I5(\u_cpu.IR [7]),
    .O(_0148_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0875_ (
    .I0(_0147_),
    .I1(_0148_),
    .O(_0145_),
    .S(_0057_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0876_ (
    .I0(_0144_),
    .I1(_0145_),
    .O(_0328_[2]),
    .S(\u_cpu.IR [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294967152)
  ) _0877_ (
    .I0(\u_cpu.IR [6]),
    .I1(\u_cpu.IR [5]),
    .I2(_0425_[1]),
    .I3(_0327_[15]),
    .I4(_0355_[1]),
    .O(_0328_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd47883)
  ) _0878_ (
    .I0(_0128_[2]),
    .I1(_0128_[1]),
    .I2(_0340_[4]),
    .I3(_0340_[5]),
    .I4(_0072_[6]),
    .O(\u_cpu.u_ALU8.adder_CI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hd0)
  ) _0879_ (
    .I0(_0072_[5]),
    .I1(_0072_[4]),
    .I2(_0072_[6]),
    .O(\u_cpu.u_ALU8.temp_logic [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _0880_ (
    .I0(_0433_[0]),
    .I1(\u_cpu.DIMUX [0]),
    .I2(_0347_[0]),
    .O(_0251_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf0f0cc55f0f0f0f0)
  ) _0881_ (
    .I0(\u_cpu.clc ),
    .I1(\u_cpu.u_ALU8.OUT [0]),
    .I2(\u_cpu.u_ALU8.CO ),
    .I3(\u_cpu.plp ),
    .I4(\u_cpu.compare ),
    .I5(_0362_[4]),
    .O(_0433_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf0f0ccccf0f0aaf0)
  ) _0882_ (
    .I0(\u_cpu.u_ALU8.OUT [1]),
    .I1(\u_cpu.DIMUX [1]),
    .I2(_0434_[2]),
    .I3(\u_cpu.plp ),
    .I4(_0345_[1]),
    .I5(_0347_[0]),
    .O(_0256_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000100000000)
  ) _0883_ (
    .I0(\u_cpu.u_ALU8.OUT [3]),
    .I1(\u_cpu.u_ALU8.OUT [4]),
    .I2(\u_cpu.u_ALU8.OUT [5]),
    .I3(\u_cpu.u_ALU8.OUT [6]),
    .I4(\u_cpu.AN ),
    .I5(_0426_[5]),
    .O(_0434_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h01)
  ) _0884_ (
    .I0(\u_cpu.u_ALU8.OUT [0]),
    .I1(\u_cpu.u_ALU8.OUT [1]),
    .I2(\u_cpu.u_ALU8.OUT [2]),
    .O(_0426_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _0885_ (
    .I0(\u_cpu.AN ),
    .I1(\u_cpu.DIMUX [7]),
    .I2(_0347_[2]),
    .O(_0254_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4042312789)
  ) _0886_ (
    .I0(\u_cpu.cld ),
    .I1(\u_cpu.u_ALU8.OUT [3]),
    .I2(\u_cpu.DIMUX [3]),
    .I3(\u_cpu.plp ),
    .I4(_0347_[0]),
    .O(_0252_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4287168496)
  ) _0887_ (
    .I0(\u_cpu.plp ),
    .I1(\u_cpu.u_ALU8.OUT [6]),
    .I2(\u_cpu.DIMUX [6]),
    .I3(_0427_[3]),
    .I4(_0165_[3]),
    .O(_0255_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h1441411400000000)
  ) _0888_ (
    .I0(\u_cpu.clv ),
    .I1(\u_cpu.u_ALU8.CO ),
    .I2(\u_cpu.AN ),
    .I3(\u_cpu.u_ALU8.AI7 ),
    .I4(\u_cpu.u_ALU8.BI7 ),
    .I5(_0346_[1]),
    .O(_0427_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _0889_ (
    .I0(\u_cpu.u_ALU8.OUT [0]),
    .I1(\u_cpu.DIMUX [0]),
    .I2(_0411_[4]),
    .O(_0276_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0100000000000000)
  ) _0890_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [0]),
    .I3(\u_cpu.state [1]),
    .I4(\u_cpu.state [4]),
    .I5(\u_cpu.state [3]),
    .O(_0411_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _0891_ (
    .I0(_0301_[0]),
    .I1(\u_cpu.DIMUX [1]),
    .I2(_0411_[4]),
    .O(_0277_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _0892_ (
    .I0(_0301_[1]),
    .I1(\u_cpu.DIMUX [2]),
    .I2(_0411_[4]),
    .O(_0278_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _0893_ (
    .I0(_0301_[2]),
    .I1(\u_cpu.DIMUX [3]),
    .I2(_0411_[4]),
    .O(_0279_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _0894_ (
    .I0(\u_cpu.u_ALU8.OUT [4]),
    .I1(\u_cpu.DIMUX [4]),
    .I2(_0411_[4]),
    .O(_0280_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _0895_ (
    .I0(_0306_[0]),
    .I1(\u_cpu.DIMUX [5]),
    .I2(_0411_[4]),
    .O(_0281_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _0896_ (
    .I0(_0306_[1]),
    .I1(\u_cpu.DIMUX [6]),
    .I2(_0411_[4]),
    .O(_0282_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _0897_ (
    .I0(_0306_[2]),
    .I1(\u_cpu.DIMUX [7]),
    .I2(_0411_[4]),
    .O(_0283_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h7)
  ) _0898_ (
    .I0(_0197_[3]),
    .I1(_0197_[4]),
    .O(_0322_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0007000000000000)
  ) _0899_ (
    .I0(_0411_[2]),
    .I1(_0415_[1]),
    .I2(_0415_[2]),
    .I3(_0415_[3]),
    .I4(_0415_[4]),
    .I5(_0415_[5]),
    .O(_0197_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000500000000000c)
  ) _0900_ (
    .I0(_0057_[2]),
    .I1(\u_cpu.IR [7]),
    .I2(_0057_[0]),
    .I3(_0057_[5]),
    .I4(_0057_[7]),
    .I5(_0057_[4]),
    .O(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0901_ (
    .I0(1'h0),
    .I1(_0150_),
    .O(_0415_[3]),
    .S(_0149_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff22ff222f222622)
  ) _0902_ (
    .I0(_0151_[0]),
    .I1(_0151_[1]),
    .I2(_0151_[2]),
    .I3(_0151_[3]),
    .I4(_0151_[4]),
    .I5(_0151_[5]),
    .O(_0152_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffeaffeaefeaeeea)
  ) _0903_ (
    .I0(_0151_[0]),
    .I1(_0151_[1]),
    .I2(_0151_[2]),
    .I3(_0151_[3]),
    .I4(_0151_[4]),
    .I5(_0151_[5]),
    .O(_0153_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0904_ (
    .I0(_0152_),
    .I1(_0153_),
    .O(_0415_[4]),
    .S(_0151_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000000)
  ) _0905_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.state [4]),
    .I5(\u_cpu.state [2]),
    .O(_0151_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000000)
  ) _0906_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [3]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [0]),
    .O(_0151_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00500050efffffff)
  ) _0907_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [4]),
    .I2(\u_cpu.state [3]),
    .I3(\u_cpu.state [2]),
    .I4(\u_cpu.state [0]),
    .I5(RDY),
    .O(_0151_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0908_ (
    .I0(RDY),
    .I1(\u_cpu.write_back ),
    .O(_0151_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'haaaaaaa8aaaaaaaa)
  ) _0909_ (
    .I0(RDY),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [5]),
    .I5(\u_cpu.state [2]),
    .O(_0154_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'haa2aaaaaa8aaaaa8)
  ) _0910_ (
    .I0(RDY),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [5]),
    .I5(\u_cpu.state [2]),
    .O(_0155_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0911_ (
    .I0(_0154_),
    .I1(_0155_),
    .O(_0151_[1]),
    .S(\u_cpu.state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf377ffffffffffff)
  ) _0912_ (
    .I0(RDY),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.state [5]),
    .I5(\u_cpu.state [3]),
    .O(_0156_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffff3f7fffff5ff)
  ) _0913_ (
    .I0(RDY),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.state [5]),
    .I5(\u_cpu.state [3]),
    .O(_0157_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0914_ (
    .I0(_0156_),
    .I1(_0157_),
    .O(_0151_[3]),
    .S(\u_cpu.state [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0915_ (
    .I0(RDY),
    .I1(_0413_[1]),
    .O(_0415_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0100000000000000)
  ) _0916_ (
    .I0(\u_cpu.state [3]),
    .I1(\u_cpu.state [1]),
    .I2(\u_cpu.state [4]),
    .I3(\u_cpu.state [2]),
    .I4(\u_cpu.state [5]),
    .I5(\u_cpu.state [0]),
    .O(_0413_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0100)
  ) _0917_ (
    .I0(\u_cpu.IR [7]),
    .I1(\u_cpu.IR [5]),
    .I2(_0057_[0]),
    .I3(\u_cpu.IR [6]),
    .O(_0415_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd65536)
  ) _0918_ (
    .I0(_0057_[7]),
    .I1(_0057_[2]),
    .I2(_0057_[5]),
    .I3(_0057_[4]),
    .I4(_0149_[6]),
    .O(_0411_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h15)
  ) _0919_ (
    .I0(_0414_[0]),
    .I1(_0151_[2]),
    .I2(_0151_[6]),
    .O(_0415_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd268435456)
  ) _0920_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [1]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [0]),
    .O(_0414_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'he0)
  ) _0921_ (
    .I0(\u_cpu.store ),
    .I1(\u_cpu.u_ALU8.CO ),
    .I2(RDY),
    .O(_0151_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0922_ (
    .I0(1'h0),
    .I1(1'h0),
    .O(_0159_),
    .S(_0158_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0100000000000000)
  ) _0923_ (
    .I0(_0158_[0]),
    .I1(_0158_[1]),
    .I2(_0158_[2]),
    .I3(_0158_[3]),
    .I4(_0158_[4]),
    .I5(_0158_[5]),
    .O(_0161_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0924_ (
    .I0(1'h0),
    .I1(_0161_),
    .O(_0160_),
    .S(_0158_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0925_ (
    .I0(_0159_),
    .I1(_0160_),
    .O(_0197_[4]),
    .S(_0158_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0926_ (
    .I0(RDY),
    .I1(_0338_[1]),
    .O(_0158_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0927_ (
    .I0(1'h0),
    .I1(1'h0),
    .O(_0162_),
    .S(_0149_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000000001)
  ) _0928_ (
    .I0(\u_cpu.IR [7]),
    .I1(\u_cpu.IR [5]),
    .I2(_0057_[7]),
    .I3(_0057_[2]),
    .I4(_0057_[0]),
    .I5(_0057_[5]),
    .O(_0164_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0929_ (
    .I0(1'h0),
    .I1(_0164_),
    .O(_0163_),
    .S(_0149_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0930_ (
    .I0(_0162_),
    .I1(_0163_),
    .O(_0158_[1]),
    .S(_0057_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT2 #(
    .INIT(4'h1)
  ) _0931_ (
    .I0(_0165_[4]),
    .I1(_0165_[5]),
    .O(_0166_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd61439)
  ) _0932_ (
    .I0(_0057_[4]),
    .I1(_0057_[0]),
    .I2(_0057_[5]),
    .I3(_0165_[3]),
    .I4(_0165_[5]),
    .O(_0167_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0933_ (
    .I0(_0166_),
    .I1(_0167_),
    .O(_0158_[3]),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h4000000000000000)
  ) _0934_ (
    .I0(\u_cpu.state [4]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [3]),
    .I3(\u_cpu.state [1]),
    .I4(\u_cpu.state [5]),
    .I5(\u_cpu.state [0]),
    .O(_0165_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0110000000000000)
  ) _0935_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [4]),
    .I2(RDY),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [2]),
    .O(_0168_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0936_ (
    .I0(1'h0),
    .I1(_0168_),
    .O(_0165_[5]),
    .S(\u_cpu.state [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _0937_ (
    .I0(_0352_[0]),
    .I1(_0339_[0]),
    .I2(RDY),
    .O(_0158_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _0938_ (
    .I0(\u_cpu.u_ALU8.CO ),
    .I1(\u_cpu.backwards ),
    .O(_0352_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf98fffffffffffff)
  ) _0939_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [4]),
    .I2(\u_cpu.state [0]),
    .I3(RDY),
    .I4(_0343_[3]),
    .I5(\u_cpu.state [1]),
    .O(_0158_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4126343168)
  ) _0940_ (
    .I0(\u_cpu.write_back ),
    .I1(_0376_[1]),
    .I2(_0151_[1]),
    .I3(RDY),
    .I4(_0376_[4]),
    .O(_0158_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd268435456)
  ) _0941_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [4]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [5]),
    .I4(\u_cpu.state [0]),
    .O(_0376_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffaceeaceeffff)
  ) _0942_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [4]),
    .I3(\u_cpu.state [3]),
    .I4(RDY),
    .I5(\u_cpu.state [0]),
    .O(_0169_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0943_ (
    .I0(1'h1),
    .I1(_0169_),
    .O(_0376_[4]),
    .S(\u_cpu.state [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffeffffffffffff)
  ) _0944_ (
    .I0(_0057_[2]),
    .I1(_0057_[5]),
    .I2(_0057_[4]),
    .I3(_0057_[7]),
    .I4(_0057_[0]),
    .I5(_0149_[6]),
    .O(_0171_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0945_ (
    .I0(_0171_),
    .I1(1'h0),
    .O(_0158_[6]),
    .S(_0170_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000100000000)
  ) _0946_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [1]),
    .I3(RDY),
    .I4(\u_cpu.state [4]),
    .I5(\u_cpu.state [2]),
    .O(_0172_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0947_ (
    .I0(1'h0),
    .I1(_0172_),
    .O(_0170_[6]),
    .S(\u_cpu.state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'hfeef)
  ) _0948_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [2]),
    .I2(RDY),
    .I3(\u_cpu.state [0]),
    .O(_0173_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffeeffeefffff)
  ) _0949_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [2]),
    .I2(RDY),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [4]),
    .O(_0174_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0950_ (
    .I0(_0173_),
    .I1(_0174_),
    .O(_0158_[7]),
    .S(\u_cpu.state [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2147483647)
  ) _0951_ (
    .I0(_0421_[1]),
    .I1(_0197_[0]),
    .I2(_0422_[2]),
    .I3(_0158_[5]),
    .I4(_0422_[4]),
    .O(_0322_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _0952_ (
    .I0(_0158_[2]),
    .I1(_0158_[3]),
    .I2(_0158_[4]),
    .O(_0421_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0953_ (
    .I0(1'h0),
    .I1(1'h0),
    .O(_0176_),
    .S(_0175_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000000000001f)
  ) _0954_ (
    .I0(_0175_[0]),
    .I1(_0175_[1]),
    .I2(_0149_[6]),
    .I3(_0175_[3]),
    .I4(_0175_[4]),
    .I5(_0175_[5]),
    .O(_0178_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0955_ (
    .I0(1'h0),
    .I1(_0178_),
    .O(_0177_),
    .S(_0175_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0956_ (
    .I0(_0176_),
    .I1(_0177_),
    .O(_0197_[0]),
    .S(_0175_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0100000000000000)
  ) _0957_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [0]),
    .I3(\u_cpu.state [1]),
    .I4(\u_cpu.state [4]),
    .I5(\u_cpu.state [2]),
    .O(_0175_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000100000000)
  ) _0958_ (
    .I0(\u_cpu.IR [7]),
    .I1(\u_cpu.IR [5]),
    .I2(_0057_[7]),
    .I3(_0057_[2]),
    .I4(_0057_[0]),
    .I5(\u_cpu.IR [6]),
    .O(_0179_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0959_ (
    .I0(1'h0),
    .I1(_0179_),
    .O(_0175_[0]),
    .S(_0057_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000100000000)
  ) _0960_ (
    .I0(\u_cpu.IR [7]),
    .I1(_0057_[7]),
    .I2(_0057_[2]),
    .I3(_0057_[0]),
    .I4(_0057_[5]),
    .I5(\u_cpu.IR [5]),
    .O(_0180_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0961_ (
    .I0(1'h0),
    .I1(_0180_),
    .O(_0175_[1]),
    .S(_0057_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfe00ff00feffffff)
  ) _0962_ (
    .I0(_0057_[2]),
    .I1(_0057_[0]),
    .I2(_0057_[4]),
    .I3(_0149_[6]),
    .I4(_0057_[7]),
    .I5(_0412_[5]),
    .O(_0175_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0002000000003000)
  ) _0963_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [4]),
    .I2(\u_cpu.state [3]),
    .I3(\u_cpu.state [2]),
    .I4(RDY),
    .I5(\u_cpu.state [0]),
    .O(_0181_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0964_ (
    .I0(1'h0),
    .I1(_0181_),
    .O(_0412_[5]),
    .S(\u_cpu.state [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3941553493)
  ) _0965_ (
    .I0(_0418_[0]),
    .I1(_0418_[1]),
    .I2(_0340_[1]),
    .I3(_0413_[1]),
    .I4(RDY),
    .O(_0175_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h1000)
  ) _0966_ (
    .I0(\u_cpu.state [4]),
    .I1(\u_cpu.state [0]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [2]),
    .O(_0418_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h53ac)
  ) _0967_ (
    .I0(\u_cpu.V ),
    .I1(\u_cpu.N ),
    .I2(\u_cpu.cond_code [1]),
    .I3(\u_cpu.cond_code [0]),
    .O(_0182_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h53ac)
  ) _0968_ (
    .I0(\u_cpu.Z ),
    .I1(\u_cpu.C ),
    .I2(\u_cpu.cond_code [1]),
    .I3(\u_cpu.cond_code [0]),
    .O(_0183_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0969_ (
    .I0(_0182_),
    .I1(_0183_),
    .O(_0418_[1]),
    .S(\u_cpu.cond_code [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0110000000000000)
  ) _0970_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [4]),
    .I4(RDY),
    .I5(\u_cpu.state [3]),
    .O(_0184_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0971_ (
    .I0(1'h0),
    .I1(_0184_),
    .O(_0175_[5]),
    .S(\u_cpu.state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd31)
  ) _0972_ (
    .I0(_0372_[1]),
    .I1(_0411_[1]),
    .I2(_0411_[2]),
    .I3(_0411_[3]),
    .I4(_0411_[4]),
    .O(_0422_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0100000000000000)
  ) _0973_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [4]),
    .I2(\u_cpu.state [0]),
    .I3(\u_cpu.state [1]),
    .I4(\u_cpu.state [5]),
    .I5(\u_cpu.state [3]),
    .O(_0411_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h1000)
  ) _0974_ (
    .I0(\u_cpu.IR [7]),
    .I1(_0057_[0]),
    .I2(\u_cpu.IR [5]),
    .I3(\u_cpu.IR [6]),
    .O(_0411_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT2 #(
    .INIT(4'h2)
  ) _0975_ (
    .I0(_0185_[3]),
    .I1(_0185_[4]),
    .O(_0188_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT2 #(
    .INIT(4'h2)
  ) _0976_ (
    .I0(_0185_[3]),
    .I1(_0185_[4]),
    .O(_0189_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0977_ (
    .I0(_0188_),
    .I1(_0189_),
    .O(_0186_),
    .S(_0149_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT2 #(
    .INIT(4'h2)
  ) _0978_ (
    .I0(_0185_[3]),
    .I1(_0185_[4]),
    .O(_0190_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000f000000bb00)
  ) _0979_ (
    .I0(_0057_[2]),
    .I1(_0057_[7]),
    .I2(_0057_[4]),
    .I3(_0185_[3]),
    .I4(_0185_[4]),
    .I5(_0057_[5]),
    .O(_0191_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0980_ (
    .I0(_0190_),
    .I1(_0191_),
    .O(_0187_),
    .S(_0149_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0981_ (
    .I0(_0186_),
    .I1(_0187_),
    .O(_0422_[4]),
    .S(_0057_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000100000000)
  ) _0982_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [3]),
    .I3(RDY),
    .I4(\u_cpu.state [0]),
    .I5(\u_cpu.state [4]),
    .O(_0192_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0983_ (
    .I0(1'h0),
    .I1(_0192_),
    .O(_0185_[4]),
    .S(\u_cpu.state [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffffffff8ffff)
  ) _0984_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [1]),
    .I5(RDY),
    .O(_0193_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffff9ffffffff)
  ) _0985_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [1]),
    .I5(RDY),
    .O(_0194_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0986_ (
    .I0(_0193_),
    .I1(_0194_),
    .O(_0185_[3]),
    .S(\u_cpu.state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h7fffffffffffffff)
  ) _0987_ (
    .I0(_0197_[3]),
    .I1(_0421_[1]),
    .I2(_0197_[0]),
    .I3(_0421_[3]),
    .I4(_0197_[1]),
    .I5(_0421_[5]),
    .O(_0322_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h70007f0f70007000)
  ) _0988_ (
    .I0(_0417_[0]),
    .I1(_0417_[1]),
    .I2(_0165_[3]),
    .I3(RDY),
    .I4(_0417_[4]),
    .I5(_0417_[5]),
    .O(_0421_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h5c)
  ) _0989_ (
    .I0(_0057_[0]),
    .I1(_0057_[2]),
    .I2(_0057_[5]),
    .O(_0417_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4026662911)
  ) _0990_ (
    .I0(\u_cpu.IR [5]),
    .I1(\u_cpu.IR [7]),
    .I2(_0057_[7]),
    .I3(_0057_[2]),
    .I4(_0057_[4]),
    .O(_0417_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h10)
  ) _0991_ (
    .I0(_0339_[0]),
    .I1(_0340_[1]),
    .I2(_0416_[2]),
    .O(_0417_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'heffffffbdffffff7)
  ) _0992_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [1]),
    .I3(RDY),
    .I4(\u_cpu.state [0]),
    .I5(\u_cpu.state [4]),
    .O(_0195_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0993_ (
    .I0(1'h1),
    .I1(_0195_),
    .O(_0416_[2]),
    .S(\u_cpu.state [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h011000c000001500)
  ) _0994_ (
    .I0(\u_cpu.state [4]),
    .I1(\u_cpu.state [1]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [5]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [0]),
    .O(_0196_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0995_ (
    .I0(1'h0),
    .I1(_0196_),
    .O(_0417_[4]),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3138060288)
  ) _0996_ (
    .I0(_0419_[0]),
    .I1(_0149_[6]),
    .I2(_0354_[5]),
    .I3(RDY),
    .I4(_0419_[4]),
    .O(_0197_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffff01ffffffff)
  ) _0997_ (
    .I0(_0057_[0]),
    .I1(_0057_[2]),
    .I2(\u_cpu.IR [7]),
    .I3(_0057_[7]),
    .I4(_0057_[5]),
    .I5(_0057_[4]),
    .O(_0419_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h72)
  ) _0998_ (
    .I0(RDY),
    .I1(_0151_[0]),
    .I2(_0350_[1]),
    .O(_0419_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd252772369)
  ) _0999_ (
    .I0(_0420_[0]),
    .I1(_0151_[2]),
    .I2(_0420_[2]),
    .I3(RDY),
    .I4(_0158_[6]),
    .O(_0421_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h4000000000000000)
  ) _1000_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [3]),
    .I3(\u_cpu.state [1]),
    .I4(\u_cpu.state [4]),
    .I5(\u_cpu.state [0]),
    .O(_0420_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0100000000000000)
  ) _1001_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [3]),
    .I3(\u_cpu.state [1]),
    .I4(\u_cpu.state [4]),
    .I5(\u_cpu.state [0]),
    .O(_0420_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1002_ (
    .I0(1'h1),
    .I1(1'h1),
    .O(_0198_),
    .S(_0197_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h80000000ffffffff)
  ) _1003_ (
    .I0(_0197_[0]),
    .I1(_0197_[1]),
    .I2(_0197_[2]),
    .I3(_0197_[3]),
    .I4(_0197_[4]),
    .I5(_0197_[5]),
    .O(_0200_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1004_ (
    .I0(1'h1),
    .I1(_0200_),
    .O(_0199_),
    .S(_0197_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _1005_ (
    .I0(_0198_),
    .I1(_0199_),
    .O(_0322_[3]),
    .S(_0197_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _1006_ (
    .I0(_0415_[3]),
    .I1(_0415_[4]),
    .O(_0197_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3489693696)
  ) _1007_ (
    .I0(_0149_[6]),
    .I1(_0417_[0]),
    .I2(_0435_[2]),
    .I3(_0422_[4]),
    .I4(_0435_[4]),
    .O(_0197_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000000)
  ) _1008_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.state [4]),
    .I5(\u_cpu.state [3]),
    .O(_0439_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT2 #(
    .INIT(4'h4)
  ) _1009_ (
    .I0(_0201_[4]),
    .I1(_0201_[5]),
    .O(_0202_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd3221159936)
  ) _1010_ (
    .I0(_0057_[4]),
    .I1(_0057_[0]),
    .I2(_0057_[5]),
    .I3(_0165_[3]),
    .I4(_0201_[5]),
    .O(_0203_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1011_ (
    .I0(_0202_),
    .I1(_0203_),
    .O(_0435_[2]),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000000)
  ) _1012_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.state [4]),
    .I5(\u_cpu.state [5]),
    .O(_0201_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbfffffffffffffff)
  ) _1013_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [3]),
    .I3(\u_cpu.state [1]),
    .I4(RDY),
    .I5(\u_cpu.state [0]),
    .O(_0204_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffffffffffffe)
  ) _1014_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [3]),
    .I3(\u_cpu.state [1]),
    .I4(RDY),
    .I5(\u_cpu.state [0]),
    .O(_0205_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1015_ (
    .I0(_0204_),
    .I1(_0205_),
    .O(_0201_[5]),
    .S(\u_cpu.state [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hdffffffffffffff4)
  ) _1016_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [1]),
    .I4(RDY),
    .I5(\u_cpu.state [0]),
    .O(_0206_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbeffffffffffffef)
  ) _1017_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [1]),
    .I4(RDY),
    .I5(\u_cpu.state [0]),
    .O(_0207_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1018_ (
    .I0(_0206_),
    .I1(_0207_),
    .O(_0435_[4]),
    .S(\u_cpu.state [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd117440512)
  ) _1019_ (
    .I0(_0149_[6]),
    .I1(_0175_[1]),
    .I2(_0175_[3]),
    .I3(_0175_[6]),
    .I4(_0158_[3]),
    .O(_0197_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h72)
  ) _1020_ (
    .I0(_0436_[0]),
    .I1(_0411_[1]),
    .I2(_0436_[2]),
    .O(_0197_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd268435456)
  ) _1021_ (
    .I0(_0057_[7]),
    .I1(_0057_[2]),
    .I2(_0057_[5]),
    .I3(_0149_[6]),
    .I4(_0057_[4]),
    .O(_0436_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfff27f31ffffffff)
  ) _1022_ (
    .I0(\u_cpu.state [1]),
    .I1(RDY),
    .I2(\u_cpu.state [4]),
    .I3(\u_cpu.state [2]),
    .I4(\u_cpu.state [5]),
    .I5(\u_cpu.state [3]),
    .O(_0208_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffcdfc8f7ffffff)
  ) _1023_ (
    .I0(\u_cpu.state [1]),
    .I1(RDY),
    .I2(\u_cpu.state [4]),
    .I3(\u_cpu.state [2]),
    .I4(\u_cpu.state [5]),
    .I5(\u_cpu.state [3]),
    .O(_0209_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1024_ (
    .I0(_0208_),
    .I1(_0209_),
    .O(_0436_[2]),
    .S(\u_cpu.state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffffbfffffff)
  ) _1025_ (
    .I0(_0439_[0]),
    .I1(_0439_[1]),
    .I2(_0439_[2]),
    .I3(_0439_[3]),
    .I4(_0435_[2]),
    .I5(_0439_[5]),
    .O(_0322_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0007)
  ) _1026_ (
    .I0(_0436_[0]),
    .I1(_0415_[1]),
    .I2(_0175_[4]),
    .I3(_0175_[5]),
    .O(_0439_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _1027_ (
    .I0(_0436_[0]),
    .I1(_0411_[1]),
    .O(_0439_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0700)
  ) _1028_ (
    .I0(_0149_[6]),
    .I1(_0175_[1]),
    .I2(_0175_[3]),
    .I3(_0437_[3]),
    .O(_0439_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'he0f0f0f0efffffff)
  ) _1029_ (
    .I0(_0057_[2]),
    .I1(_0057_[4]),
    .I2(_0149_[6]),
    .I3(_0057_[0]),
    .I4(_0057_[7]),
    .I5(_0185_[4]),
    .O(_0437_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0700)
  ) _1030_ (
    .I0(_0411_[2]),
    .I1(_0372_[1]),
    .I2(_0411_[4]),
    .I3(_0438_[3]),
    .O(_0439_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1031_ (
    .I0(1'h1),
    .I1(1'h1),
    .O(_0210_),
    .S(\u_cpu.state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffc0010ffffff0f)
  ) _1032_ (
    .I0(_0151_[6]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [1]),
    .I4(\u_cpu.state [5]),
    .I5(RDY),
    .O(_0212_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd4291821056)
  ) _1033_ (
    .I0(\u_cpu.state [3]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [5]),
    .I4(RDY),
    .O(_0213_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1034_ (
    .I0(_0212_),
    .I1(_0213_),
    .O(_0211_),
    .S(\u_cpu.state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _1035_ (
    .I0(_0210_),
    .I1(_0211_),
    .O(_0438_[3]),
    .S(\u_cpu.state [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf8ffffffffffffff)
  ) _1036_ (
    .I0(_0411_[1]),
    .I1(_0411_[2]),
    .I2(_0411_[3]),
    .I3(_0441_[3]),
    .I4(_0441_[4]),
    .I5(_0441_[5]),
    .O(_0322_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hb0bb)
  ) _1037_ (
    .I0(_0419_[0]),
    .I1(_0149_[6]),
    .I2(RDY),
    .I3(_0354_[5]),
    .O(_0441_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16384)
  ) _1038_ (
    .I0(_0440_[0]),
    .I1(_0440_[1]),
    .I2(_0440_[2]),
    .I3(_0440_[3]),
    .I4(_0201_[4]),
    .O(_0441_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3217027327)
  ) _1039_ (
    .I0(_0057_[4]),
    .I1(_0057_[5]),
    .I2(_0165_[3]),
    .I3(_0165_[4]),
    .I4(RDY),
    .O(_0440_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0a0c)
  ) _1040_ (
    .I0(\u_cpu.write_back ),
    .I1(_0376_[1]),
    .I2(_0151_[1]),
    .I3(RDY),
    .O(_0440_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd4294967293)
  ) _1041_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [4]),
    .I2(\u_cpu.state [1]),
    .I3(RDY),
    .I4(\u_cpu.state [2]),
    .O(_0214_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hdbffffffffffffff)
  ) _1042_ (
    .I0(\u_cpu.state [3]),
    .I1(\u_cpu.state [5]),
    .I2(\u_cpu.state [4]),
    .I3(\u_cpu.state [1]),
    .I4(RDY),
    .I5(\u_cpu.state [2]),
    .O(_0215_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1043_ (
    .I0(_0214_),
    .I1(_0215_),
    .O(_0440_[2]),
    .S(\u_cpu.state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffefeffb8878753)
  ) _1044_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [1]),
    .I2(\u_cpu.state [3]),
    .I3(RDY),
    .I4(\u_cpu.state [0]),
    .I5(\u_cpu.state [4]),
    .O(_0216_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1045_ (
    .I0(1'h1),
    .I1(_0216_),
    .O(_0440_[3]),
    .S(\u_cpu.state [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd7)
  ) _1046_ (
    .I0(_0411_[2]),
    .I1(_0415_[1]),
    .I2(_0415_[2]),
    .I3(_0158_[0]),
    .I4(_0158_[1]),
    .O(_0441_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffffff888ffff)
  ) _1047_ (
    .I0(_0352_[0]),
    .I1(_0339_[0]),
    .I2(_0165_[3]),
    .I3(_0442_[3]),
    .I4(_0442_[4]),
    .I5(_0442_[5]),
    .O(\u_cpu.PC_inc )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0d)
  ) _1048_ (
    .I0(IRQ),
    .I1(\u_cpu.I ),
    .I2(\u_cpu.NMI_edge ),
    .O(_0442_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0110000000000000)
  ) _1049_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [1]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [0]),
    .O(_0442_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfcaeefffffffffee)
  ) _1050_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [4]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [3]),
    .I4(\u_cpu.state [2]),
    .I5(\u_cpu.state [0]),
    .O(_0442_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'hd8)
  ) _1051_ (
    .I0(_0217_[1]),
    .I1(\u_cpu.PC [1]),
    .I2(\u_cpu.u_ALU8.OUT [1]),
    .O(_0218_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h77775555f3fff000)
  ) _1052_ (
    .I0(_0217_[0]),
    .I1(_0217_[1]),
    .I2(\u_cpu.PC [1]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.u_ALU8.OUT [1]),
    .I5(_0217_[5]),
    .O(_0219_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1053_ (
    .I0(_0218_),
    .I1(_0219_),
    .O(\u_cpu.PC_temp [1]),
    .S(_0217_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd861270256)
  ) _1054_ (
    .I0(\u_cpu.ABL [1]),
    .I1(\u_cpu.PC [1]),
    .I2(\u_cpu.res ),
    .I3(_0442_[3]),
    .I4(_0293_[0]),
    .O(_0217_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000300000005)
  ) _1055_ (
    .I0(_0293_[0]),
    .I1(\u_cpu.state [0]),
    .I2(_0293_[4]),
    .I3(_0293_[2]),
    .I4(_0293_[3]),
    .I5(_0217_[5]),
    .O(_0217_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfdcfff3fffffffff)
  ) _1056_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [5]),
    .I2(\u_cpu.state [3]),
    .I3(\u_cpu.state [1]),
    .I4(\u_cpu.state [4]),
    .I5(\u_cpu.state [0]),
    .O(_0217_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294964292)
  ) _1057_ (
    .I0(_0217_[1]),
    .I1(\u_cpu.u_ALU8.OUT [2]),
    .I2(\u_cpu.PC [2]),
    .I3(_0444_[3]),
    .I4(_0444_[4]),
    .O(\u_cpu.PC_temp [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00770f0f00000000)
  ) _1058_ (
    .I0(\u_cpu.NMI_edge ),
    .I1(_0443_[1]),
    .I2(_0443_[2]),
    .I3(_0443_[3]),
    .I4(_0217_[5]),
    .I5(_0217_[6]),
    .O(_0444_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h3500)
  ) _1059_ (
    .I0(\u_cpu.ABL [2]),
    .I1(\u_cpu.PC [2]),
    .I2(_0442_[3]),
    .I3(_0293_[0]),
    .O(_0443_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _1060_ (
    .I0(\u_cpu.res ),
    .I1(_0293_[0]),
    .O(_0443_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _1061_ (
    .I0(\u_cpu.u_ALU8.OUT [2]),
    .I1(\u_cpu.PC [2]),
    .I2(\u_cpu.state [0]),
    .O(_0443_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _1062_ (
    .I0(_0217_[6]),
    .I1(_0217_[1]),
    .O(_0444_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'hd8)
  ) _1063_ (
    .I0(_0217_[1]),
    .I1(\u_cpu.PC [3]),
    .I2(\u_cpu.u_ALU8.OUT [3]),
    .O(_0221_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h33330000fbfffaaa)
  ) _1064_ (
    .I0(_0217_[5]),
    .I1(_0217_[1]),
    .I2(\u_cpu.PC [3]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.u_ALU8.OUT [3]),
    .I5(_0220_[5]),
    .O(_0222_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1065_ (
    .I0(_0221_),
    .I1(_0222_),
    .O(\u_cpu.PC_temp [3]),
    .S(_0217_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h3500)
  ) _1066_ (
    .I0(\u_cpu.ABL [3]),
    .I1(\u_cpu.PC [3]),
    .I2(_0442_[3]),
    .I3(_0293_[0]),
    .O(_0220_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'hd8)
  ) _1067_ (
    .I0(_0217_[1]),
    .I1(\u_cpu.PC [4]),
    .I2(\u_cpu.u_ALU8.OUT [4]),
    .O(_0224_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h33330000fbfffaaa)
  ) _1068_ (
    .I0(_0217_[5]),
    .I1(_0217_[1]),
    .I2(\u_cpu.PC [4]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.u_ALU8.OUT [4]),
    .I5(_0223_[5]),
    .O(_0225_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1069_ (
    .I0(_0224_),
    .I1(_0225_),
    .O(\u_cpu.PC_temp [4]),
    .S(_0217_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h3500)
  ) _1070_ (
    .I0(\u_cpu.ABL [4]),
    .I1(\u_cpu.PC [4]),
    .I2(_0442_[3]),
    .I3(_0293_[0]),
    .O(_0223_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'hd8)
  ) _1071_ (
    .I0(_0217_[1]),
    .I1(\u_cpu.PC [5]),
    .I2(\u_cpu.u_ALU8.OUT [5]),
    .O(_0227_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h33330000fbfffaaa)
  ) _1072_ (
    .I0(_0217_[5]),
    .I1(_0217_[1]),
    .I2(\u_cpu.PC [5]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.u_ALU8.OUT [5]),
    .I5(_0226_[5]),
    .O(_0228_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1073_ (
    .I0(_0227_),
    .I1(_0228_),
    .O(\u_cpu.PC_temp [5]),
    .S(_0217_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h3500)
  ) _1074_ (
    .I0(\u_cpu.ABL [5]),
    .I1(\u_cpu.PC [5]),
    .I2(_0442_[3]),
    .I3(_0293_[0]),
    .O(_0226_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'hd8)
  ) _1075_ (
    .I0(_0217_[1]),
    .I1(\u_cpu.PC [6]),
    .I2(\u_cpu.u_ALU8.OUT [6]),
    .O(_0230_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h33330000fbfffaaa)
  ) _1076_ (
    .I0(_0217_[5]),
    .I1(_0217_[1]),
    .I2(\u_cpu.PC [6]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.u_ALU8.OUT [6]),
    .I5(_0229_[5]),
    .O(_0231_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1077_ (
    .I0(_0230_),
    .I1(_0231_),
    .O(\u_cpu.PC_temp [6]),
    .S(_0217_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h3500)
  ) _1078_ (
    .I0(\u_cpu.ABL [6]),
    .I1(\u_cpu.PC [6]),
    .I2(_0442_[3]),
    .I3(_0293_[0]),
    .O(_0229_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'hd8)
  ) _1079_ (
    .I0(_0217_[1]),
    .I1(\u_cpu.PC [7]),
    .I2(\u_cpu.AN ),
    .O(_0233_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h33330000fbfffaaa)
  ) _1080_ (
    .I0(_0217_[5]),
    .I1(_0217_[1]),
    .I2(\u_cpu.PC [7]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.AN ),
    .I5(_0232_[5]),
    .O(_0234_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1081_ (
    .I0(_0233_),
    .I1(_0234_),
    .O(\u_cpu.PC_temp [7]),
    .S(_0217_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h3500)
  ) _1082_ (
    .I0(\u_cpu.ABL [7]),
    .I1(\u_cpu.PC [7]),
    .I2(_0442_[3]),
    .I3(_0293_[0]),
    .O(_0232_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294964292)
  ) _1083_ (
    .I0(_0217_[1]),
    .I1(\u_cpu.DIMUX [0]),
    .I2(\u_cpu.PC [8]),
    .I3(_0444_[3]),
    .I4(_0446_[4]),
    .O(\u_cpu.PC_temp [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3231772912)
  ) _1084_ (
    .I0(\u_cpu.ABH [0]),
    .I1(\u_cpu.PC [8]),
    .I2(_0445_[2]),
    .I3(_0442_[3]),
    .I4(_0293_[0]),
    .O(_0446_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4244242432)
  ) _1085_ (
    .I0(\u_cpu.ABH [0]),
    .I1(\u_cpu.u_ALU8.OUT [0]),
    .I2(_0217_[5]),
    .I3(\u_cpu.state [0]),
    .I4(_0217_[6]),
    .O(_0445_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294964292)
  ) _1086_ (
    .I0(_0217_[1]),
    .I1(\u_cpu.DIMUX [1]),
    .I2(\u_cpu.PC [9]),
    .I3(_0444_[3]),
    .I4(_0448_[4]),
    .O(\u_cpu.PC_temp [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3231772912)
  ) _1087_ (
    .I0(\u_cpu.ABH [1]),
    .I1(\u_cpu.PC [9]),
    .I2(_0447_[2]),
    .I3(_0442_[3]),
    .I4(_0293_[0]),
    .O(_0448_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4244242432)
  ) _1088_ (
    .I0(\u_cpu.ABH [1]),
    .I1(\u_cpu.u_ALU8.OUT [1]),
    .I2(_0217_[5]),
    .I3(\u_cpu.state [0]),
    .I4(_0217_[6]),
    .O(_0447_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294964292)
  ) _1089_ (
    .I0(_0217_[1]),
    .I1(\u_cpu.DIMUX [2]),
    .I2(\u_cpu.PC [10]),
    .I3(_0444_[3]),
    .I4(_0450_[4]),
    .O(\u_cpu.PC_temp [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3231772912)
  ) _1090_ (
    .I0(\u_cpu.ABH [2]),
    .I1(\u_cpu.PC [10]),
    .I2(_0449_[2]),
    .I3(_0442_[3]),
    .I4(_0293_[0]),
    .O(_0450_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4244242432)
  ) _1091_ (
    .I0(\u_cpu.ABH [2]),
    .I1(\u_cpu.u_ALU8.OUT [2]),
    .I2(_0217_[5]),
    .I3(\u_cpu.state [0]),
    .I4(_0217_[6]),
    .O(_0449_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294964292)
  ) _1092_ (
    .I0(_0217_[1]),
    .I1(\u_cpu.DIMUX [3]),
    .I2(\u_cpu.PC [11]),
    .I3(_0444_[3]),
    .I4(_0452_[4]),
    .O(\u_cpu.PC_temp [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3231772912)
  ) _1093_ (
    .I0(\u_cpu.ABH [3]),
    .I1(\u_cpu.PC [11]),
    .I2(_0451_[2]),
    .I3(_0442_[3]),
    .I4(_0293_[0]),
    .O(_0452_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4244242432)
  ) _1094_ (
    .I0(\u_cpu.ABH [3]),
    .I1(\u_cpu.u_ALU8.OUT [3]),
    .I2(_0217_[5]),
    .I3(\u_cpu.state [0]),
    .I4(_0217_[6]),
    .O(_0451_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294964292)
  ) _1095_ (
    .I0(_0217_[1]),
    .I1(\u_cpu.DIMUX [4]),
    .I2(\u_cpu.PC [12]),
    .I3(_0444_[3]),
    .I4(_0454_[4]),
    .O(\u_cpu.PC_temp [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3231772912)
  ) _1096_ (
    .I0(\u_cpu.ABH [4]),
    .I1(\u_cpu.PC [12]),
    .I2(_0453_[2]),
    .I3(_0442_[3]),
    .I4(_0293_[0]),
    .O(_0454_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4244242432)
  ) _1097_ (
    .I0(\u_cpu.ABH [4]),
    .I1(\u_cpu.u_ALU8.OUT [4]),
    .I2(_0217_[5]),
    .I3(\u_cpu.state [0]),
    .I4(_0217_[6]),
    .O(_0453_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294964292)
  ) _1098_ (
    .I0(_0217_[1]),
    .I1(\u_cpu.DIMUX [5]),
    .I2(\u_cpu.PC [13]),
    .I3(_0444_[3]),
    .I4(_0456_[4]),
    .O(\u_cpu.PC_temp [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3231772912)
  ) _1099_ (
    .I0(\u_cpu.ABH [5]),
    .I1(\u_cpu.PC [13]),
    .I2(_0455_[2]),
    .I3(_0442_[3]),
    .I4(_0293_[0]),
    .O(_0456_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4244242432)
  ) _1100_ (
    .I0(\u_cpu.ABH [5]),
    .I1(\u_cpu.u_ALU8.OUT [5]),
    .I2(_0217_[5]),
    .I3(\u_cpu.state [0]),
    .I4(_0217_[6]),
    .O(_0455_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294964292)
  ) _1101_ (
    .I0(_0217_[1]),
    .I1(\u_cpu.DIMUX [6]),
    .I2(\u_cpu.PC [14]),
    .I3(_0444_[3]),
    .I4(_0458_[4]),
    .O(\u_cpu.PC_temp [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3231772912)
  ) _1102_ (
    .I0(\u_cpu.ABH [6]),
    .I1(\u_cpu.PC [14]),
    .I2(_0457_[2]),
    .I3(_0442_[3]),
    .I4(_0293_[0]),
    .O(_0458_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4244242432)
  ) _1103_ (
    .I0(\u_cpu.ABH [6]),
    .I1(\u_cpu.u_ALU8.OUT [6]),
    .I2(_0217_[5]),
    .I3(\u_cpu.state [0]),
    .I4(_0217_[6]),
    .O(_0457_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294964292)
  ) _1104_ (
    .I0(_0217_[1]),
    .I1(\u_cpu.DIMUX [7]),
    .I2(\u_cpu.PC [15]),
    .I3(_0444_[3]),
    .I4(_0460_[4]),
    .O(\u_cpu.PC_temp [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3231772912)
  ) _1105_ (
    .I0(\u_cpu.ABH [7]),
    .I1(\u_cpu.PC [15]),
    .I2(_0459_[2]),
    .I3(_0442_[3]),
    .I4(_0293_[0]),
    .O(_0460_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4244242432)
  ) _1106_ (
    .I0(\u_cpu.ABH [7]),
    .I1(\u_cpu.AN ),
    .I2(_0217_[5]),
    .I3(\u_cpu.state [0]),
    .I4(_0217_[6]),
    .O(_0459_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h1c)
  ) _1107_ (
    .I0(_0340_[4]),
    .I1(_0386_[2]),
    .I2(_0386_[1]),
    .O(_0313_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h1c)
  ) _1108_ (
    .I0(_0340_[4]),
    .I1(_0387_[2]),
    .I2(_0387_[1]),
    .O(_0313_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h1c)
  ) _1109_ (
    .I0(_0340_[4]),
    .I1(_0388_[2]),
    .I2(_0388_[1]),
    .O(_0313_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hc1)
  ) _1110_ (
    .I0(_0340_[4]),
    .I1(_0390_[1]),
    .I2(_0390_[2]),
    .O(_0313_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hc1)
  ) _1111_ (
    .I0(_0340_[4]),
    .I1(_0397_[1]),
    .I2(_0397_[2]),
    .O(_0317_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h1c)
  ) _1112_ (
    .I0(_0340_[4]),
    .I1(_0396_[2]),
    .I2(_0396_[1]),
    .O(_0317_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h1c)
  ) _1113_ (
    .I0(_0340_[4]),
    .I1(_0398_[2]),
    .I2(_0398_[1]),
    .O(_0317_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h1c)
  ) _1114_ (
    .I0(_0340_[4]),
    .I1(_0399_[2]),
    .I2(_0399_[1]),
    .O(_0317_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h1e)
  ) _1115_ (
    .I0(_0463_[0]),
    .I1(_0463_[1]),
    .I2(\u_cpu.u_ALU8.OUT [5]),
    .O(_0305_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _1116_ (
    .I0(_0461_[0]),
    .I1(\u_cpu.u_ALU8.CO ),
    .O(_0463_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _1117_ (
    .I0(\u_cpu.adj_bcd ),
    .I1(\u_cpu.adc_bcd ),
    .O(_0461_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _1118_ (
    .I0(\u_cpu.u_ALU8.CO ),
    .I1(_0462_[1]),
    .O(_0463_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _1119_ (
    .I0(\u_cpu.adc_bcd ),
    .I1(\u_cpu.adj_bcd ),
    .O(_0462_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _1120_ (
    .I0(_0463_[0]),
    .I1(\u_cpu.u_ALU8.OUT [6]),
    .O(_0305_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _1121_ (
    .I0(_0463_[1]),
    .I1(\u_cpu.AN ),
    .O(_0305_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h1e)
  ) _1122_ (
    .I0(_0464_[0]),
    .I1(_0464_[1]),
    .I2(\u_cpu.u_ALU8.OUT [1]),
    .O(_0300_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _1123_ (
    .I0(_0461_[0]),
    .I1(\u_cpu.u_ALU8.HC ),
    .O(_0464_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _1124_ (
    .I0(\u_cpu.u_ALU8.HC ),
    .I1(_0462_[1]),
    .O(_0464_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _1125_ (
    .I0(_0464_[0]),
    .I1(\u_cpu.u_ALU8.OUT [2]),
    .O(_0300_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _1126_ (
    .I0(_0464_[1]),
    .I1(\u_cpu.u_ALU8.OUT [3]),
    .O(_0300_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _1127_ (
    .I0(_0389_[3]),
    .I1(_0465_[1]),
    .O(_0249_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _1128_ (
    .I0(_0465_[1]),
    .I1(_0389_[3]),
    .O(_0250_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfef0f0f0f0f0f0f0)
  ) _1129_ (
    .I0(\u_cpu.u_ALU8.temp_l [1]),
    .I1(\u_cpu.u_ALU8.temp_l [2]),
    .I2(\u_cpu.u_ALU8.temp_l [4]),
    .I3(\u_cpu.adc_bcd ),
    .I4(\u_cpu.u_ALU8.temp_l [3]),
    .I5(_0344_[0]),
    .O(\u_cpu.u_ALU8.temp_HC )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfef0f0f0f0f0f0f0)
  ) _1130_ (
    .I0(\u_cpu.u_ALU8.temp_h [1]),
    .I1(\u_cpu.u_ALU8.temp_h [2]),
    .I2(\u_cpu.u_ALU8.temp_h [4]),
    .I3(\u_cpu.adc_bcd ),
    .I4(\u_cpu.u_ALU8.temp_h [3]),
    .I5(_0344_[0]),
    .O(_0284_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffff0f0ffff33aa)
  ) _1131_ (
    .I0(\u_cpu.u_ALU8.OUT [2]),
    .I1(\u_cpu.cli ),
    .I2(\u_cpu.DIMUX [2]),
    .I3(_0354_[5]),
    .I4(_0336_[0]),
    .I5(_0347_[0]),
    .O(_0253_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _1132_ (
    .I0(\u_cpu.adc_sbc ),
    .I1(\u_cpu.D ),
    .O(_0257_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hcc550c0f33aaf3f0)
  ) _1133_ (
    .I0(\u_cpu.PC [0]),
    .I1(_0468_[1]),
    .I2(\u_cpu.u_ALU8.OUT [0]),
    .I3(_0217_[6]),
    .I4(_0217_[1]),
    .I5(\u_cpu.PC_inc ),
    .O(_0297_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h3355fffff0f0f0f0)
  ) _1134_ (
    .I0(\u_cpu.ABL [0]),
    .I1(\u_cpu.PC [0]),
    .I2(_0467_[2]),
    .I3(_0442_[3]),
    .I4(_0293_[0]),
    .I5(_0217_[5]),
    .O(_0468_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _1135_ (
    .I0(\u_cpu.u_ALU8.OUT [0]),
    .I1(\u_cpu.PC [0]),
    .I2(\u_cpu.state [0]),
    .O(_0467_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _1136_ (
    .I(\u_cpu.state [5]),
    .O(_0287_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _1137_ (
    .I(\u_cpu.state [3]),
    .O(_0292_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _1138_ (
    .I(\u_cpu.state [1]),
    .O(_0285_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _1139_ (
    .I(\u_cpu.state [4]),
    .O(_0287_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _1140_ (
    .I(\u_cpu.state [0]),
    .O(_0287_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _1141_ (
    .I(counter[0]),
    .O(_0310_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:434.5-448.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _1142_ (
    .CI(1'h0),
    .CO(_0286_[3:0]),
    .CYINIT(1'h1),
    .DI({ _0285_[3], \u_cpu.state [0], \u_cpu.state [5], \u_cpu.state [3] }),
    .O(_0288_[3:0]),
    .S({ \u_cpu.state [1], _0287_[2:1], \u_cpu.state [3] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:434.5-448.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _1143_ (
    .CI(_0286_[3]),
    .CO({ _0289_[7:5], _0286_[4] }),
    .CYINIT(1'h0),
    .DI({ 3'h0, \u_cpu.state [4] }),
    .O({ _0290_[7:5], _0288_[4] }),
    .S({ 3'h0, _0287_[4] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:297.5-318.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _1144_ (
    .CI(1'h0),
    .CO(_0291_[3:0]),
    .CYINIT(1'h1),
    .DI(\u_cpu.state [4:1]),
    .O({ _0293_[3:2], _0217_[5], _0293_[0] }),
    .S({ _0287_[4], _0292_[2], \u_cpu.state [2:1] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:297.5-318.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _1145_ (
    .CI(_0291_[3]),
    .CO({ _0294_[7:5], _0291_[4] }),
    .CYINIT(1'h0),
    .DI({ 3'h0, \u_cpu.state [5] }),
    .O({ _0295_[7:5], _0293_[4] }),
    .S({ 3'h0, _0287_[1] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:354.15-354.31|/usr/local/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _1146_ (
    .CI(1'h0),
    .CO(_0296_[3:0]),
    .CYINIT(1'h0),
    .DI({ 3'h0, \u_cpu.PC_inc  }),
    .O(_0298_[3:0]),
    .S({ \u_cpu.PC_temp [3:1], _0297_[0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:354.15-354.31|/usr/local/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _1147_ (
    .CI(_0296_[3]),
    .CO(_0296_[7:4]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0298_[7:4]),
    .S(\u_cpu.PC_temp [7:4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:354.15-354.31|/usr/local/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _1148_ (
    .CI(_0296_[7]),
    .CO(_0296_[11:8]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0298_[11:8]),
    .S(\u_cpu.PC_temp [11:8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:354.15-354.31|/usr/local/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _1149_ (
    .CI(_0296_[11]),
    .CO(_0296_[15:12]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0298_[15:12]),
    .S(\u_cpu.PC_temp [15:12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:552.70-552.85|/usr/local/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _1150_ (
    .CI(1'h0),
    .CO({ _0302_[3], _0299_ }),
    .CYINIT(1'h0),
    .DI({ 1'h0, \u_cpu.u_ALU8.OUT [3:1] }),
    .O({ _0303_[3], _0301_ }),
    .S({ 1'h0, _0300_ })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:552.53-552.68|/usr/local/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _1151_ (
    .CI(1'h0),
    .CO({ _0307_[3], _0304_ }),
    .CYINIT(1'h0),
    .DI({ 1'h0, \u_cpu.AN , \u_cpu.u_ALU8.OUT [6:5] }),
    .O({ _0308_[3], _0306_ }),
    .S({ 1'h0, _0305_ })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper.v:21.20-21.31|/usr/local/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _1152_ (
    .CI(1'h0),
    .CO(_0309_),
    .CYINIT(1'h0),
    .DI(4'h1),
    .O(_0311_),
    .S({ counter[3:1], _0310_[0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/ALU8.v:95.11-95.52|/usr/local/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _1153_ (
    .CI(1'h0),
    .CO(_0312_[3:0]),
    .CYINIT(\u_cpu.u_ALU8.adder_CI ),
    .DI(\u_cpu.u_ALU8.temp_BI [3:0]),
    .O(\u_cpu.u_ALU8.temp_l [3:0]),
    .S(_0313_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/ALU8.v:95.11-95.52|/usr/local/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _1154_ (
    .CI(_0312_[3]),
    .CO({ _0314_[7:5], _0312_[4] }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O({ _0315_[7:5], \u_cpu.u_ALU8.temp_l [4] }),
    .S(4'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/ALU8.v:96.11-96.51|/usr/local/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _1155_ (
    .CI(1'h0),
    .CO(_0316_[3:0]),
    .CYINIT(\u_cpu.u_ALU8.temp_HC ),
    .DI(\u_cpu.u_ALU8.temp_BI [7:4]),
    .O(\u_cpu.u_ALU8.temp_h [3:0]),
    .S(_0317_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/ALU8.v:96.11-96.51|/usr/local/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _1156_ (
    .CI(_0316_[3]),
    .CO({ _0318_[7:5], _0316_[4] }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O({ _0319_[7:5], \u_cpu.u_ALU8.temp_h [4] }),
    .S({ 3'h0, \u_cpu.u_ALU8.temp_logic [8] })
  );
  BUFG _1157_ (
    .I(_0320_),
    .O(_0334_)
  );
  BUFG _1158_ (
    .I(_0321_),
    .O(\u_cpu.clk )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1159_ (
    .C(_0334_),
    .CE(_0249_),
    .D(_0332_[0]),
    .Q(\stimIn[0] [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1160_ (
    .C(_0334_),
    .CE(_0249_),
    .D(_0332_[1]),
    .Q(\stimIn[0] [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1161_ (
    .C(_0334_),
    .CE(_0249_),
    .D(_0332_[2]),
    .Q(\stimIn[0] [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1162_ (
    .C(_0334_),
    .CE(_0249_),
    .D(_0332_[3]),
    .Q(\stimIn[0] [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/ALU8.v:101.1-119.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1163_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.u_ALU8.temp_BI [7]),
    .Q(\u_cpu.u_ALU8.BI7 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper.v:43.5-66.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1164_ (
    .C(_0334_),
    .CE(_0465_[1]),
    .D(_0323_[0]),
    .Q(_0333_[0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper.v:43.5-66.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1165_ (
    .C(_0334_),
    .CE(_0465_[1]),
    .D(_0323_[1]),
    .Q(_0333_[1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper.v:43.5-66.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1166_ (
    .C(_0334_),
    .CE(_0465_[1]),
    .D(_0323_[2]),
    .Q(_0333_[2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper.v:43.5-66.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1167_ (
    .C(_0334_),
    .CE(_0465_[1]),
    .D(_0323_[3]),
    .Q(_0333_[3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper.v:43.5-66.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1168_ (
    .C(_0334_),
    .CE(_0465_[1]),
    .D(_0323_[4]),
    .Q(_0333_[4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper.v:43.5-66.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1169_ (
    .C(_0334_),
    .CE(_0465_[1]),
    .D(_0323_[5]),
    .Q(_0333_[5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper.v:43.5-66.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1170_ (
    .C(_0334_),
    .CE(_0465_[1]),
    .D(_0323_[6]),
    .Q(_0333_[6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper.v:43.5-66.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1171_ (
    .C(_0334_),
    .CE(_0465_[1]),
    .D(_0323_[7]),
    .Q(_0333_[7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper.v:43.5-66.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1172_ (
    .C(_0334_),
    .CE(_0236_),
    .D(AB[8]),
    .Q(\vectOut[0] [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper.v:43.5-66.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1173_ (
    .C(_0334_),
    .CE(_0236_),
    .D(AB[9]),
    .Q(\vectOut[0] [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper.v:43.5-66.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1174_ (
    .C(_0334_),
    .CE(_0236_),
    .D(AB[10]),
    .Q(\vectOut[0] [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper.v:43.5-66.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1175_ (
    .C(_0334_),
    .CE(_0236_),
    .D(AB[11]),
    .Q(\vectOut[0] [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper.v:43.5-66.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1176_ (
    .C(_0334_),
    .CE(_0236_),
    .D(AB[12]),
    .Q(\vectOut[0] [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper.v:43.5-66.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1177_ (
    .C(_0334_),
    .CE(_0236_),
    .D(AB[13]),
    .Q(\vectOut[0] [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper.v:43.5-66.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1178_ (
    .C(_0334_),
    .CE(_0236_),
    .D(AB[14]),
    .Q(\vectOut[0] [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper.v:43.5-66.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1179_ (
    .C(_0334_),
    .CE(_0236_),
    .D(AB[15]),
    .Q(\vectOut[0] [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper.v:43.5-66.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1180_ (
    .C(_0334_),
    .CE(_0236_),
    .D(AB[0]),
    .Q(\vectOut[1] [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper.v:43.5-66.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1181_ (
    .C(_0334_),
    .CE(_0236_),
    .D(AB[1]),
    .Q(\vectOut[1] [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper.v:43.5-66.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1182_ (
    .C(_0334_),
    .CE(_0236_),
    .D(AB[2]),
    .Q(\vectOut[1] [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper.v:43.5-66.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1183_ (
    .C(_0334_),
    .CE(_0236_),
    .D(AB[3]),
    .Q(\vectOut[1] [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper.v:43.5-66.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1184_ (
    .C(_0334_),
    .CE(_0236_),
    .D(AB[4]),
    .Q(\vectOut[1] [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper.v:43.5-66.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1185_ (
    .C(_0334_),
    .CE(_0236_),
    .D(AB[5]),
    .Q(\vectOut[1] [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper.v:43.5-66.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1186_ (
    .C(_0334_),
    .CE(_0236_),
    .D(AB[6]),
    .Q(\vectOut[1] [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper.v:43.5-66.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1187_ (
    .C(_0334_),
    .CE(_0236_),
    .D(AB[7]),
    .Q(\vectOut[1] [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper.v:43.5-66.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1188_ (
    .C(_0334_),
    .CE(_0236_),
    .D(DO[0]),
    .Q(\vectOut[2] [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper.v:43.5-66.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1189_ (
    .C(_0334_),
    .CE(_0236_),
    .D(DO[1]),
    .Q(\vectOut[2] [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper.v:43.5-66.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1190_ (
    .C(_0334_),
    .CE(_0236_),
    .D(DO[2]),
    .Q(\vectOut[2] [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper.v:43.5-66.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1191_ (
    .C(_0334_),
    .CE(_0236_),
    .D(DO[3]),
    .Q(\vectOut[2] [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper.v:43.5-66.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1192_ (
    .C(_0334_),
    .CE(1'h1),
    .D(_0324_),
    .Q(\vectOut[2] [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper.v:43.5-66.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1193_ (
    .C(_0334_),
    .CE(_0236_),
    .D(DO[5]),
    .Q(\vectOut[2] [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper.v:43.5-66.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1194_ (
    .C(_0334_),
    .CE(_0236_),
    .D(DO[6]),
    .Q(\vectOut[2] [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper.v:43.5-66.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1195_ (
    .C(_0334_),
    .CE(_0236_),
    .D(DO[7]),
    .Q(\vectOut[2] [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper.v:19.5-22.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1196_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .D(_0311_[0]),
    .Q(counter[0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper.v:19.5-22.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1197_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .D(_0311_[1]),
    .Q(counter[1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper.v:19.5-22.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1198_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .D(_0311_[2]),
    .Q(counter[2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper.v:19.5-22.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1199_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .D(_0311_[3]),
    .Q(counter[3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1200_ (
    .C(_0334_),
    .CE(_0356_[0]),
    .D(\stimIn[0] [0]),
    .Q(reset),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1201_ (
    .C(_0334_),
    .CE(_0356_[0]),
    .D(\stimIn[0] [1]),
    .Q(IRQ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1202_ (
    .C(_0334_),
    .CE(_0356_[0]),
    .D(\stimIn[0] [2]),
    .Q(NMI),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1203_ (
    .C(_0334_),
    .CE(_0356_[0]),
    .D(\stimIn[0] [3]),
    .Q(RDY),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1204_ (
    .C(_0334_),
    .CE(_0356_[0]),
    .D(\stimIn[1] [0]),
    .Q(DI[0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1205_ (
    .C(_0334_),
    .CE(_0356_[0]),
    .D(\stimIn[1] [1]),
    .Q(DI[1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1206_ (
    .C(_0334_),
    .CE(_0356_[0]),
    .D(\stimIn[1] [2]),
    .Q(DI[2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1207_ (
    .C(_0334_),
    .CE(_0356_[0]),
    .D(\stimIn[1] [3]),
    .Q(DI[3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1208_ (
    .C(_0334_),
    .CE(_0356_[0]),
    .D(\stimIn[1] [4]),
    .Q(DI[4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1209_ (
    .C(_0334_),
    .CE(_0356_[0]),
    .D(\stimIn[1] [5]),
    .Q(DI[5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1210_ (
    .C(_0334_),
    .CE(_0356_[0]),
    .D(\stimIn[1] [6]),
    .Q(DI[6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1211_ (
    .C(_0334_),
    .CE(_0356_[0]),
    .D(\stimIn[1] [7]),
    .Q(DI[7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1212_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(_0322_[0]),
    .Q(\u_cpu.state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1213_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(_0322_[1]),
    .Q(\u_cpu.state [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1214_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(_0322_[2]),
    .Q(\u_cpu.state [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:42.41-42.97" *)
  FDPE #(
    .INIT(1'hx)
  ) _1215_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .D(_0322_[3]),
    .PRE(reset),
    .Q(\u_cpu.state [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1216_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(_0322_[4]),
    .Q(\u_cpu.state [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1217_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(_0322_[5]),
    .Q(\u_cpu.state [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1218_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0298_[0]),
    .Q(\u_cpu.PC [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1219_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0298_[1]),
    .Q(\u_cpu.PC [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1220_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0298_[2]),
    .Q(\u_cpu.PC [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1221_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0298_[3]),
    .Q(\u_cpu.PC [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1222_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0298_[4]),
    .Q(\u_cpu.PC [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1223_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0298_[5]),
    .Q(\u_cpu.PC [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1224_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0298_[6]),
    .Q(\u_cpu.PC [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1225_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0298_[7]),
    .Q(\u_cpu.PC [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1226_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0298_[8]),
    .Q(\u_cpu.PC [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1227_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0298_[9]),
    .Q(\u_cpu.PC [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1228_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0298_[10]),
    .Q(\u_cpu.PC [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1229_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0298_[11]),
    .Q(\u_cpu.PC [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1230_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0298_[12]),
    .Q(\u_cpu.PC [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1231_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0298_[13]),
    .Q(\u_cpu.PC [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1232_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0298_[14]),
    .Q(\u_cpu.PC [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1233_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0298_[15]),
    .Q(\u_cpu.PC [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/ALU8.v:101.1-119.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1234_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0284_),
    .Q(\u_cpu.u_ALU8.CO )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/ALU8.v:101.1-119.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1235_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.u_ALU8.temp_HC ),
    .Q(\u_cpu.u_ALU8.HC )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/ALU8.v:101.1-119.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1236_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.u_ALU8.temp_l [0]),
    .Q(\u_cpu.u_ALU8.OUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/ALU8.v:101.1-119.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1237_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.u_ALU8.temp_l [1]),
    .Q(\u_cpu.u_ALU8.OUT [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/ALU8.v:101.1-119.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1238_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.u_ALU8.temp_l [2]),
    .Q(\u_cpu.u_ALU8.OUT [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/ALU8.v:101.1-119.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1239_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.u_ALU8.temp_l [3]),
    .Q(\u_cpu.u_ALU8.OUT [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/ALU8.v:101.1-119.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1240_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.u_ALU8.temp_h [0]),
    .Q(\u_cpu.u_ALU8.OUT [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/ALU8.v:101.1-119.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1241_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.u_ALU8.temp_h [1]),
    .Q(\u_cpu.u_ALU8.OUT [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/ALU8.v:101.1-119.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1242_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.u_ALU8.temp_h [2]),
    .Q(\u_cpu.u_ALU8.OUT [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/ALU8.v:101.1-119.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1243_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.u_ALU8.temp_h [3]),
    .Q(\u_cpu.AN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/ALU8.v:101.1-119.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1244_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.u_ALU8.AI [7]),
    .Q(\u_cpu.u_ALU8.AI7 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1245_ (
    .C(\u_cpu.clk ),
    .CE(_0267_),
    .CLR(reset),
    .D(AB[0]),
    .Q(\u_cpu.ABL [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1246_ (
    .C(\u_cpu.clk ),
    .CE(_0267_),
    .CLR(reset),
    .D(AB[1]),
    .Q(\u_cpu.ABL [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1247_ (
    .C(\u_cpu.clk ),
    .CE(_0267_),
    .CLR(reset),
    .D(AB[2]),
    .Q(\u_cpu.ABL [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1248_ (
    .C(\u_cpu.clk ),
    .CE(_0267_),
    .CLR(reset),
    .D(AB[3]),
    .Q(\u_cpu.ABL [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1249_ (
    .C(\u_cpu.clk ),
    .CE(_0267_),
    .CLR(reset),
    .D(AB[4]),
    .Q(\u_cpu.ABL [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1250_ (
    .C(\u_cpu.clk ),
    .CE(_0267_),
    .CLR(reset),
    .D(AB[5]),
    .Q(\u_cpu.ABL [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1251_ (
    .C(\u_cpu.clk ),
    .CE(_0267_),
    .CLR(reset),
    .D(AB[6]),
    .Q(\u_cpu.ABL [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1252_ (
    .C(\u_cpu.clk ),
    .CE(_0267_),
    .CLR(reset),
    .D(AB[7]),
    .Q(\u_cpu.ABL [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1253_ (
    .C(\u_cpu.clk ),
    .CE(_0237_),
    .CLR(reset),
    .D(_0276_),
    .Q(\u_cpu.AXYS[3] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1254_ (
    .C(\u_cpu.clk ),
    .CE(_0237_),
    .CLR(reset),
    .D(_0277_),
    .Q(\u_cpu.AXYS[3] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1255_ (
    .C(\u_cpu.clk ),
    .CE(_0237_),
    .CLR(reset),
    .D(_0278_),
    .Q(\u_cpu.AXYS[3] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1256_ (
    .C(\u_cpu.clk ),
    .CE(_0237_),
    .CLR(reset),
    .D(_0279_),
    .Q(\u_cpu.AXYS[3] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1257_ (
    .C(\u_cpu.clk ),
    .CE(_0237_),
    .CLR(reset),
    .D(_0280_),
    .Q(\u_cpu.AXYS[3] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1258_ (
    .C(\u_cpu.clk ),
    .CE(_0237_),
    .CLR(reset),
    .D(_0281_),
    .Q(\u_cpu.AXYS[3] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1259_ (
    .C(\u_cpu.clk ),
    .CE(_0237_),
    .CLR(reset),
    .D(_0282_),
    .Q(\u_cpu.AXYS[3] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1260_ (
    .C(\u_cpu.clk ),
    .CE(_0237_),
    .CLR(reset),
    .D(_0283_),
    .Q(\u_cpu.AXYS[3] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:500.1-504.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1261_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(_0257_),
    .Q(\u_cpu.adj_bcd )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1262_ (
    .C(\u_cpu.clk ),
    .CE(_0238_),
    .CLR(reset),
    .D(_0276_),
    .Q(\u_cpu.AXYS[2] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1263_ (
    .C(\u_cpu.clk ),
    .CE(_0238_),
    .CLR(reset),
    .D(_0277_),
    .Q(\u_cpu.AXYS[2] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1264_ (
    .C(\u_cpu.clk ),
    .CE(_0238_),
    .CLR(reset),
    .D(_0278_),
    .Q(\u_cpu.AXYS[2] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1265_ (
    .C(\u_cpu.clk ),
    .CE(_0238_),
    .CLR(reset),
    .D(_0279_),
    .Q(\u_cpu.AXYS[2] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1266_ (
    .C(\u_cpu.clk ),
    .CE(_0238_),
    .CLR(reset),
    .D(_0280_),
    .Q(\u_cpu.AXYS[2] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1267_ (
    .C(\u_cpu.clk ),
    .CE(_0238_),
    .CLR(reset),
    .D(_0281_),
    .Q(\u_cpu.AXYS[2] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1268_ (
    .C(\u_cpu.clk ),
    .CE(_0238_),
    .CLR(reset),
    .D(_0282_),
    .Q(\u_cpu.AXYS[2] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1269_ (
    .C(\u_cpu.clk ),
    .CE(_0238_),
    .CLR(reset),
    .D(_0283_),
    .Q(\u_cpu.AXYS[2] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1270_ (
    .C(\u_cpu.clk ),
    .CE(_0239_),
    .CLR(reset),
    .D(_0276_),
    .Q(\u_cpu.AXYS[1] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1271_ (
    .C(\u_cpu.clk ),
    .CE(_0239_),
    .CLR(reset),
    .D(_0277_),
    .Q(\u_cpu.AXYS[1] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1272_ (
    .C(\u_cpu.clk ),
    .CE(_0239_),
    .CLR(reset),
    .D(_0278_),
    .Q(\u_cpu.AXYS[1] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1273_ (
    .C(\u_cpu.clk ),
    .CE(_0239_),
    .CLR(reset),
    .D(_0279_),
    .Q(\u_cpu.AXYS[1] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1274_ (
    .C(\u_cpu.clk ),
    .CE(_0239_),
    .CLR(reset),
    .D(_0280_),
    .Q(\u_cpu.AXYS[1] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1275_ (
    .C(\u_cpu.clk ),
    .CE(_0239_),
    .CLR(reset),
    .D(_0281_),
    .Q(\u_cpu.AXYS[1] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1276_ (
    .C(\u_cpu.clk ),
    .CE(_0239_),
    .CLR(reset),
    .D(_0282_),
    .Q(\u_cpu.AXYS[1] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1277_ (
    .C(\u_cpu.clk ),
    .CE(_0239_),
    .CLR(reset),
    .D(_0283_),
    .Q(\u_cpu.AXYS[1] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1278_ (
    .C(\u_cpu.clk ),
    .CE(_0240_),
    .CLR(reset),
    .D(_0276_),
    .Q(\u_cpu.AXYS[0] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1279_ (
    .C(\u_cpu.clk ),
    .CE(_0240_),
    .CLR(reset),
    .D(_0277_),
    .Q(\u_cpu.AXYS[0] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1280_ (
    .C(\u_cpu.clk ),
    .CE(_0240_),
    .CLR(reset),
    .D(_0278_),
    .Q(\u_cpu.AXYS[0] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1281_ (
    .C(\u_cpu.clk ),
    .CE(_0240_),
    .CLR(reset),
    .D(_0279_),
    .Q(\u_cpu.AXYS[0] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1282_ (
    .C(\u_cpu.clk ),
    .CE(_0240_),
    .CLR(reset),
    .D(_0280_),
    .Q(\u_cpu.AXYS[0] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1283_ (
    .C(\u_cpu.clk ),
    .CE(_0240_),
    .CLR(reset),
    .D(_0281_),
    .Q(\u_cpu.AXYS[0] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1284_ (
    .C(\u_cpu.clk ),
    .CE(_0240_),
    .CLR(reset),
    .D(_0282_),
    .Q(\u_cpu.AXYS[0] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1285_ (
    .C(\u_cpu.clk ),
    .CE(_0240_),
    .CLR(reset),
    .D(_0283_),
    .Q(\u_cpu.AXYS[0] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:646.1-650.31|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1286_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.DIMUX [7]),
    .Q(\u_cpu.backwards )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:768.1-784.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'h0)
  ) _1287_ (
    .C(\u_cpu.clk ),
    .CE(_0241_),
    .CLR(reset),
    .D(_0251_),
    .Q(\u_cpu.C )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:790.1-802.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'h0)
  ) _1288_ (
    .C(\u_cpu.clk ),
    .CE(_0242_),
    .CLR(reset),
    .D(_0256_),
    .Q(\u_cpu.Z )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:804.1-817.23|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'h0)
  ) _1289_ (
    .C(\u_cpu.clk ),
    .CE(_0243_),
    .CLR(reset),
    .D(_0254_),
    .Q(\u_cpu.N )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:823.1-834.31|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'h0)
  ) _1290_ (
    .C(\u_cpu.clk ),
    .CE(_0244_),
    .CLR(reset),
    .D(_0253_),
    .Q(\u_cpu.I )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:839.1-848.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'h0)
  ) _1291_ (
    .C(\u_cpu.clk ),
    .CE(_0245_),
    .CLR(reset),
    .D(_0252_),
    .Q(\u_cpu.D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:853.1-863.23|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'h0)
  ) _1292_ (
    .C(\u_cpu.clk ),
    .CE(_0246_),
    .CLR(reset),
    .D(_0255_),
    .Q(\u_cpu.V )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:875.1-884.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1293_ (
    .C(\u_cpu.clk ),
    .CE(_0247_),
    .CLR(reset),
    .D(_0357_[0]),
    .Q(\u_cpu.IRHOLD_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:875.1-884.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1294_ (
    .C(\u_cpu.clk ),
    .CE(_0248_),
    .D(\u_cpu.DIMUX [0]),
    .Q(\u_cpu.IRHOLD [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:875.1-884.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1295_ (
    .C(\u_cpu.clk ),
    .CE(_0248_),
    .D(\u_cpu.DIMUX [1]),
    .Q(\u_cpu.IRHOLD [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:875.1-884.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1296_ (
    .C(\u_cpu.clk ),
    .CE(_0248_),
    .D(\u_cpu.DIMUX [2]),
    .Q(\u_cpu.IRHOLD [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:875.1-884.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1297_ (
    .C(\u_cpu.clk ),
    .CE(_0248_),
    .D(\u_cpu.DIMUX [3]),
    .Q(\u_cpu.IRHOLD [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:875.1-884.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1298_ (
    .C(\u_cpu.clk ),
    .CE(_0248_),
    .D(\u_cpu.DIMUX [4]),
    .Q(\u_cpu.IRHOLD [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:875.1-884.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1299_ (
    .C(\u_cpu.clk ),
    .CE(_0248_),
    .D(\u_cpu.DIMUX [5]),
    .Q(\u_cpu.IRHOLD [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:875.1-884.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1300_ (
    .C(\u_cpu.clk ),
    .CE(_0248_),
    .D(\u_cpu.DIMUX [6]),
    .Q(\u_cpu.IRHOLD [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:875.1-884.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1301_ (
    .C(\u_cpu.clk ),
    .CE(_0248_),
    .D(\u_cpu.DIMUX [7]),
    .Q(\u_cpu.IRHOLD [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1007.1-1011.19|/usr/local/bin/../share/yosys/xilinx/ff_map.v:42.41-42.97" *)
  FDPE #(
    .INIT(1'hx)
  ) _1302_ (
    .C(\u_cpu.clk ),
    .CE(_0165_[3]),
    .D(1'h0),
    .PRE(reset),
    .Q(\u_cpu.res )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:889.1-893.22|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1303_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(\u_cpu.DIMUX [0]),
    .Q(\u_cpu.DIHOLD [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:889.1-893.22|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1304_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(\u_cpu.DIMUX [1]),
    .Q(\u_cpu.DIHOLD [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:889.1-893.22|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1305_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(\u_cpu.DIMUX [2]),
    .Q(\u_cpu.DIHOLD [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:889.1-893.22|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1306_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(\u_cpu.DIMUX [3]),
    .Q(\u_cpu.DIHOLD [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:889.1-893.22|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1307_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(\u_cpu.DIMUX [4]),
    .Q(\u_cpu.DIHOLD [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:889.1-893.22|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1308_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(\u_cpu.DIMUX [5]),
    .Q(\u_cpu.DIHOLD [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:889.1-893.22|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1309_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(\u_cpu.DIMUX [6]),
    .Q(\u_cpu.DIHOLD [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:889.1-893.22|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1310_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(\u_cpu.DIMUX [7]),
    .Q(\u_cpu.DIHOLD [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1013.1-1032.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1311_ (
    .C(\u_cpu.clk ),
    .CE(_0149_[6]),
    .CLR(reset),
    .D(_0275_),
    .Q(\u_cpu.load_reg )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1034.1-1054.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1312_ (
    .C(\u_cpu.clk ),
    .CE(_0149_[6]),
    .CLR(reset),
    .D(_0330_[0]),
    .Q(\u_cpu.dst_reg [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1034.1-1054.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1313_ (
    .C(\u_cpu.clk ),
    .CE(_0149_[6]),
    .CLR(reset),
    .D(_0330_[1]),
    .Q(\u_cpu.dst_reg [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1056.1-1079.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1314_ (
    .C(\u_cpu.clk ),
    .CE(_0149_[6]),
    .CLR(reset),
    .D(_0329_[0]),
    .Q(\u_cpu.src_reg [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1056.1-1079.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1315_ (
    .C(\u_cpu.clk ),
    .CE(_0149_[6]),
    .CLR(reset),
    .D(_0329_[1]),
    .Q(\u_cpu.src_reg [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1081.1-1092.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1316_ (
    .C(\u_cpu.clk ),
    .CE(_0149_[6]),
    .CLR(reset),
    .D(_0274_),
    .Q(\u_cpu.index_y )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1095.1-1106.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1317_ (
    .C(\u_cpu.clk ),
    .CE(_0149_[6]),
    .CLR(reset),
    .D(_0273_),
    .Q(\u_cpu.store )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1108.1-1118.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1318_ (
    .C(\u_cpu.clk ),
    .CE(_0149_[6]),
    .CLR(reset),
    .D(_0272_),
    .Q(\u_cpu.write_back )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1121.1-1129.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1319_ (
    .C(\u_cpu.clk ),
    .CE(_0149_[6]),
    .CLR(reset),
    .D(_0135_[2]),
    .Q(\u_cpu.load_only )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1131.1-1141.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1320_ (
    .C(\u_cpu.clk ),
    .CE(_0149_[6]),
    .CLR(reset),
    .D(_0271_),
    .Q(\u_cpu.inc )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1143.1-1152.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1321_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(_0325_),
    .Q(\u_cpu.adc_sbc )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1154.1-1163.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1322_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(_0326_),
    .Q(\u_cpu.adc_bcd )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1165.1-1175.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1323_ (
    .C(\u_cpu.clk ),
    .CE(_0149_[6]),
    .CLR(reset),
    .D(_0270_),
    .Q(\u_cpu.shift )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1177.1-1188.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1324_ (
    .C(\u_cpu.clk ),
    .CE(_0149_[6]),
    .CLR(reset),
    .D(_0269_),
    .Q(\u_cpu.compare )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1190.1-1199.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1325_ (
    .C(\u_cpu.clk ),
    .CE(_0149_[6]),
    .CLR(reset),
    .D(_0327_[11]),
    .Q(\u_cpu.shift_right )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1201.1-1211.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1326_ (
    .C(\u_cpu.clk ),
    .CE(_0149_[6]),
    .CLR(reset),
    .D(_0268_),
    .Q(\u_cpu.rotate )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1213.1-1239.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1327_ (
    .C(\u_cpu.clk ),
    .CE(_0149_[6]),
    .CLR(reset),
    .D(_0328_[0]),
    .Q(\u_cpu.op [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1213.1-1239.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1328_ (
    .C(\u_cpu.clk ),
    .CE(_0149_[6]),
    .CLR(reset),
    .D(_0328_[1]),
    .Q(\u_cpu.op [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1213.1-1239.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1329_ (
    .C(\u_cpu.clk ),
    .CE(_0149_[6]),
    .CLR(reset),
    .D(_0328_[2]),
    .Q(\u_cpu.op [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1213.1-1239.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1330_ (
    .C(\u_cpu.clk ),
    .CE(_0149_[6]),
    .CLR(reset),
    .D(_0328_[3]),
    .Q(\u_cpu.op [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1241.1-1250.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1331_ (
    .C(\u_cpu.clk ),
    .CE(_0149_[6]),
    .CLR(reset),
    .D(_0327_[15]),
    .Q(\u_cpu.bit_ins )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1255.1-1280.9|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1332_ (
    .C(\u_cpu.clk ),
    .CE(_0149_[6]),
    .CLR(reset),
    .D(_0264_),
    .Q(\u_cpu.clv )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1255.1-1280.9|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1333_ (
    .C(\u_cpu.clk ),
    .CE(_0149_[6]),
    .CLR(reset),
    .D(_0263_),
    .Q(\u_cpu.sei )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1255.1-1280.9|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1334_ (
    .C(\u_cpu.clk ),
    .CE(_0149_[6]),
    .CLR(reset),
    .D(_0262_),
    .Q(\u_cpu.cli )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1255.1-1280.9|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1335_ (
    .C(\u_cpu.clk ),
    .CE(_0149_[6]),
    .CLR(reset),
    .D(_0266_),
    .Q(\u_cpu.sed )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1255.1-1280.9|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1336_ (
    .C(\u_cpu.clk ),
    .CE(_0149_[6]),
    .CLR(reset),
    .D(_0265_),
    .Q(\u_cpu.cld )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1255.1-1280.9|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1337_ (
    .C(\u_cpu.clk ),
    .CE(_0149_[6]),
    .CLR(reset),
    .D(_0261_),
    .Q(\u_cpu.sec )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1255.1-1280.9|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1338_ (
    .C(\u_cpu.clk ),
    .CE(_0149_[6]),
    .CLR(reset),
    .D(_0259_),
    .Q(\u_cpu.clc )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1255.1-1280.9|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1339_ (
    .C(\u_cpu.clk ),
    .CE(_0149_[6]),
    .CLR(reset),
    .D(_0258_),
    .Q(\u_cpu.php )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1255.1-1280.9|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1340_ (
    .C(\u_cpu.clk ),
    .CE(_0149_[6]),
    .CLR(reset),
    .D(_0260_),
    .Q(\u_cpu.plp )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1282.1-1286.30|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1341_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.IR [5]),
    .Q(\u_cpu.cond_code [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1282.1-1286.30|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1342_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.IR [6]),
    .Q(\u_cpu.cond_code [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1282.1-1286.30|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1343_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.IR [7]),
    .Q(\u_cpu.cond_code [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1309.1-1315.23|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'h0)
  ) _1344_ (
    .C(\u_cpu.clk ),
    .CE(_0235_),
    .CLR(reset),
    .D(_0337_[2]),
    .Q(\u_cpu.NMI_edge )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1303.1-1307.22|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'h0)
  ) _1345_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(NMI),
    .Q(\u_cpu.NMI_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper.v:43.5-66.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1346_ (
    .C(_0334_),
    .CE(_0236_),
    .D(WE),
    .Q(\vectOut[3] ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1347_ (
    .C(_0334_),
    .CE(_0250_),
    .D(_0332_[0]),
    .Q(\stimIn[1] [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1348_ (
    .C(_0334_),
    .CE(_0250_),
    .D(_0332_[1]),
    .Q(\stimIn[1] [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1349_ (
    .C(_0334_),
    .CE(_0250_),
    .D(_0332_[2]),
    .Q(\stimIn[1] [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1350_ (
    .C(_0334_),
    .CE(_0250_),
    .D(_0332_[3]),
    .Q(\stimIn[1] [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1351_ (
    .C(_0334_),
    .CE(_0250_),
    .D(_0332_[4]),
    .Q(\stimIn[1] [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1352_ (
    .C(_0334_),
    .CE(_0250_),
    .D(_0332_[5]),
    .Q(\stimIn[1] [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1353_ (
    .C(_0334_),
    .CE(_0250_),
    .D(_0332_[6]),
    .Q(\stimIn[1] [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1354_ (
    .C(_0334_),
    .CE(_0250_),
    .D(_0332_[7]),
    .Q(\stimIn[1] [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1355_ (
    .C(\u_cpu.clk ),
    .CE(_0267_),
    .CLR(reset),
    .D(AB[8]),
    .Q(\u_cpu.ABH [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1356_ (
    .C(\u_cpu.clk ),
    .CE(_0267_),
    .CLR(reset),
    .D(AB[9]),
    .Q(\u_cpu.ABH [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1357_ (
    .C(\u_cpu.clk ),
    .CE(_0267_),
    .CLR(reset),
    .D(AB[10]),
    .Q(\u_cpu.ABH [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1358_ (
    .C(\u_cpu.clk ),
    .CE(_0267_),
    .CLR(reset),
    .D(AB[11]),
    .Q(\u_cpu.ABH [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1359_ (
    .C(\u_cpu.clk ),
    .CE(_0267_),
    .CLR(reset),
    .D(AB[12]),
    .Q(\u_cpu.ABH [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1360_ (
    .C(\u_cpu.clk ),
    .CE(_0267_),
    .CLR(reset),
    .D(AB[13]),
    .Q(\u_cpu.ABH [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1361_ (
    .C(\u_cpu.clk ),
    .CE(_0267_),
    .CLR(reset),
    .D(AB[14]),
    .Q(\u_cpu.ABH [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1362_ (
    .C(\u_cpu.clk ),
    .CE(_0267_),
    .CLR(reset),
    .D(AB[15]),
    .Q(\u_cpu.ABH [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd2929894050)
  ) _1363_ (
    .I0(\u_cpu.adc_sbc ),
    .I1(RDY),
    .I2(_0377_[0]),
    .I3(_0370_[2]),
    .I4(_0466_[1]),
    .O(_0325_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'ha2aea2a2aeaeaeae)
  ) _1364_ (
    .I0(\vectOut[2] [4]),
    .I1(_0356_[1]),
    .I2(_0356_[0]),
    .I3(_0404_[3]),
    .I4(_0374_[2]),
    .I5(_0430_[2]),
    .O(_0324_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2a2a2a2a2a2a2)
  ) _1365_ (
    .I0(\u_cpu.adc_bcd ),
    .I1(RDY),
    .I2(_0377_[0]),
    .I3(_0425_[1]),
    .I4(_0466_[1]),
    .I5(\u_cpu.D ),
    .O(_0326_)
  );
  (* keep = 32'd1 *)
  IBUF _1366_ (
    .I(Addr_emu[0]),
    .O(_0389_[3])
  );
  (* keep = 32'd1 *)
  IBUF _1367_ (
    .I(Addr_emu[1]),
    .O(_0389_[4])
  );
  (* keep = 32'd1 *)
  IBUF _1368_ (
    .I(Addr_emu[2]),
    .O(_0331_[2])
  );
  (* keep = 32'd1 *)
  IBUF _1369_ (
    .I(Din_emu[0]),
    .O(_0332_[0])
  );
  (* keep = 32'd1 *)
  IBUF _1370_ (
    .I(Din_emu[1]),
    .O(_0332_[1])
  );
  (* keep = 32'd1 *)
  IBUF _1371_ (
    .I(Din_emu[2]),
    .O(_0332_[2])
  );
  (* keep = 32'd1 *)
  IBUF _1372_ (
    .I(Din_emu[3]),
    .O(_0332_[3])
  );
  (* keep = 32'd1 *)
  IBUF _1373_ (
    .I(Din_emu[4]),
    .O(_0332_[4])
  );
  (* keep = 32'd1 *)
  IBUF _1374_ (
    .I(Din_emu[5]),
    .O(_0332_[5])
  );
  (* keep = 32'd1 *)
  IBUF _1375_ (
    .I(Din_emu[6]),
    .O(_0332_[6])
  );
  (* keep = 32'd1 *)
  IBUF _1376_ (
    .I(Din_emu[7]),
    .O(_0332_[7])
  );
  (* keep = 32'd1 *)
  OBUF _1377_ (
    .I(_0333_[0]),
    .O(Dout_emu[0])
  );
  (* keep = 32'd1 *)
  OBUF _1378_ (
    .I(_0333_[1]),
    .O(Dout_emu[1])
  );
  (* keep = 32'd1 *)
  OBUF _1379_ (
    .I(_0333_[2]),
    .O(Dout_emu[2])
  );
  (* keep = 32'd1 *)
  OBUF _1380_ (
    .I(_0333_[3]),
    .O(Dout_emu[3])
  );
  (* keep = 32'd1 *)
  OBUF _1381_ (
    .I(_0333_[4]),
    .O(Dout_emu[4])
  );
  (* keep = 32'd1 *)
  OBUF _1382_ (
    .I(_0333_[5]),
    .O(Dout_emu[5])
  );
  (* keep = 32'd1 *)
  OBUF _1383_ (
    .I(_0333_[6]),
    .O(Dout_emu[6])
  );
  (* keep = 32'd1 *)
  OBUF _1384_ (
    .I(_0333_[7]),
    .O(Dout_emu[7])
  );
  (* keep = 32'd1 *)
  OBUF _1385_ (
    .I(counter[3]),
    .O(clk_LED)
  );
  (* keep = 32'd1 *)
  IBUF _1386_ (
    .I(clk_dut),
    .O(_0321_)
  );
  (* keep = 32'd1 *)
  IBUF _1387_ (
    .I(clk_emu),
    .O(_0320_)
  );
  (* keep = 32'd1 *)
  IBUF _1388_ (
    .I(get_emu),
    .O(_0356_[1])
  );
  (* keep = 32'd1 *)
  IBUF _1389_ (
    .I(load_emu),
    .O(_0356_[0])
  );
  assign _0175_[2] = _0149_[6];
  assign { _0455_[4:3], _0455_[1:0] } = { _0293_[0], _0442_[3], \u_cpu.PC [13], \u_cpu.ABH [5] };
  assign _0456_[3:0] = { _0444_[3], \u_cpu.PC [13], \u_cpu.DIMUX [5], _0217_[1] };
  assign _0351_[1] = \u_cpu.ABL [7];
  assign _0349_[0] = _0345_[1];
  assign { _0457_[4:3], _0457_[1:0] } = { _0293_[0], _0442_[3], \u_cpu.PC [14], \u_cpu.ABH [6] };
  assign _0458_[3:0] = { _0444_[3], \u_cpu.PC [14], \u_cpu.DIMUX [6], _0217_[1] };
  assign _0419_[3:1] = { RDY, _0354_[5], _0149_[6] };
  assign _0075_[3:0] = { \u_cpu.AXYS[3] [1], \u_cpu.AXYS[1] [1], \u_cpu.AXYS[0] [1], \u_cpu.AXYS[2] [1] };
  assign { _0459_[4:3], _0459_[1:0] } = { _0293_[0], _0442_[3], \u_cpu.PC [15], \u_cpu.ABH [7] };
  assign _0460_[3:0] = { _0444_[3], \u_cpu.PC [15], \u_cpu.DIMUX [7], _0217_[1] };
  assign { _0420_[4:3], _0420_[1] } = { _0158_[6], RDY, _0151_[2] };
  assign _0114_[6:4] = { _0072_[6], _0107_[1], _0107_[2] };
  assign { _0421_[4], _0421_[2], _0421_[0] } = { _0197_[1:0], _0197_[3] };
  assign _0364_[1:0] = { \u_cpu.PC [8], _0348_[0] };
  assign { _0422_[3], _0422_[1:0] } = { _0158_[5], _0197_[0], _0421_[1] };
  assign _0396_[0] = _0340_[4];
  assign { _0165_[6], _0165_[2:0] } = { RDY, _0057_[5], _0057_[0], _0057_[4] };
  assign _0338_[0] = _0175_[3];
  assign _0342_[1] = _0075_[7];
  assign _0423_[3:0] = { _0359_[3], _0374_[2], \u_cpu.PC [14], _0335_[2] };
  assign _0352_[2:1] = { RDY, _0339_[0] };
  assign _0461_[1] = \u_cpu.u_ALU8.CO ;
  assign _0107_[6:4] = { _0072_[6], _0100_[1], _0100_[2] };
  assign { _0142_[5:3], _0142_[1:0] } = { \u_cpu.IR [7:5], _0135_[0], _0057_[0] };
  assign _0462_[0] = \u_cpu.u_ALU8.CO ;
  assign _0463_[2] = \u_cpu.u_ALU8.OUT [5];
  assign _0385_[2:0] = { _0380_[2], _0340_[3], \u_cpu.DIMUX [0] };
  assign { _0135_[5], _0135_[3], _0135_[1] } = { \u_cpu.IR [5], _0057_[0], _0057_[5] };
  assign _0397_[0] = _0340_[4];
  assign _0398_[0] = _0340_[4];
  assign _0424_[3:0] = { _0057_[0], _0135_[0], _0142_[6], _0135_[2] };
  assign _0464_[2] = \u_cpu.u_ALU8.OUT [1];
  assign { _0057_[6], _0057_[3], _0057_[1] } = { \u_cpu.IR [7], \u_cpu.IR [5], \u_cpu.IR [6] };
  assign _0425_[0] = \u_cpu.IR [5];
  assign _0465_[0] = _0389_[3];
  assign _0386_[0] = _0340_[4];
  assign _0365_[4:0] = { _0350_[0], _0339_[0], \u_cpu.u_ALU8.OUT [1], _0350_[1], \u_cpu.ABH [1] };
  assign { _0354_[4:3], _0354_[1:0] } = { _0346_[1], _0336_[0], \u_cpu.cli , \u_cpu.sei  };
  assign _0366_[1:0] = { \u_cpu.PC [9], _0348_[0] };
  assign _0345_[0] = _0165_[3];
  assign { _0466_[2], _0466_[0] } = { \u_cpu.D , _0425_[1] };
  assign _0375_[2:0] = { _0374_[2], \u_cpu.PC [11], _0335_[2] };
  assign _0426_[4:0] = { \u_cpu.AN , \u_cpu.u_ALU8.OUT [6:3] };
  assign _0337_[1:0] = { NMI, \u_cpu.NMI_1  };
  assign _0344_[1] = \u_cpu.bit_ins ;
  assign { _0467_[5:3], _0467_[1:0] } = { _0217_[5], _0293_[0], _0442_[3], \u_cpu.PC [0], \u_cpu.ABL [0] };
  assign _0336_[1] = \u_cpu.NMI_edge ;
  assign { _0468_[5:2], _0468_[0] } = { \u_cpu.PC_inc , _0217_[1], _0217_[6], \u_cpu.u_ALU8.OUT [0], \u_cpu.PC [0] };
  assign _0399_[0] = _0340_[4];
  assign { _0427_[4], _0427_[2:0] } = { _0165_[3], \u_cpu.DIMUX [6], \u_cpu.u_ALU8.OUT [6], \u_cpu.plp  };
  assign _0428_[3:0] = { _0403_[3], _0374_[2], \u_cpu.PC [10], _0335_[2] };
  assign _0429_[5:1] = { \u_cpu.PC [12], _0335_[2], \u_cpu.PC [4], _0335_[1:0] };
  assign _0086_[6:4] = { _0072_[6], _0072_[1], _0072_[2] };
  assign _0430_[1:0] = { _0374_[2], _0404_[3] };
  assign _0387_[0] = _0340_[4];
  assign _0431_[3:0] = { _0405_[3], _0374_[2], \u_cpu.PC [13], _0335_[2] };
  assign { _0376_[3:2], _0376_[0] } = { RDY, _0151_[1], \u_cpu.write_back  };
  assign _0432_[3:0] = { _0351_[3], _0374_[2], \u_cpu.PC [15], _0335_[2] };
  assign _0377_[1] = RDY;
  assign _0400_[3:0] = { _0375_[3], _0351_[2], \u_cpu.ABL [3], _0351_[0] };
  assign _0433_[2:1] = { _0347_[0], \u_cpu.DIMUX [0] };
  assign _0347_[3] = \u_cpu.load_reg ;
  assign { _0434_[5:3], _0434_[1:0] } = { _0347_[0], _0345_[1], \u_cpu.plp , \u_cpu.DIMUX [1], \u_cpu.u_ALU8.OUT [1] };
  assign { _0355_[2], _0355_[0] } = { \u_cpu.IR [5], _0142_[2] };
  assign _0401_[3:0] = { _0374_[3], _0351_[2], \u_cpu.ABL [1], _0351_[0] };
  assign _0093_[6:4] = { _0072_[6], _0086_[1], _0086_[2] };
  assign _0402_[2:0] = { _0351_[2], \u_cpu.ABL [0], _0351_[0] };
  assign _0388_[0] = _0340_[4];
  assign _0357_[1] = RDY;
  assign _0389_[2:0] = { \vectOut[1] [6], \vectOut[0] [6], \vectOut[2] [6] };
  assign _0378_[4:0] = { _0350_[0], _0339_[0], \u_cpu.u_ALU8.OUT [2], _0350_[1], \u_cpu.ABH [2] };
  assign _0379_[1:0] = { \u_cpu.PC [10], _0348_[0] };
  assign _0368_[4:0] = { _0350_[0], _0339_[0], \u_cpu.u_ALU8.OUT [3], _0350_[1], \u_cpu.ABH [3] };
  assign _0403_[2:0] = { _0351_[2], \u_cpu.ABL [2], _0351_[0] };
  assign _0369_[1:0] = { \u_cpu.PC [11], _0348_[0] };
  assign _0404_[2:0] = { _0351_[2], \u_cpu.ABL [4], _0351_[0] };
  assign _0405_[2:0] = { _0351_[2], \u_cpu.ABL [5], _0351_[0] };
  assign { _0201_[6], _0201_[3:0] } = { RDY, _0165_[3], _0057_[5], _0057_[0], _0057_[4] };
  assign _0358_[1] = _0149_[6];
  assign _0406_[4:0] = { _0350_[0], _0353_[3], _0339_[0], \u_cpu.DIMUX [7], \u_cpu.ABH [7] };
  assign { _0435_[3], _0435_[1:0] } = { _0422_[4], _0417_[0], _0149_[6] };
  assign _0100_[6:4] = { _0072_[6], _0093_[1], _0093_[2] };
  assign _0407_[1:0] = { \u_cpu.PC [15], _0348_[0] };
  assign _0390_[0] = _0340_[4];
  assign _0380_[1:0] = { _0340_[3], \u_cpu.DIMUX [2] };
  assign _0408_[3:0] = { _0402_[3], _0374_[2], \u_cpu.PC [8], _0335_[2] };
  assign _0436_[1] = _0411_[1];
  assign { _0340_[2], _0340_[0] } = { \u_cpu.PC [0], \u_cpu.DIMUX [0] };
  assign _0409_[4:0] = { _0350_[0], _0339_[0], \u_cpu.u_ALU8.OUT [6], _0350_[1], \u_cpu.ABH [6] };
  assign _0410_[1:0] = { \u_cpu.PC [14], _0348_[0] };
  assign _0391_[4:0] = { _0350_[0], _0339_[0], \u_cpu.u_ALU8.OUT [4], _0350_[1], \u_cpu.ABH [4] };
  assign { _0370_[4], _0370_[1:0] } = { _0328_[2], \u_cpu.IR [7], \u_cpu.IR [5] };
  assign _0392_[1:0] = { \u_cpu.PC [12], _0348_[0] };
  assign _0437_[2:0] = { _0175_[3], _0175_[1], _0149_[6] };
  assign _0438_[2:0] = { _0411_[4], _0372_[1], _0411_[2] };
  assign _0439_[4] = _0435_[2];
  assign _0411_[0] = _0372_[1];
  assign { _0348_[5], _0348_[3], _0348_[1] } = { \u_cpu.DIMUX [7], \u_cpu.AN , \u_cpu.PC [7] };
  assign _0412_[4:0] = { _0057_[7], _0149_[6], _0057_[4], _0057_[0], _0057_[2] };
  assign { _0343_[4], _0343_[2:0] } = { \u_cpu.state [0], \u_cpu.state [1], \u_cpu.state [5:4] };
  assign _0359_[2:0] = { _0351_[2], \u_cpu.ABL [6], _0351_[0] };
  assign _0440_[4] = _0201_[4];
  assign _0170_[5:0] = { _0149_[6], _0057_[0], _0057_[7], _0057_[4], _0057_[5], _0057_[2] };
  assign _0346_[0] = \u_cpu.compare ;
  assign _0441_[2:0] = _0411_[3:1];
  assign { _0185_[7:5], _0185_[2:0] } = { _0057_[0], _0149_[6], _0057_[5:4], _0057_[7], _0057_[2] };
  assign _0360_[1:0] = { _0346_[1], \u_cpu.load_reg  };
  assign _0442_[2:0] = { _0165_[3], _0339_[0], _0352_[0] };
  assign _0149_[5:0] = { _0057_[4], _0057_[7], _0057_[5], _0057_[0], \u_cpu.IR [7], _0057_[2] };
  assign _0413_[0] = RDY;
  assign _0121_[6:4] = { _0072_[6], _0114_[1], _0114_[2] };
  assign _0217_[4:2] = { \u_cpu.u_ALU8.OUT [1], \u_cpu.state [0], \u_cpu.PC [1] };
  assign _0361_[2:1] = { RDY, _0347_[4] };
  assign _0381_[1] = _0371_[1];
  assign _0393_[4:0] = { _0350_[0], _0339_[0], \u_cpu.u_ALU8.OUT [5], _0350_[1], \u_cpu.ABH [5] };
  assign _0339_[2:1] = { \u_cpu.op [2], \u_cpu.backwards  };
  assign _0414_[2:1] = { _0151_[6], _0151_[2] };
  assign _0394_[1:0] = { \u_cpu.PC [13], _0348_[0] };
  assign { _0443_[5:4], _0443_[0] } = { _0217_[6:5], \u_cpu.NMI_edge  };
  assign _0382_[0] = _0371_[0];
  assign _0444_[2:0] = { \u_cpu.PC [2], \u_cpu.u_ALU8.OUT [2], _0217_[1] };
  assign _0353_[2:0] = { \u_cpu.ABH [0], \u_cpu.DIMUX [0], _0350_[0] };
  assign { _0220_[6], _0220_[4:0] } = { _0217_[6], \u_cpu.u_ALU8.OUT [3], \u_cpu.state [0], \u_cpu.PC [3], _0217_[1], _0217_[5] };
  assign { _0223_[6], _0223_[4:0] } = { _0217_[6], \u_cpu.u_ALU8.OUT [4], \u_cpu.state [0], \u_cpu.PC [4], _0217_[1], _0217_[5] };
  assign { _0226_[6], _0226_[4:0] } = { _0217_[6], \u_cpu.u_ALU8.OUT [5], \u_cpu.state [0], \u_cpu.PC [5], _0217_[1], _0217_[5] };
  assign { _0373_[5], _0373_[3:0] } = { _0335_[0], _0335_[1], \u_cpu.PC [1], \u_cpu.Z , \u_cpu.u_ALU8.OUT [1] };
  assign { _0229_[6], _0229_[4:0] } = { _0217_[6], \u_cpu.u_ALU8.OUT [6], \u_cpu.state [0], \u_cpu.PC [6], _0217_[1], _0217_[5] };
  assign _0415_[0] = _0411_[2];
  assign { _0395_[5], _0395_[3:2], _0395_[0] } = { \u_cpu.rotate , _0344_[0], \u_cpu.compare , _0349_[1] };
  assign { _0232_[6], _0232_[4:0] } = { _0217_[6], \u_cpu.AN , \u_cpu.state [0], \u_cpu.PC [7], _0217_[1], _0217_[5] };
  assign _0383_[0] = \u_cpu.IR [6];
  assign _0374_[1:0] = { \u_cpu.PC [9], _0335_[2] };
  assign { _0445_[4:3], _0445_[1:0] } = { _0293_[0], _0442_[3], \u_cpu.PC [8], \u_cpu.ABH [0] };
  assign _0446_[3:0] = { _0444_[3], \u_cpu.PC [8], \u_cpu.DIMUX [0], _0217_[1] };
  assign _0362_[3:0] = { \u_cpu.compare , \u_cpu.clc , \u_cpu.sec , \u_cpu.plp  };
  assign _0341_[0] = _0135_[4];
  assign _0363_[5:1] = { _0347_[0], \u_cpu.shift , _0345_[1], _0165_[3], \u_cpu.write_back  };
  assign { _0447_[4:3], _0447_[1:0] } = { _0293_[0], _0442_[3], \u_cpu.PC [9], \u_cpu.ABH [1] };
  assign _0448_[3:0] = { _0444_[3], \u_cpu.PC [9], \u_cpu.DIMUX [1], _0217_[1] };
  assign _0416_[1:0] = { _0340_[1], _0339_[0] };
  assign { _0449_[4:3], _0449_[1:0] } = { _0293_[0], _0442_[3], \u_cpu.PC [10], \u_cpu.ABH [2] };
  assign _0450_[3:0] = { _0444_[3], \u_cpu.PC [10], \u_cpu.DIMUX [2], _0217_[1] };
  assign _0128_[6:4] = { _0072_[6], _0121_[1], _0121_[2] };
  assign _0417_[3:2] = { RDY, _0165_[3] };
  assign { _0451_[4:3], _0451_[1:0] } = { _0293_[0], _0442_[3], \u_cpu.PC [11], \u_cpu.ABH [3] };
  assign { _0384_[5], _0384_[3:1] } = { \u_cpu.DIMUX [1], \u_cpu.ABH [1], _0339_[0], \u_cpu.u_ALU8.OUT [1] };
  assign _0452_[3:0] = { _0444_[3], \u_cpu.PC [11], \u_cpu.DIMUX [3], _0217_[1] };
  assign _0418_[4:2] = { RDY, _0413_[1], _0340_[1] };
  assign { _0453_[4:3], _0453_[1:0] } = { _0293_[0], _0442_[3], \u_cpu.PC [12], \u_cpu.ABH [4] };
  assign _0454_[3:0] = { _0444_[3], \u_cpu.PC [12], \u_cpu.DIMUX [4], _0217_[1] };
  assign { _0285_[4], _0285_[2:0] } = { \u_cpu.state [4], \u_cpu.state [0], \u_cpu.state [5], \u_cpu.state [3] };
  assign { _0287_[3], _0287_[0] } = { \u_cpu.state [1], \u_cpu.state [3] };
  assign _0289_[4:0] = _0286_;
  assign _0290_[4:0] = _0288_;
  assign { _0292_[4:3], _0292_[1:0] } = { _0287_[1], _0287_[4], \u_cpu.state [2:1] };
  assign _0293_[1] = _0217_[5];
  assign _0294_[4:0] = _0291_;
  assign _0295_[4:0] = { _0293_[4:2], _0217_[5], _0293_[0] };
  assign _0297_[15:1] = \u_cpu.PC_temp [15:1];
  assign _0302_[2:0] = _0299_;
  assign _0303_[2:0] = _0301_;
  assign _0307_[2:0] = _0304_;
  assign _0308_[2:0] = _0306_;
  assign _0310_[3:1] = counter[3:1];
  assign _0313_[4] = 1'h0;
  assign _0314_[4:0] = _0312_;
  assign _0315_[4:0] = \u_cpu.u_ALU8.temp_l ;
  assign _0317_[4] = \u_cpu.u_ALU8.temp_logic [8];
  assign _0318_[4:0] = _0316_;
  assign _0319_[4:0] = \u_cpu.u_ALU8.temp_h ;
  assign { _0327_[18:16], _0327_[14:12], _0327_[10:7], _0327_[5:4], _0327_[2] } = { 1'h0, _0327_[19], _0327_[19], _0327_[15], 1'h0, _0327_[15], _0327_[11], _0327_[11], _0327_[11], 1'h0, _0327_[6], _0327_[6], _0327_[3] };
  assign _0331_[1:0] = _0389_[4:3];
  assign \u_cpu.AB  = AB;
  assign \u_cpu.ADD  = { \u_cpu.AN , \u_cpu.u_ALU8.OUT [6:0] };
  assign \u_cpu.ADJH [0] = 1'h0;
  assign \u_cpu.ADJL [0] = 1'h0;
  assign \u_cpu.AI [7] = \u_cpu.u_ALU8.AI [7];
  assign \u_cpu.CO  = \u_cpu.u_ALU8.CO ;
  assign \u_cpu.DI  = DI;
  assign \u_cpu.DO  = DO;
  assign \u_cpu.HC  = \u_cpu.u_ALU8.HC ;
  assign \u_cpu.IRQ  = IRQ;
  assign \u_cpu.NMI  = NMI;
  assign \u_cpu.P  = { \u_cpu.N , \u_cpu.V , 2'h3, \u_cpu.D , \u_cpu.I , \u_cpu.Z , \u_cpu.C  };
  assign \u_cpu.PCH  = \u_cpu.PC [15:8];
  assign \u_cpu.PCL  = \u_cpu.PC [7:0];
  assign \u_cpu.RDY  = RDY;
  assign \u_cpu.WE  = WE;
  assign \u_cpu.reset  = reset;
  assign \u_cpu.u_ALU8.AI [6:0] = \u_cpu.AI [6:0];
  assign \u_cpu.u_ALU8.N  = \u_cpu.AN ;
  assign \u_cpu.u_ALU8.OUT [7] = \u_cpu.AN ;
  assign \u_cpu.u_ALU8.RDY  = RDY;
  assign \u_cpu.u_ALU8.clk  = \u_cpu.clk ;
  assign \u_cpu.u_ALU8.reset  = reset;
  assign \u_cpu.u_ALU8.temp  = { \u_cpu.u_ALU8.temp_h , \u_cpu.u_ALU8.temp_l [3:0] };
endmodule
