{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 1, "design__inferred_latch__count": 0, "design__instance__count": 2255, "design__instance__area": 20693.6, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 19, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0032844156958162785, "power__switching__total": 0.0015527824871242046, "power__leakage__total": 2.090066786308853e-08, "power__total": 0.004837219137698412, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.047132, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -0.047132, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.470949, "timing__setup__ws__corner:nom_tt_025C_1v80": 4.434499, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.470949, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 8.715865, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 19, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.033387, "clock__skew__worst_setup": -0.076159, "timing__hold__ws": 0.260972, "timing__setup__ws": -0.295525, "timing__hold__tns": 0.0, "timing__setup__tns": -1.301331, "timing__hold__wns": 0.0, "timing__setup__wns": -0.295525, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.260972, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 29, "timing__setup_r2r__ws": 7.26615, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 167.325 178.045", "design__core__bbox": "5.52 10.88 161.46 165.92", "design__io": 65, "design__die__area": 29791.4, "design__core__area": 24176.9, "design__instance__count__stdcell": 2255, "design__instance__area__stdcell": 20693.6, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.855923, "design__instance__utilization__stdcell": 0.855923, "floorplan__design__io": 63, "design__io__hpwl": 3967581, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 45521.3, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 279, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 1971, "route__net__special": 2, "route__drc_errors__iter:1": 1648, "route__wirelength__iter:1": 53246, "route__drc_errors__iter:2": 694, "route__wirelength__iter:2": 52659, "route__drc_errors__iter:3": 625, "route__wirelength__iter:3": 52264, "route__drc_errors__iter:4": 99, "route__wirelength__iter:4": 52209, "route__drc_errors__iter:5": 8, "route__wirelength__iter:5": 52202, "route__drc_errors__iter:6": 0, "route__wirelength__iter:6": 52206, "route__drc_errors": 0, "route__wirelength": 52206, "route__vias": 13213, "route__vias__singlecut": 13213, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "route__wirelength__max": 247.725, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 19, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.072901, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -0.072901, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.591652, "timing__setup__ws__corner:nom_ss_100C_1v60": -0.244697, "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__tns__corner:nom_ss_100C_1v60": -0.874642, "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__wns__corner:nom_ss_100C_1v60": -0.244697, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.027687, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 10, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 7.271368, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 19, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.035189, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.035189, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.263519, "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.283734, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.263519, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 9.131246, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 19, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.044691, "clock__skew__worst_setup__corner:min_tt_025C_1v80": -0.044691, "timing__hold__ws__corner:min_tt_025C_1v80": 0.466934, "timing__setup__ws__corner:min_tt_025C_1v80": 4.48327, "timing__hold__tns__corner:min_tt_025C_1v80": 0.0, "timing__setup__tns__corner:min_tt_025C_1v80": 0.0, "timing__hold__wns__corner:min_tt_025C_1v80": 0.0, "timing__setup__wns__corner:min_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.466934, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 8.721653, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 19, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.069042, "clock__skew__worst_setup__corner:min_ss_100C_1v60": -0.069042, "timing__hold__ws__corner:min_ss_100C_1v60": 0.614697, "timing__setup__ws__corner:min_ss_100C_1v60": -0.193792, "timing__hold__tns__corner:min_ss_100C_1v60": 0.0, "timing__setup__tns__corner:min_ss_100C_1v60": -0.46989, "timing__hold__wns__corner:min_ss_100C_1v60": 0.0, "timing__setup__wns__corner:min_ss_100C_1v60": -0.193792, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.020654, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 8, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 7.275817, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 19, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.033387, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -0.033387, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.260972, "timing__setup__ws__corner:min_ff_n40C_1v95": 5.290747, "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.260972, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 9.135144, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 19, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.049344, "clock__skew__worst_setup__corner:max_tt_025C_1v80": -0.049344, "timing__hold__ws__corner:max_tt_025C_1v80": 0.474664, "timing__setup__ws__corner:max_tt_025C_1v80": 4.392446, "timing__hold__tns__corner:max_tt_025C_1v80": 0.0, "timing__setup__tns__corner:max_tt_025C_1v80": 0.0, "timing__hold__wns__corner:max_tt_025C_1v80": 0.0, "timing__setup__wns__corner:max_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.474664, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 8.711804, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 19, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.076159, "clock__skew__worst_setup__corner:max_ss_100C_1v60": -0.076159, "timing__hold__ws__corner:max_ss_100C_1v60": 0.564314, "timing__setup__ws__corner:max_ss_100C_1v60": -0.295525, "timing__hold__tns__corner:max_ss_100C_1v60": 0.0, "timing__setup__tns__corner:max_ss_100C_1v60": -1.301331, "timing__hold__wns__corner:max_ss_100C_1v60": 0.0, "timing__setup__wns__corner:max_ss_100C_1v60": -0.295525, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.034032, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 11, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 7.26615, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 19, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.036574, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.036574, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.266714, "timing__setup__ws__corner:max_ff_n40C_1v95": 5.278286, "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.266714, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 9.128476, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 0, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79663, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.00100164, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00336807, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00359197, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000975543, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00359197, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.001, "ir__drop__worst": 0.00337, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}