m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/fullAdder_generic/simulation/modelsim
Eadder
Z1 w1614680917
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 0
R0
Z4 8C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/fullAdder_generic/adder.vhd
Z5 FC:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/fullAdder_generic/adder.vhd
l0
L4 1
V=S0E1LKVUgX^zSB=2`9B[2
!s100 <YIFdWEnb@LzJTaCi71fN3
Z6 OV;C;2020.1;71
31
Z7 !s110 1614681784
!i10b 1
Z8 !s108 1614681783.000000
Z9 !s90 -reportprogress|300|-93|-work|work|C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/fullAdder_generic/adder.vhd|
Z10 !s107 C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/fullAdder_generic/adder.vhd|
!i113 1
Z11 o-93 -work work
Z12 tExplicit 1 CvgOpt 0
Aadder
R2
R3
DEx4 work 5 adder 0 22 =S0E1LKVUgX^zSB=2`9B[2
!i122 0
l32
L18 33
V61JSjzO>DACzJaRjmi]1M1
!s100 R_ZQnNTEAAE:iedQicmKU1
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Eadder_1bit
Z13 w1613166463
R2
R3
!i122 1
R0
Z14 8C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/fullAdder_generic/adder_1bit.vhd
Z15 FC:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/fullAdder_generic/adder_1bit.vhd
l0
L4 1
V?l?2>G8O0GO0KeTehCYO=3
!s100 zWi=AUVELRGUT<H>>60fO0
R6
31
R7
!i10b 1
Z16 !s108 1614681784.000000
Z17 !s90 -reportprogress|300|-93|-work|work|C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/fullAdder_generic/adder_1bit.vhd|
Z18 !s107 C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/fullAdder_generic/adder_1bit.vhd|
!i113 1
R11
R12
Aadder_1bit
R2
R3
DEx4 work 10 adder_1bit 0 22 ?l?2>G8O0GO0KeTehCYO=3
!i122 1
l15
L14 5
V_ZYk=@>GMBfZhf^H0T;;D1
!s100 =0lEMdoOc38V4;@P:N88l1
R6
31
R7
!i10b 1
R16
R17
R18
!i113 1
R11
R12
Eadder_vhd_tst
Z19 w1614681568
R2
R3
!i122 2
R0
Z20 8C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/fullAdder_generic/simulation/modelsim/adder.vht
Z21 FC:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/fullAdder_generic/simulation/modelsim/adder.vht
l0
L31 1
V_S[PGj]i`PGdMoeDK]z503
!s100 JTKT0^?cM;lRZ>d8I6dHY0
R6
31
R7
!i10b 1
R16
Z22 !s90 -reportprogress|300|-93|-work|work|C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/fullAdder_generic/simulation/modelsim/adder.vht|
!s107 C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/fullAdder_generic/simulation/modelsim/adder.vht|
!i113 1
R11
R12
Aadder_arch
R2
R3
DEx4 work 13 adder_vhd_tst 0 22 _S[PGj]i`PGdMoeDK]z503
!i122 2
l50
L33 42
VHdBPMRo6KJ:P`CCOB^hZc1
!s100 o]3QS74j]BmFSf:<cb9]R3
R6
31
R7
!i10b 1
R16
R22
Z23 !s107 C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/fullAdder_generic/simulation/modelsim/adder.vht|
!i113 1
R11
R12
