
template.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e950  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00008ad0  0800ead8  0800ead8  0001ead8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080175a8  080175a8  0003021c  2**0
                  CONTENTS
  4 .ARM          00000008  080175a8  080175a8  000275a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080175b0  080175b0  0003021c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080175b0  080175b0  000275b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080175b4  080175b4  000275b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000021c  20000000  080175b8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003a50  2000021c  080177d4  0003021c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003c6c  080177d4  00033c6c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0003021c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002a635  00000000  00000000  0003024c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00005179  00000000  00000000  0005a881  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001e48  00000000  00000000  0005fa00  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001c90  00000000  00000000  00061848  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000309ab  00000000  00000000  000634d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001b3a9  00000000  00000000  00093e83  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0011853b  00000000  00000000  000af22c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      000000eb  00000000  00000000  001c7767  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008764  00000000  00000000  001c7854  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    00003401  00000000  00000000  001cffb8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000021c 	.word	0x2000021c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800eac0 	.word	0x0800eac0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000220 	.word	0x20000220
 80001c4:	0800eac0 	.word	0x0800eac0

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_d2uiz>:
 8000b00:	004a      	lsls	r2, r1, #1
 8000b02:	d211      	bcs.n	8000b28 <__aeabi_d2uiz+0x28>
 8000b04:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b08:	d211      	bcs.n	8000b2e <__aeabi_d2uiz+0x2e>
 8000b0a:	d50d      	bpl.n	8000b28 <__aeabi_d2uiz+0x28>
 8000b0c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b10:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b14:	d40e      	bmi.n	8000b34 <__aeabi_d2uiz+0x34>
 8000b16:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b1a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b1e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b22:	fa23 f002 	lsr.w	r0, r3, r2
 8000b26:	4770      	bx	lr
 8000b28:	f04f 0000 	mov.w	r0, #0
 8000b2c:	4770      	bx	lr
 8000b2e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b32:	d102      	bne.n	8000b3a <__aeabi_d2uiz+0x3a>
 8000b34:	f04f 30ff 	mov.w	r0, #4294967295
 8000b38:	4770      	bx	lr
 8000b3a:	f04f 0000 	mov.w	r0, #0
 8000b3e:	4770      	bx	lr

08000b40 <__aeabi_d2f>:
 8000b40:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b44:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b48:	bf24      	itt	cs
 8000b4a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b4e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b52:	d90d      	bls.n	8000b70 <__aeabi_d2f+0x30>
 8000b54:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b58:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b5c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b60:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b64:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b68:	bf08      	it	eq
 8000b6a:	f020 0001 	biceq.w	r0, r0, #1
 8000b6e:	4770      	bx	lr
 8000b70:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b74:	d121      	bne.n	8000bba <__aeabi_d2f+0x7a>
 8000b76:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b7a:	bfbc      	itt	lt
 8000b7c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b80:	4770      	bxlt	lr
 8000b82:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b86:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b8a:	f1c2 0218 	rsb	r2, r2, #24
 8000b8e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b92:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b96:	fa20 f002 	lsr.w	r0, r0, r2
 8000b9a:	bf18      	it	ne
 8000b9c:	f040 0001 	orrne.w	r0, r0, #1
 8000ba0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ba8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bac:	ea40 000c 	orr.w	r0, r0, ip
 8000bb0:	fa23 f302 	lsr.w	r3, r3, r2
 8000bb4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bb8:	e7cc      	b.n	8000b54 <__aeabi_d2f+0x14>
 8000bba:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bbe:	d107      	bne.n	8000bd0 <__aeabi_d2f+0x90>
 8000bc0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bc4:	bf1e      	ittt	ne
 8000bc6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bca:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bce:	4770      	bxne	lr
 8000bd0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bd4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bd8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop

08000be0 <__aeabi_uldivmod>:
 8000be0:	b953      	cbnz	r3, 8000bf8 <__aeabi_uldivmod+0x18>
 8000be2:	b94a      	cbnz	r2, 8000bf8 <__aeabi_uldivmod+0x18>
 8000be4:	2900      	cmp	r1, #0
 8000be6:	bf08      	it	eq
 8000be8:	2800      	cmpeq	r0, #0
 8000bea:	bf1c      	itt	ne
 8000bec:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bf4:	f000 b972 	b.w	8000edc <__aeabi_idiv0>
 8000bf8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bfc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c00:	f000 f806 	bl	8000c10 <__udivmoddi4>
 8000c04:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c08:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c0c:	b004      	add	sp, #16
 8000c0e:	4770      	bx	lr

08000c10 <__udivmoddi4>:
 8000c10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c14:	9e08      	ldr	r6, [sp, #32]
 8000c16:	4604      	mov	r4, r0
 8000c18:	4688      	mov	r8, r1
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d14b      	bne.n	8000cb6 <__udivmoddi4+0xa6>
 8000c1e:	428a      	cmp	r2, r1
 8000c20:	4615      	mov	r5, r2
 8000c22:	d967      	bls.n	8000cf4 <__udivmoddi4+0xe4>
 8000c24:	fab2 f282 	clz	r2, r2
 8000c28:	b14a      	cbz	r2, 8000c3e <__udivmoddi4+0x2e>
 8000c2a:	f1c2 0720 	rsb	r7, r2, #32
 8000c2e:	fa01 f302 	lsl.w	r3, r1, r2
 8000c32:	fa20 f707 	lsr.w	r7, r0, r7
 8000c36:	4095      	lsls	r5, r2
 8000c38:	ea47 0803 	orr.w	r8, r7, r3
 8000c3c:	4094      	lsls	r4, r2
 8000c3e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c42:	0c23      	lsrs	r3, r4, #16
 8000c44:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c48:	fa1f fc85 	uxth.w	ip, r5
 8000c4c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c50:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c54:	fb07 f10c 	mul.w	r1, r7, ip
 8000c58:	4299      	cmp	r1, r3
 8000c5a:	d909      	bls.n	8000c70 <__udivmoddi4+0x60>
 8000c5c:	18eb      	adds	r3, r5, r3
 8000c5e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c62:	f080 811b 	bcs.w	8000e9c <__udivmoddi4+0x28c>
 8000c66:	4299      	cmp	r1, r3
 8000c68:	f240 8118 	bls.w	8000e9c <__udivmoddi4+0x28c>
 8000c6c:	3f02      	subs	r7, #2
 8000c6e:	442b      	add	r3, r5
 8000c70:	1a5b      	subs	r3, r3, r1
 8000c72:	b2a4      	uxth	r4, r4
 8000c74:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c78:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c7c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c80:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c84:	45a4      	cmp	ip, r4
 8000c86:	d909      	bls.n	8000c9c <__udivmoddi4+0x8c>
 8000c88:	192c      	adds	r4, r5, r4
 8000c8a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c8e:	f080 8107 	bcs.w	8000ea0 <__udivmoddi4+0x290>
 8000c92:	45a4      	cmp	ip, r4
 8000c94:	f240 8104 	bls.w	8000ea0 <__udivmoddi4+0x290>
 8000c98:	3802      	subs	r0, #2
 8000c9a:	442c      	add	r4, r5
 8000c9c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000ca0:	eba4 040c 	sub.w	r4, r4, ip
 8000ca4:	2700      	movs	r7, #0
 8000ca6:	b11e      	cbz	r6, 8000cb0 <__udivmoddi4+0xa0>
 8000ca8:	40d4      	lsrs	r4, r2
 8000caa:	2300      	movs	r3, #0
 8000cac:	e9c6 4300 	strd	r4, r3, [r6]
 8000cb0:	4639      	mov	r1, r7
 8000cb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb6:	428b      	cmp	r3, r1
 8000cb8:	d909      	bls.n	8000cce <__udivmoddi4+0xbe>
 8000cba:	2e00      	cmp	r6, #0
 8000cbc:	f000 80eb 	beq.w	8000e96 <__udivmoddi4+0x286>
 8000cc0:	2700      	movs	r7, #0
 8000cc2:	e9c6 0100 	strd	r0, r1, [r6]
 8000cc6:	4638      	mov	r0, r7
 8000cc8:	4639      	mov	r1, r7
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	fab3 f783 	clz	r7, r3
 8000cd2:	2f00      	cmp	r7, #0
 8000cd4:	d147      	bne.n	8000d66 <__udivmoddi4+0x156>
 8000cd6:	428b      	cmp	r3, r1
 8000cd8:	d302      	bcc.n	8000ce0 <__udivmoddi4+0xd0>
 8000cda:	4282      	cmp	r2, r0
 8000cdc:	f200 80fa 	bhi.w	8000ed4 <__udivmoddi4+0x2c4>
 8000ce0:	1a84      	subs	r4, r0, r2
 8000ce2:	eb61 0303 	sbc.w	r3, r1, r3
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	4698      	mov	r8, r3
 8000cea:	2e00      	cmp	r6, #0
 8000cec:	d0e0      	beq.n	8000cb0 <__udivmoddi4+0xa0>
 8000cee:	e9c6 4800 	strd	r4, r8, [r6]
 8000cf2:	e7dd      	b.n	8000cb0 <__udivmoddi4+0xa0>
 8000cf4:	b902      	cbnz	r2, 8000cf8 <__udivmoddi4+0xe8>
 8000cf6:	deff      	udf	#255	; 0xff
 8000cf8:	fab2 f282 	clz	r2, r2
 8000cfc:	2a00      	cmp	r2, #0
 8000cfe:	f040 808f 	bne.w	8000e20 <__udivmoddi4+0x210>
 8000d02:	1b49      	subs	r1, r1, r5
 8000d04:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d08:	fa1f f885 	uxth.w	r8, r5
 8000d0c:	2701      	movs	r7, #1
 8000d0e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d12:	0c23      	lsrs	r3, r4, #16
 8000d14:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d18:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d1c:	fb08 f10c 	mul.w	r1, r8, ip
 8000d20:	4299      	cmp	r1, r3
 8000d22:	d907      	bls.n	8000d34 <__udivmoddi4+0x124>
 8000d24:	18eb      	adds	r3, r5, r3
 8000d26:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x122>
 8000d2c:	4299      	cmp	r1, r3
 8000d2e:	f200 80cd 	bhi.w	8000ecc <__udivmoddi4+0x2bc>
 8000d32:	4684      	mov	ip, r0
 8000d34:	1a59      	subs	r1, r3, r1
 8000d36:	b2a3      	uxth	r3, r4
 8000d38:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d3c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d40:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d44:	fb08 f800 	mul.w	r8, r8, r0
 8000d48:	45a0      	cmp	r8, r4
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0x14c>
 8000d4c:	192c      	adds	r4, r5, r4
 8000d4e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x14a>
 8000d54:	45a0      	cmp	r8, r4
 8000d56:	f200 80b6 	bhi.w	8000ec6 <__udivmoddi4+0x2b6>
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	eba4 0408 	sub.w	r4, r4, r8
 8000d60:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d64:	e79f      	b.n	8000ca6 <__udivmoddi4+0x96>
 8000d66:	f1c7 0c20 	rsb	ip, r7, #32
 8000d6a:	40bb      	lsls	r3, r7
 8000d6c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d70:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d74:	fa01 f407 	lsl.w	r4, r1, r7
 8000d78:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d7c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d80:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d84:	4325      	orrs	r5, r4
 8000d86:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d8a:	0c2c      	lsrs	r4, r5, #16
 8000d8c:	fb08 3319 	mls	r3, r8, r9, r3
 8000d90:	fa1f fa8e 	uxth.w	sl, lr
 8000d94:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d98:	fb09 f40a 	mul.w	r4, r9, sl
 8000d9c:	429c      	cmp	r4, r3
 8000d9e:	fa02 f207 	lsl.w	r2, r2, r7
 8000da2:	fa00 f107 	lsl.w	r1, r0, r7
 8000da6:	d90b      	bls.n	8000dc0 <__udivmoddi4+0x1b0>
 8000da8:	eb1e 0303 	adds.w	r3, lr, r3
 8000dac:	f109 30ff 	add.w	r0, r9, #4294967295
 8000db0:	f080 8087 	bcs.w	8000ec2 <__udivmoddi4+0x2b2>
 8000db4:	429c      	cmp	r4, r3
 8000db6:	f240 8084 	bls.w	8000ec2 <__udivmoddi4+0x2b2>
 8000dba:	f1a9 0902 	sub.w	r9, r9, #2
 8000dbe:	4473      	add	r3, lr
 8000dc0:	1b1b      	subs	r3, r3, r4
 8000dc2:	b2ad      	uxth	r5, r5
 8000dc4:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dc8:	fb08 3310 	mls	r3, r8, r0, r3
 8000dcc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000dd0:	fb00 fa0a 	mul.w	sl, r0, sl
 8000dd4:	45a2      	cmp	sl, r4
 8000dd6:	d908      	bls.n	8000dea <__udivmoddi4+0x1da>
 8000dd8:	eb1e 0404 	adds.w	r4, lr, r4
 8000ddc:	f100 33ff 	add.w	r3, r0, #4294967295
 8000de0:	d26b      	bcs.n	8000eba <__udivmoddi4+0x2aa>
 8000de2:	45a2      	cmp	sl, r4
 8000de4:	d969      	bls.n	8000eba <__udivmoddi4+0x2aa>
 8000de6:	3802      	subs	r0, #2
 8000de8:	4474      	add	r4, lr
 8000dea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000dee:	fba0 8902 	umull	r8, r9, r0, r2
 8000df2:	eba4 040a 	sub.w	r4, r4, sl
 8000df6:	454c      	cmp	r4, r9
 8000df8:	46c2      	mov	sl, r8
 8000dfa:	464b      	mov	r3, r9
 8000dfc:	d354      	bcc.n	8000ea8 <__udivmoddi4+0x298>
 8000dfe:	d051      	beq.n	8000ea4 <__udivmoddi4+0x294>
 8000e00:	2e00      	cmp	r6, #0
 8000e02:	d069      	beq.n	8000ed8 <__udivmoddi4+0x2c8>
 8000e04:	ebb1 050a 	subs.w	r5, r1, sl
 8000e08:	eb64 0403 	sbc.w	r4, r4, r3
 8000e0c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e10:	40fd      	lsrs	r5, r7
 8000e12:	40fc      	lsrs	r4, r7
 8000e14:	ea4c 0505 	orr.w	r5, ip, r5
 8000e18:	e9c6 5400 	strd	r5, r4, [r6]
 8000e1c:	2700      	movs	r7, #0
 8000e1e:	e747      	b.n	8000cb0 <__udivmoddi4+0xa0>
 8000e20:	f1c2 0320 	rsb	r3, r2, #32
 8000e24:	fa20 f703 	lsr.w	r7, r0, r3
 8000e28:	4095      	lsls	r5, r2
 8000e2a:	fa01 f002 	lsl.w	r0, r1, r2
 8000e2e:	fa21 f303 	lsr.w	r3, r1, r3
 8000e32:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e36:	4338      	orrs	r0, r7
 8000e38:	0c01      	lsrs	r1, r0, #16
 8000e3a:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e3e:	fa1f f885 	uxth.w	r8, r5
 8000e42:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e46:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e4a:	fb07 f308 	mul.w	r3, r7, r8
 8000e4e:	428b      	cmp	r3, r1
 8000e50:	fa04 f402 	lsl.w	r4, r4, r2
 8000e54:	d907      	bls.n	8000e66 <__udivmoddi4+0x256>
 8000e56:	1869      	adds	r1, r5, r1
 8000e58:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e5c:	d22f      	bcs.n	8000ebe <__udivmoddi4+0x2ae>
 8000e5e:	428b      	cmp	r3, r1
 8000e60:	d92d      	bls.n	8000ebe <__udivmoddi4+0x2ae>
 8000e62:	3f02      	subs	r7, #2
 8000e64:	4429      	add	r1, r5
 8000e66:	1acb      	subs	r3, r1, r3
 8000e68:	b281      	uxth	r1, r0
 8000e6a:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e6e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e72:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e76:	fb00 f308 	mul.w	r3, r0, r8
 8000e7a:	428b      	cmp	r3, r1
 8000e7c:	d907      	bls.n	8000e8e <__udivmoddi4+0x27e>
 8000e7e:	1869      	adds	r1, r5, r1
 8000e80:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e84:	d217      	bcs.n	8000eb6 <__udivmoddi4+0x2a6>
 8000e86:	428b      	cmp	r3, r1
 8000e88:	d915      	bls.n	8000eb6 <__udivmoddi4+0x2a6>
 8000e8a:	3802      	subs	r0, #2
 8000e8c:	4429      	add	r1, r5
 8000e8e:	1ac9      	subs	r1, r1, r3
 8000e90:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e94:	e73b      	b.n	8000d0e <__udivmoddi4+0xfe>
 8000e96:	4637      	mov	r7, r6
 8000e98:	4630      	mov	r0, r6
 8000e9a:	e709      	b.n	8000cb0 <__udivmoddi4+0xa0>
 8000e9c:	4607      	mov	r7, r0
 8000e9e:	e6e7      	b.n	8000c70 <__udivmoddi4+0x60>
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	e6fb      	b.n	8000c9c <__udivmoddi4+0x8c>
 8000ea4:	4541      	cmp	r1, r8
 8000ea6:	d2ab      	bcs.n	8000e00 <__udivmoddi4+0x1f0>
 8000ea8:	ebb8 0a02 	subs.w	sl, r8, r2
 8000eac:	eb69 020e 	sbc.w	r2, r9, lr
 8000eb0:	3801      	subs	r0, #1
 8000eb2:	4613      	mov	r3, r2
 8000eb4:	e7a4      	b.n	8000e00 <__udivmoddi4+0x1f0>
 8000eb6:	4660      	mov	r0, ip
 8000eb8:	e7e9      	b.n	8000e8e <__udivmoddi4+0x27e>
 8000eba:	4618      	mov	r0, r3
 8000ebc:	e795      	b.n	8000dea <__udivmoddi4+0x1da>
 8000ebe:	4667      	mov	r7, ip
 8000ec0:	e7d1      	b.n	8000e66 <__udivmoddi4+0x256>
 8000ec2:	4681      	mov	r9, r0
 8000ec4:	e77c      	b.n	8000dc0 <__udivmoddi4+0x1b0>
 8000ec6:	3802      	subs	r0, #2
 8000ec8:	442c      	add	r4, r5
 8000eca:	e747      	b.n	8000d5c <__udivmoddi4+0x14c>
 8000ecc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ed0:	442b      	add	r3, r5
 8000ed2:	e72f      	b.n	8000d34 <__udivmoddi4+0x124>
 8000ed4:	4638      	mov	r0, r7
 8000ed6:	e708      	b.n	8000cea <__udivmoddi4+0xda>
 8000ed8:	4637      	mov	r7, r6
 8000eda:	e6e9      	b.n	8000cb0 <__udivmoddi4+0xa0>

08000edc <__aeabi_idiv0>:
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop

08000ee0 <readADC>:

ADC_HandleTypeDef hadc1;

uint32_t ADCValue = 0;

uint32_t readADC() {
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	af00      	add	r7, sp, #0
	 * Reads the ADC1 value and adds the value to the double buffer
	 *
	 */
	static int bufferIndex = 0;

	HAL_ADC_Start(&hadc1);
 8000ee4:	480b      	ldr	r0, [pc, #44]	; (8000f14 <readADC+0x34>)
 8000ee6:	f002 fd45 	bl	8003974 <HAL_ADC_Start>
	if (HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK) {
 8000eea:	2164      	movs	r1, #100	; 0x64
 8000eec:	4809      	ldr	r0, [pc, #36]	; (8000f14 <readADC+0x34>)
 8000eee:	f002 fe2f 	bl	8003b50 <HAL_ADC_PollForConversion>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d105      	bne.n	8000f04 <readADC+0x24>
		ADCValue = HAL_ADC_GetValue(&hadc1);
 8000ef8:	4806      	ldr	r0, [pc, #24]	; (8000f14 <readADC+0x34>)
 8000efa:	f002 fef9 	bl	8003cf0 <HAL_ADC_GetValue>
 8000efe:	4602      	mov	r2, r0
 8000f00:	4b05      	ldr	r3, [pc, #20]	; (8000f18 <readADC+0x38>)
 8000f02:	601a      	str	r2, [r3, #0]
	}
	HAL_ADC_Stop(&hadc1);
 8000f04:	4803      	ldr	r0, [pc, #12]	; (8000f14 <readADC+0x34>)
 8000f06:	f002 fdef 	bl	8003ae8 <HAL_ADC_Stop>
	return ADCValue;
 8000f0a:	4b03      	ldr	r3, [pc, #12]	; (8000f18 <readADC+0x38>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
}
 8000f0e:	4618      	mov	r0, r3
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	2000027c 	.word	0x2000027c
 8000f18:	20000238 	.word	0x20000238

08000f1c <ADC_Init>:
  * @param None
  * @retval None
  */

void ADC_Init(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b08a      	sub	sp, #40	; 0x28
 8000f20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  __ADC_CLK_ENABLE();
 8000f22:	4b3b      	ldr	r3, [pc, #236]	; (8001010 <ADC_Init+0xf4>)
 8000f24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f26:	4a3a      	ldr	r2, [pc, #232]	; (8001010 <ADC_Init+0xf4>)
 8000f28:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000f2c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f2e:	4b38      	ldr	r3, [pc, #224]	; (8001010 <ADC_Init+0xf4>)
 8000f30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f32:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000f36:	603b      	str	r3, [r7, #0]
 8000f38:	683b      	ldr	r3, [r7, #0]
  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000f3a:	f107 031c 	add.w	r3, r7, #28
 8000f3e:	2200      	movs	r2, #0
 8000f40:	601a      	str	r2, [r3, #0]
 8000f42:	605a      	str	r2, [r3, #4]
 8000f44:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000f46:	1d3b      	adds	r3, r7, #4
 8000f48:	2200      	movs	r2, #0
 8000f4a:	601a      	str	r2, [r3, #0]
 8000f4c:	605a      	str	r2, [r3, #4]
 8000f4e:	609a      	str	r2, [r3, #8]
 8000f50:	60da      	str	r2, [r3, #12]
 8000f52:	611a      	str	r2, [r3, #16]
 8000f54:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000f56:	4b2f      	ldr	r3, [pc, #188]	; (8001014 <ADC_Init+0xf8>)
 8000f58:	4a2f      	ldr	r2, [pc, #188]	; (8001018 <ADC_Init+0xfc>)
 8000f5a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000f5c:	4b2d      	ldr	r3, [pc, #180]	; (8001014 <ADC_Init+0xf8>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f62:	4b2c      	ldr	r3, [pc, #176]	; (8001014 <ADC_Init+0xf8>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f68:	4b2a      	ldr	r3, [pc, #168]	; (8001014 <ADC_Init+0xf8>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000f6e:	4b29      	ldr	r3, [pc, #164]	; (8001014 <ADC_Init+0xf8>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f74:	4b27      	ldr	r3, [pc, #156]	; (8001014 <ADC_Init+0xf8>)
 8000f76:	2204      	movs	r2, #4
 8000f78:	615a      	str	r2, [r3, #20]
  //hadc1.Init.LowPowerAutoWait = DISABLE;
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f7a:	4b26      	ldr	r3, [pc, #152]	; (8001014 <ADC_Init+0xf8>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000f80:	4b24      	ldr	r3, [pc, #144]	; (8001014 <ADC_Init+0xf8>)
 8000f82:	2201      	movs	r2, #1
 8000f84:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f86:	4b23      	ldr	r3, [pc, #140]	; (8001014 <ADC_Init+0xf8>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START; // Need to run start to trigger conversion?
 8000f8e:	4b21      	ldr	r3, [pc, #132]	; (8001014 <ADC_Init+0xf8>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f94:	4b1f      	ldr	r3, [pc, #124]	; (8001014 <ADC_Init+0xf8>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000f9a:	4b1e      	ldr	r3, [pc, #120]	; (8001014 <ADC_Init+0xf8>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000fa2:	4b1c      	ldr	r3, [pc, #112]	; (8001014 <ADC_Init+0xf8>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000fa8:	4b1a      	ldr	r3, [pc, #104]	; (8001014 <ADC_Init+0xf8>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000fb0:	4818      	ldr	r0, [pc, #96]	; (8001014 <ADC_Init+0xf8>)
 8000fb2:	f002 fb8b 	bl	80036cc <HAL_ADC_Init>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d001      	beq.n	8000fc0 <ADC_Init+0xa4>
  {
    Error_Handler();
 8000fbc:	f000 fff4 	bl	8001fa8 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000fc4:	f107 031c 	add.w	r3, r7, #28
 8000fc8:	4619      	mov	r1, r3
 8000fca:	4812      	ldr	r0, [pc, #72]	; (8001014 <ADC_Init+0xf8>)
 8000fcc:	f003 fdf8 	bl	8004bc0 <HAL_ADCEx_MultiModeConfigChannel>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d001      	beq.n	8000fda <ADC_Init+0xbe>
  {
    Error_Handler();
 8000fd6:	f000 ffe7 	bl	8001fa8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000fda:	4b10      	ldr	r3, [pc, #64]	; (800101c <ADC_Init+0x100>)
 8000fdc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000fde:	2306      	movs	r3, #6
 8000fe0:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000fe6:	237f      	movs	r3, #127	; 0x7f
 8000fe8:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000fea:	2304      	movs	r3, #4
 8000fec:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	61bb      	str	r3, [r7, #24]

  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ff2:	1d3b      	adds	r3, r7, #4
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	4807      	ldr	r0, [pc, #28]	; (8001014 <ADC_Init+0xf8>)
 8000ff8:	f003 f8c0 	bl	800417c <HAL_ADC_ConfigChannel>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d001      	beq.n	8001006 <ADC_Init+0xea>
  {
    Error_Handler();
 8001002:	f000 ffd1 	bl	8001fa8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001006:	bf00      	nop
 8001008:	3728      	adds	r7, #40	; 0x28
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}
 800100e:	bf00      	nop
 8001010:	40021000 	.word	0x40021000
 8001014:	2000027c 	.word	0x2000027c
 8001018:	50040000 	.word	0x50040000
 800101c:	14f00020 	.word	0x14f00020

08001020 <ValueDisplay>:
	 char display[6] = {'T','o','o','B','i','g'};
	 BSP_LCD_GLASS_DisplayString(&display);
}

void ValueDisplay(double value, int choice)
{
 8001020:	b5b0      	push	{r4, r5, r7, lr}
 8001022:	b084      	sub	sp, #16
 8001024:	af00      	add	r7, sp, #0
 8001026:	ed87 0b02 	vstr	d0, [r7, #8]
 800102a:	6078      	str	r0, [r7, #4]
	static int digit3;
	static int digit4;


	//too large number
	if(value >= 1500)
 800102c:	a3bd      	add	r3, pc, #756	; (adr r3, 8001324 <ValueDisplay+0x304>)
 800102e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001032:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001036:	f7ff fd11 	bl	8000a5c <__aeabi_dcmpge>
 800103a:	4603      	mov	r3, r0
 800103c:	2b00      	cmp	r3, #0
 800103e:	d015      	beq.n	800106c <ValueDisplay+0x4c>
	{
		lcd[0] = (uint8_t) ('T');
 8001040:	4baf      	ldr	r3, [pc, #700]	; (8001300 <ValueDisplay+0x2e0>)
 8001042:	2254      	movs	r2, #84	; 0x54
 8001044:	701a      	strb	r2, [r3, #0]
		lcd[1] = (uint8_t) ('O');
 8001046:	4bae      	ldr	r3, [pc, #696]	; (8001300 <ValueDisplay+0x2e0>)
 8001048:	224f      	movs	r2, #79	; 0x4f
 800104a:	705a      	strb	r2, [r3, #1]
		lcd[2] = (uint8_t) ('O');
 800104c:	4bac      	ldr	r3, [pc, #688]	; (8001300 <ValueDisplay+0x2e0>)
 800104e:	224f      	movs	r2, #79	; 0x4f
 8001050:	709a      	strb	r2, [r3, #2]
		lcd[3] = (uint8_t) ('B');
 8001052:	4bab      	ldr	r3, [pc, #684]	; (8001300 <ValueDisplay+0x2e0>)
 8001054:	2242      	movs	r2, #66	; 0x42
 8001056:	70da      	strb	r2, [r3, #3]
		lcd[4] = (uint8_t) ('I');
 8001058:	4ba9      	ldr	r3, [pc, #676]	; (8001300 <ValueDisplay+0x2e0>)
 800105a:	2249      	movs	r2, #73	; 0x49
 800105c:	711a      	strb	r2, [r3, #4]
		lcd[5] = (uint8_t) ('G');
 800105e:	4ba8      	ldr	r3, [pc, #672]	; (8001300 <ValueDisplay+0x2e0>)
 8001060:	2247      	movs	r2, #71	; 0x47
 8001062:	715a      	strb	r2, [r3, #5]
		BSP_LCD_GLASS_DisplayString(&lcd);
 8001064:	48a6      	ldr	r0, [pc, #664]	; (8001300 <ValueDisplay+0x2e0>)
 8001066:	f001 fb21 	bl	80026ac <BSP_LCD_GLASS_DisplayString>
		return;
 800106a:	e217      	b.n	800149c <ValueDisplay+0x47c>
	}
	else
	{
		switch(menuChoice)
 800106c:	4ba5      	ldr	r3, [pc, #660]	; (8001304 <ValueDisplay+0x2e4>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	2b02      	cmp	r3, #2
 8001072:	f000 80dc 	beq.w	800122e <ValueDisplay+0x20e>
 8001076:	2b03      	cmp	r3, #3
 8001078:	f000 8158 	beq.w	800132c <ValueDisplay+0x30c>
 800107c:	2b01      	cmp	r3, #1
 800107e:	f040 81b4 	bne.w	80013ea <ValueDisplay+0x3ca>
			{
			case 1:
				digit1 = value / 1000;
 8001082:	f04f 0200 	mov.w	r2, #0
 8001086:	4ba0      	ldr	r3, [pc, #640]	; (8001308 <ValueDisplay+0x2e8>)
 8001088:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800108c:	f7ff fb8a 	bl	80007a4 <__aeabi_ddiv>
 8001090:	4603      	mov	r3, r0
 8001092:	460c      	mov	r4, r1
 8001094:	4618      	mov	r0, r3
 8001096:	4621      	mov	r1, r4
 8001098:	f7ff fd0a 	bl	8000ab0 <__aeabi_d2iz>
 800109c:	4602      	mov	r2, r0
 800109e:	4b9b      	ldr	r3, [pc, #620]	; (800130c <ValueDisplay+0x2ec>)
 80010a0:	601a      	str	r2, [r3, #0]
				digit2 = (value - digit1 * 1000) / 100;
 80010a2:	4b9a      	ldr	r3, [pc, #616]	; (800130c <ValueDisplay+0x2ec>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80010aa:	fb02 f303 	mul.w	r3, r2, r3
 80010ae:	4618      	mov	r0, r3
 80010b0:	f7ff f9e4 	bl	800047c <__aeabi_i2d>
 80010b4:	4603      	mov	r3, r0
 80010b6:	460c      	mov	r4, r1
 80010b8:	461a      	mov	r2, r3
 80010ba:	4623      	mov	r3, r4
 80010bc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80010c0:	f7ff f88e 	bl	80001e0 <__aeabi_dsub>
 80010c4:	4603      	mov	r3, r0
 80010c6:	460c      	mov	r4, r1
 80010c8:	4618      	mov	r0, r3
 80010ca:	4621      	mov	r1, r4
 80010cc:	f04f 0200 	mov.w	r2, #0
 80010d0:	4b8f      	ldr	r3, [pc, #572]	; (8001310 <ValueDisplay+0x2f0>)
 80010d2:	f7ff fb67 	bl	80007a4 <__aeabi_ddiv>
 80010d6:	4603      	mov	r3, r0
 80010d8:	460c      	mov	r4, r1
 80010da:	4618      	mov	r0, r3
 80010dc:	4621      	mov	r1, r4
 80010de:	f7ff fce7 	bl	8000ab0 <__aeabi_d2iz>
 80010e2:	4602      	mov	r2, r0
 80010e4:	4b8b      	ldr	r3, [pc, #556]	; (8001314 <ValueDisplay+0x2f4>)
 80010e6:	601a      	str	r2, [r3, #0]
				digit3 = (value - digit1 * 1000 - digit2 * 100) / 10;
 80010e8:	4b88      	ldr	r3, [pc, #544]	; (800130c <ValueDisplay+0x2ec>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80010f0:	fb02 f303 	mul.w	r3, r2, r3
 80010f4:	4618      	mov	r0, r3
 80010f6:	f7ff f9c1 	bl	800047c <__aeabi_i2d>
 80010fa:	4603      	mov	r3, r0
 80010fc:	460c      	mov	r4, r1
 80010fe:	461a      	mov	r2, r3
 8001100:	4623      	mov	r3, r4
 8001102:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001106:	f7ff f86b 	bl	80001e0 <__aeabi_dsub>
 800110a:	4603      	mov	r3, r0
 800110c:	460c      	mov	r4, r1
 800110e:	4625      	mov	r5, r4
 8001110:	461c      	mov	r4, r3
 8001112:	4b80      	ldr	r3, [pc, #512]	; (8001314 <ValueDisplay+0x2f4>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	2264      	movs	r2, #100	; 0x64
 8001118:	fb02 f303 	mul.w	r3, r2, r3
 800111c:	4618      	mov	r0, r3
 800111e:	f7ff f9ad 	bl	800047c <__aeabi_i2d>
 8001122:	4602      	mov	r2, r0
 8001124:	460b      	mov	r3, r1
 8001126:	4620      	mov	r0, r4
 8001128:	4629      	mov	r1, r5
 800112a:	f7ff f859 	bl	80001e0 <__aeabi_dsub>
 800112e:	4603      	mov	r3, r0
 8001130:	460c      	mov	r4, r1
 8001132:	4618      	mov	r0, r3
 8001134:	4621      	mov	r1, r4
 8001136:	f04f 0200 	mov.w	r2, #0
 800113a:	4b77      	ldr	r3, [pc, #476]	; (8001318 <ValueDisplay+0x2f8>)
 800113c:	f7ff fb32 	bl	80007a4 <__aeabi_ddiv>
 8001140:	4603      	mov	r3, r0
 8001142:	460c      	mov	r4, r1
 8001144:	4618      	mov	r0, r3
 8001146:	4621      	mov	r1, r4
 8001148:	f7ff fcb2 	bl	8000ab0 <__aeabi_d2iz>
 800114c:	4602      	mov	r2, r0
 800114e:	4b73      	ldr	r3, [pc, #460]	; (800131c <ValueDisplay+0x2fc>)
 8001150:	601a      	str	r2, [r3, #0]
				digit4 = (value - digit1 * 1000 - digit2 * 100 - digit3 * 10) / 1;
 8001152:	4b6e      	ldr	r3, [pc, #440]	; (800130c <ValueDisplay+0x2ec>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800115a:	fb02 f303 	mul.w	r3, r2, r3
 800115e:	4618      	mov	r0, r3
 8001160:	f7ff f98c 	bl	800047c <__aeabi_i2d>
 8001164:	4603      	mov	r3, r0
 8001166:	460c      	mov	r4, r1
 8001168:	461a      	mov	r2, r3
 800116a:	4623      	mov	r3, r4
 800116c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001170:	f7ff f836 	bl	80001e0 <__aeabi_dsub>
 8001174:	4603      	mov	r3, r0
 8001176:	460c      	mov	r4, r1
 8001178:	4625      	mov	r5, r4
 800117a:	461c      	mov	r4, r3
 800117c:	4b65      	ldr	r3, [pc, #404]	; (8001314 <ValueDisplay+0x2f4>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	2264      	movs	r2, #100	; 0x64
 8001182:	fb02 f303 	mul.w	r3, r2, r3
 8001186:	4618      	mov	r0, r3
 8001188:	f7ff f978 	bl	800047c <__aeabi_i2d>
 800118c:	4602      	mov	r2, r0
 800118e:	460b      	mov	r3, r1
 8001190:	4620      	mov	r0, r4
 8001192:	4629      	mov	r1, r5
 8001194:	f7ff f824 	bl	80001e0 <__aeabi_dsub>
 8001198:	4603      	mov	r3, r0
 800119a:	460c      	mov	r4, r1
 800119c:	4625      	mov	r5, r4
 800119e:	461c      	mov	r4, r3
 80011a0:	4b5e      	ldr	r3, [pc, #376]	; (800131c <ValueDisplay+0x2fc>)
 80011a2:	681a      	ldr	r2, [r3, #0]
 80011a4:	4613      	mov	r3, r2
 80011a6:	009b      	lsls	r3, r3, #2
 80011a8:	4413      	add	r3, r2
 80011aa:	005b      	lsls	r3, r3, #1
 80011ac:	4618      	mov	r0, r3
 80011ae:	f7ff f965 	bl	800047c <__aeabi_i2d>
 80011b2:	4602      	mov	r2, r0
 80011b4:	460b      	mov	r3, r1
 80011b6:	4620      	mov	r0, r4
 80011b8:	4629      	mov	r1, r5
 80011ba:	f7ff f811 	bl	80001e0 <__aeabi_dsub>
 80011be:	4603      	mov	r3, r0
 80011c0:	460c      	mov	r4, r1
 80011c2:	4618      	mov	r0, r3
 80011c4:	4621      	mov	r1, r4
 80011c6:	f7ff fc73 	bl	8000ab0 <__aeabi_d2iz>
 80011ca:	4602      	mov	r2, r0
 80011cc:	4b54      	ldr	r3, [pc, #336]	; (8001320 <ValueDisplay+0x300>)
 80011ce:	601a      	str	r2, [r3, #0]
				digit1 += 48;
 80011d0:	4b4e      	ldr	r3, [pc, #312]	; (800130c <ValueDisplay+0x2ec>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	3330      	adds	r3, #48	; 0x30
 80011d6:	4a4d      	ldr	r2, [pc, #308]	; (800130c <ValueDisplay+0x2ec>)
 80011d8:	6013      	str	r3, [r2, #0]
				digit2 += 48;
 80011da:	4b4e      	ldr	r3, [pc, #312]	; (8001314 <ValueDisplay+0x2f4>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	3330      	adds	r3, #48	; 0x30
 80011e0:	4a4c      	ldr	r2, [pc, #304]	; (8001314 <ValueDisplay+0x2f4>)
 80011e2:	6013      	str	r3, [r2, #0]
				digit3 += 48;
 80011e4:	4b4d      	ldr	r3, [pc, #308]	; (800131c <ValueDisplay+0x2fc>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	3330      	adds	r3, #48	; 0x30
 80011ea:	4a4c      	ldr	r2, [pc, #304]	; (800131c <ValueDisplay+0x2fc>)
 80011ec:	6013      	str	r3, [r2, #0]
				digit4 += 48;
 80011ee:	4b4c      	ldr	r3, [pc, #304]	; (8001320 <ValueDisplay+0x300>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	3330      	adds	r3, #48	; 0x30
 80011f4:	4a4a      	ldr	r2, [pc, #296]	; (8001320 <ValueDisplay+0x300>)
 80011f6:	6013      	str	r3, [r2, #0]
				lcd[0] = (uint8_t) (digit1);
 80011f8:	4b44      	ldr	r3, [pc, #272]	; (800130c <ValueDisplay+0x2ec>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	b2da      	uxtb	r2, r3
 80011fe:	4b40      	ldr	r3, [pc, #256]	; (8001300 <ValueDisplay+0x2e0>)
 8001200:	701a      	strb	r2, [r3, #0]
				lcd[1] = (uint8_t) (digit2);
 8001202:	4b44      	ldr	r3, [pc, #272]	; (8001314 <ValueDisplay+0x2f4>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	b2da      	uxtb	r2, r3
 8001208:	4b3d      	ldr	r3, [pc, #244]	; (8001300 <ValueDisplay+0x2e0>)
 800120a:	705a      	strb	r2, [r3, #1]
				lcd[2] = (uint8_t) (digit3);
 800120c:	4b43      	ldr	r3, [pc, #268]	; (800131c <ValueDisplay+0x2fc>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	b2da      	uxtb	r2, r3
 8001212:	4b3b      	ldr	r3, [pc, #236]	; (8001300 <ValueDisplay+0x2e0>)
 8001214:	709a      	strb	r2, [r3, #2]
				lcd[3] = (uint8_t) (digit4);
 8001216:	4b42      	ldr	r3, [pc, #264]	; (8001320 <ValueDisplay+0x300>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	b2da      	uxtb	r2, r3
 800121c:	4b38      	ldr	r3, [pc, #224]	; (8001300 <ValueDisplay+0x2e0>)
 800121e:	70da      	strb	r2, [r3, #3]
				lcd[4] = (uint8_t) ('H');
 8001220:	4b37      	ldr	r3, [pc, #220]	; (8001300 <ValueDisplay+0x2e0>)
 8001222:	2248      	movs	r2, #72	; 0x48
 8001224:	711a      	strb	r2, [r3, #4]
				lcd[5] = (uint8_t) ('z');
 8001226:	4b36      	ldr	r3, [pc, #216]	; (8001300 <ValueDisplay+0x2e0>)
 8001228:	227a      	movs	r2, #122	; 0x7a
 800122a:	715a      	strb	r2, [r3, #5]
				break;
 800122c:	e133      	b.n	8001496 <ValueDisplay+0x476>

			case 2:
				value = value * 2.23694 * 0.0141683;
 800122e:	a330      	add	r3, pc, #192	; (adr r3, 80012f0 <ValueDisplay+0x2d0>)
 8001230:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001234:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001238:	f7ff f98a 	bl	8000550 <__aeabi_dmul>
 800123c:	4603      	mov	r3, r0
 800123e:	460c      	mov	r4, r1
 8001240:	4618      	mov	r0, r3
 8001242:	4621      	mov	r1, r4
 8001244:	a32c      	add	r3, pc, #176	; (adr r3, 80012f8 <ValueDisplay+0x2d8>)
 8001246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800124a:	f7ff f981 	bl	8000550 <__aeabi_dmul>
 800124e:	4603      	mov	r3, r0
 8001250:	460c      	mov	r4, r1
 8001252:	e9c7 3402 	strd	r3, r4, [r7, #8]
				digit1 = value / 10;
 8001256:	f04f 0200 	mov.w	r2, #0
 800125a:	4b2f      	ldr	r3, [pc, #188]	; (8001318 <ValueDisplay+0x2f8>)
 800125c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001260:	f7ff faa0 	bl	80007a4 <__aeabi_ddiv>
 8001264:	4603      	mov	r3, r0
 8001266:	460c      	mov	r4, r1
 8001268:	4618      	mov	r0, r3
 800126a:	4621      	mov	r1, r4
 800126c:	f7ff fc20 	bl	8000ab0 <__aeabi_d2iz>
 8001270:	4602      	mov	r2, r0
 8001272:	4b26      	ldr	r3, [pc, #152]	; (800130c <ValueDisplay+0x2ec>)
 8001274:	601a      	str	r2, [r3, #0]
				digit2 = value - digit1 * 10;
 8001276:	4b25      	ldr	r3, [pc, #148]	; (800130c <ValueDisplay+0x2ec>)
 8001278:	681a      	ldr	r2, [r3, #0]
 800127a:	4613      	mov	r3, r2
 800127c:	009b      	lsls	r3, r3, #2
 800127e:	4413      	add	r3, r2
 8001280:	005b      	lsls	r3, r3, #1
 8001282:	4618      	mov	r0, r3
 8001284:	f7ff f8fa 	bl	800047c <__aeabi_i2d>
 8001288:	4603      	mov	r3, r0
 800128a:	460c      	mov	r4, r1
 800128c:	461a      	mov	r2, r3
 800128e:	4623      	mov	r3, r4
 8001290:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001294:	f7fe ffa4 	bl	80001e0 <__aeabi_dsub>
 8001298:	4603      	mov	r3, r0
 800129a:	460c      	mov	r4, r1
 800129c:	4618      	mov	r0, r3
 800129e:	4621      	mov	r1, r4
 80012a0:	f7ff fc06 	bl	8000ab0 <__aeabi_d2iz>
 80012a4:	4602      	mov	r2, r0
 80012a6:	4b1b      	ldr	r3, [pc, #108]	; (8001314 <ValueDisplay+0x2f4>)
 80012a8:	601a      	str	r2, [r3, #0]
				digit1 += 48;
 80012aa:	4b18      	ldr	r3, [pc, #96]	; (800130c <ValueDisplay+0x2ec>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	3330      	adds	r3, #48	; 0x30
 80012b0:	4a16      	ldr	r2, [pc, #88]	; (800130c <ValueDisplay+0x2ec>)
 80012b2:	6013      	str	r3, [r2, #0]
				digit2 += 48;
 80012b4:	4b17      	ldr	r3, [pc, #92]	; (8001314 <ValueDisplay+0x2f4>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	3330      	adds	r3, #48	; 0x30
 80012ba:	4a16      	ldr	r2, [pc, #88]	; (8001314 <ValueDisplay+0x2f4>)
 80012bc:	6013      	str	r3, [r2, #0]
				lcd[0] = (uint8_t) (digit1);
 80012be:	4b13      	ldr	r3, [pc, #76]	; (800130c <ValueDisplay+0x2ec>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	b2da      	uxtb	r2, r3
 80012c4:	4b0e      	ldr	r3, [pc, #56]	; (8001300 <ValueDisplay+0x2e0>)
 80012c6:	701a      	strb	r2, [r3, #0]
				lcd[1] = (uint8_t) (digit2);
 80012c8:	4b12      	ldr	r3, [pc, #72]	; (8001314 <ValueDisplay+0x2f4>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	b2da      	uxtb	r2, r3
 80012ce:	4b0c      	ldr	r3, [pc, #48]	; (8001300 <ValueDisplay+0x2e0>)
 80012d0:	705a      	strb	r2, [r3, #1]
				lcd[2] = (uint8_t) ('M');
 80012d2:	4b0b      	ldr	r3, [pc, #44]	; (8001300 <ValueDisplay+0x2e0>)
 80012d4:	224d      	movs	r2, #77	; 0x4d
 80012d6:	709a      	strb	r2, [r3, #2]
				lcd[3] = (uint8_t) ('P');
 80012d8:	4b09      	ldr	r3, [pc, #36]	; (8001300 <ValueDisplay+0x2e0>)
 80012da:	2250      	movs	r2, #80	; 0x50
 80012dc:	70da      	strb	r2, [r3, #3]
				lcd[4] = (uint8_t) ('H');
 80012de:	4b08      	ldr	r3, [pc, #32]	; (8001300 <ValueDisplay+0x2e0>)
 80012e0:	2248      	movs	r2, #72	; 0x48
 80012e2:	711a      	strb	r2, [r3, #4]
				lcd[5] = (uint8_t) (' ');
 80012e4:	4b06      	ldr	r3, [pc, #24]	; (8001300 <ValueDisplay+0x2e0>)
 80012e6:	2220      	movs	r2, #32
 80012e8:	715a      	strb	r2, [r3, #5]
				break;
 80012ea:	e0d4      	b.n	8001496 <ValueDisplay+0x476>
 80012ec:	f3af 8000 	nop.w
 80012f0:	cc78e9f7 	.word	0xcc78e9f7
 80012f4:	4001e540 	.word	0x4001e540
 80012f8:	091e8cb3 	.word	0x091e8cb3
 80012fc:	3f8d0445 	.word	0x3f8d0445
 8001300:	2000023c 	.word	0x2000023c
 8001304:	20000000 	.word	0x20000000
 8001308:	408f4000 	.word	0x408f4000
 800130c:	20000244 	.word	0x20000244
 8001310:	40590000 	.word	0x40590000
 8001314:	20000248 	.word	0x20000248
 8001318:	40240000 	.word	0x40240000
 800131c:	2000024c 	.word	0x2000024c
 8001320:	20000250 	.word	0x20000250
 8001324:	00000000 	.word	0x00000000
 8001328:	40977000 	.word	0x40977000

			case 3:
				value = value * 3.6 * 0.0141683;
 800132c:	a364      	add	r3, pc, #400	; (adr r3, 80014c0 <ValueDisplay+0x4a0>)
 800132e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001332:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001336:	f7ff f90b 	bl	8000550 <__aeabi_dmul>
 800133a:	4603      	mov	r3, r0
 800133c:	460c      	mov	r4, r1
 800133e:	4618      	mov	r0, r3
 8001340:	4621      	mov	r1, r4
 8001342:	a359      	add	r3, pc, #356	; (adr r3, 80014a8 <ValueDisplay+0x488>)
 8001344:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001348:	f7ff f902 	bl	8000550 <__aeabi_dmul>
 800134c:	4603      	mov	r3, r0
 800134e:	460c      	mov	r4, r1
 8001350:	e9c7 3402 	strd	r3, r4, [r7, #8]
				digit1 = value / 10;
 8001354:	f04f 0200 	mov.w	r2, #0
 8001358:	4b55      	ldr	r3, [pc, #340]	; (80014b0 <ValueDisplay+0x490>)
 800135a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800135e:	f7ff fa21 	bl	80007a4 <__aeabi_ddiv>
 8001362:	4603      	mov	r3, r0
 8001364:	460c      	mov	r4, r1
 8001366:	4618      	mov	r0, r3
 8001368:	4621      	mov	r1, r4
 800136a:	f7ff fba1 	bl	8000ab0 <__aeabi_d2iz>
 800136e:	4602      	mov	r2, r0
 8001370:	4b50      	ldr	r3, [pc, #320]	; (80014b4 <ValueDisplay+0x494>)
 8001372:	601a      	str	r2, [r3, #0]
				digit2 = value - digit1 * 10;
 8001374:	4b4f      	ldr	r3, [pc, #316]	; (80014b4 <ValueDisplay+0x494>)
 8001376:	681a      	ldr	r2, [r3, #0]
 8001378:	4613      	mov	r3, r2
 800137a:	009b      	lsls	r3, r3, #2
 800137c:	4413      	add	r3, r2
 800137e:	005b      	lsls	r3, r3, #1
 8001380:	4618      	mov	r0, r3
 8001382:	f7ff f87b 	bl	800047c <__aeabi_i2d>
 8001386:	4603      	mov	r3, r0
 8001388:	460c      	mov	r4, r1
 800138a:	461a      	mov	r2, r3
 800138c:	4623      	mov	r3, r4
 800138e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001392:	f7fe ff25 	bl	80001e0 <__aeabi_dsub>
 8001396:	4603      	mov	r3, r0
 8001398:	460c      	mov	r4, r1
 800139a:	4618      	mov	r0, r3
 800139c:	4621      	mov	r1, r4
 800139e:	f7ff fb87 	bl	8000ab0 <__aeabi_d2iz>
 80013a2:	4602      	mov	r2, r0
 80013a4:	4b44      	ldr	r3, [pc, #272]	; (80014b8 <ValueDisplay+0x498>)
 80013a6:	601a      	str	r2, [r3, #0]
				digit1 += 48;
 80013a8:	4b42      	ldr	r3, [pc, #264]	; (80014b4 <ValueDisplay+0x494>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	3330      	adds	r3, #48	; 0x30
 80013ae:	4a41      	ldr	r2, [pc, #260]	; (80014b4 <ValueDisplay+0x494>)
 80013b0:	6013      	str	r3, [r2, #0]
				digit2 += 48;
 80013b2:	4b41      	ldr	r3, [pc, #260]	; (80014b8 <ValueDisplay+0x498>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	3330      	adds	r3, #48	; 0x30
 80013b8:	4a3f      	ldr	r2, [pc, #252]	; (80014b8 <ValueDisplay+0x498>)
 80013ba:	6013      	str	r3, [r2, #0]
				lcd[0] = (uint8_t) (digit1);
 80013bc:	4b3d      	ldr	r3, [pc, #244]	; (80014b4 <ValueDisplay+0x494>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	b2da      	uxtb	r2, r3
 80013c2:	4b3e      	ldr	r3, [pc, #248]	; (80014bc <ValueDisplay+0x49c>)
 80013c4:	701a      	strb	r2, [r3, #0]
				lcd[1] = (uint8_t) (digit2);
 80013c6:	4b3c      	ldr	r3, [pc, #240]	; (80014b8 <ValueDisplay+0x498>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	b2da      	uxtb	r2, r3
 80013cc:	4b3b      	ldr	r3, [pc, #236]	; (80014bc <ValueDisplay+0x49c>)
 80013ce:	705a      	strb	r2, [r3, #1]
				lcd[2] = (uint8_t) ('K');
 80013d0:	4b3a      	ldr	r3, [pc, #232]	; (80014bc <ValueDisplay+0x49c>)
 80013d2:	224b      	movs	r2, #75	; 0x4b
 80013d4:	709a      	strb	r2, [r3, #2]
				lcd[3] = (uint8_t) ('M');
 80013d6:	4b39      	ldr	r3, [pc, #228]	; (80014bc <ValueDisplay+0x49c>)
 80013d8:	224d      	movs	r2, #77	; 0x4d
 80013da:	70da      	strb	r2, [r3, #3]
				lcd[4] = (uint8_t) ('H');
 80013dc:	4b37      	ldr	r3, [pc, #220]	; (80014bc <ValueDisplay+0x49c>)
 80013de:	2248      	movs	r2, #72	; 0x48
 80013e0:	711a      	strb	r2, [r3, #4]
				lcd[5] = (uint8_t) (' ');
 80013e2:	4b36      	ldr	r3, [pc, #216]	; (80014bc <ValueDisplay+0x49c>)
 80013e4:	2220      	movs	r2, #32
 80013e6:	715a      	strb	r2, [r3, #5]
				break;
 80013e8:	e055      	b.n	8001496 <ValueDisplay+0x476>

			default:
				value = 0.0141683 * value;
 80013ea:	a32f      	add	r3, pc, #188	; (adr r3, 80014a8 <ValueDisplay+0x488>)
 80013ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013f0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80013f4:	f7ff f8ac 	bl	8000550 <__aeabi_dmul>
 80013f8:	4603      	mov	r3, r0
 80013fa:	460c      	mov	r4, r1
 80013fc:	e9c7 3402 	strd	r3, r4, [r7, #8]
				digit1 = value / 10;
 8001400:	f04f 0200 	mov.w	r2, #0
 8001404:	4b2a      	ldr	r3, [pc, #168]	; (80014b0 <ValueDisplay+0x490>)
 8001406:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800140a:	f7ff f9cb 	bl	80007a4 <__aeabi_ddiv>
 800140e:	4603      	mov	r3, r0
 8001410:	460c      	mov	r4, r1
 8001412:	4618      	mov	r0, r3
 8001414:	4621      	mov	r1, r4
 8001416:	f7ff fb4b 	bl	8000ab0 <__aeabi_d2iz>
 800141a:	4602      	mov	r2, r0
 800141c:	4b25      	ldr	r3, [pc, #148]	; (80014b4 <ValueDisplay+0x494>)
 800141e:	601a      	str	r2, [r3, #0]
				digit2 = value - digit1 * 10;
 8001420:	4b24      	ldr	r3, [pc, #144]	; (80014b4 <ValueDisplay+0x494>)
 8001422:	681a      	ldr	r2, [r3, #0]
 8001424:	4613      	mov	r3, r2
 8001426:	009b      	lsls	r3, r3, #2
 8001428:	4413      	add	r3, r2
 800142a:	005b      	lsls	r3, r3, #1
 800142c:	4618      	mov	r0, r3
 800142e:	f7ff f825 	bl	800047c <__aeabi_i2d>
 8001432:	4603      	mov	r3, r0
 8001434:	460c      	mov	r4, r1
 8001436:	461a      	mov	r2, r3
 8001438:	4623      	mov	r3, r4
 800143a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800143e:	f7fe fecf 	bl	80001e0 <__aeabi_dsub>
 8001442:	4603      	mov	r3, r0
 8001444:	460c      	mov	r4, r1
 8001446:	4618      	mov	r0, r3
 8001448:	4621      	mov	r1, r4
 800144a:	f7ff fb31 	bl	8000ab0 <__aeabi_d2iz>
 800144e:	4602      	mov	r2, r0
 8001450:	4b19      	ldr	r3, [pc, #100]	; (80014b8 <ValueDisplay+0x498>)
 8001452:	601a      	str	r2, [r3, #0]
				digit1 += 48;
 8001454:	4b17      	ldr	r3, [pc, #92]	; (80014b4 <ValueDisplay+0x494>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	3330      	adds	r3, #48	; 0x30
 800145a:	4a16      	ldr	r2, [pc, #88]	; (80014b4 <ValueDisplay+0x494>)
 800145c:	6013      	str	r3, [r2, #0]
				digit2 += 48;
 800145e:	4b16      	ldr	r3, [pc, #88]	; (80014b8 <ValueDisplay+0x498>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	3330      	adds	r3, #48	; 0x30
 8001464:	4a14      	ldr	r2, [pc, #80]	; (80014b8 <ValueDisplay+0x498>)
 8001466:	6013      	str	r3, [r2, #0]
				lcd[0] = (uint8_t) (digit1);
 8001468:	4b12      	ldr	r3, [pc, #72]	; (80014b4 <ValueDisplay+0x494>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	b2da      	uxtb	r2, r3
 800146e:	4b13      	ldr	r3, [pc, #76]	; (80014bc <ValueDisplay+0x49c>)
 8001470:	701a      	strb	r2, [r3, #0]
				lcd[1] = (uint8_t) (digit2);
 8001472:	4b11      	ldr	r3, [pc, #68]	; (80014b8 <ValueDisplay+0x498>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	b2da      	uxtb	r2, r3
 8001478:	4b10      	ldr	r3, [pc, #64]	; (80014bc <ValueDisplay+0x49c>)
 800147a:	705a      	strb	r2, [r3, #1]
				lcd[2] = (uint8_t) ('M');
 800147c:	4b0f      	ldr	r3, [pc, #60]	; (80014bc <ValueDisplay+0x49c>)
 800147e:	224d      	movs	r2, #77	; 0x4d
 8001480:	709a      	strb	r2, [r3, #2]
				lcd[3] = (uint8_t) ('/');
 8001482:	4b0e      	ldr	r3, [pc, #56]	; (80014bc <ValueDisplay+0x49c>)
 8001484:	222f      	movs	r2, #47	; 0x2f
 8001486:	70da      	strb	r2, [r3, #3]
				lcd[4] = (uint8_t) ('S');
 8001488:	4b0c      	ldr	r3, [pc, #48]	; (80014bc <ValueDisplay+0x49c>)
 800148a:	2253      	movs	r2, #83	; 0x53
 800148c:	711a      	strb	r2, [r3, #4]
				lcd[5] = (uint8_t) (' ');
 800148e:	4b0b      	ldr	r3, [pc, #44]	; (80014bc <ValueDisplay+0x49c>)
 8001490:	2220      	movs	r2, #32
 8001492:	715a      	strb	r2, [r3, #5]
				break;
 8001494:	bf00      	nop
			}
	}

	BSP_LCD_GLASS_DisplayString(&lcd);
 8001496:	4809      	ldr	r0, [pc, #36]	; (80014bc <ValueDisplay+0x49c>)
 8001498:	f001 f908 	bl	80026ac <BSP_LCD_GLASS_DisplayString>
	//return;
}
 800149c:	3710      	adds	r7, #16
 800149e:	46bd      	mov	sp, r7
 80014a0:	bdb0      	pop	{r4, r5, r7, pc}
 80014a2:	bf00      	nop
 80014a4:	f3af 8000 	nop.w
 80014a8:	091e8cb3 	.word	0x091e8cb3
 80014ac:	3f8d0445 	.word	0x3f8d0445
 80014b0:	40240000 	.word	0x40240000
 80014b4:	20000244 	.word	0x20000244
 80014b8:	20000248 	.word	0x20000248
 80014bc:	2000023c 	.word	0x2000023c
 80014c0:	cccccccd 	.word	0xcccccccd
 80014c4:	400ccccc 	.word	0x400ccccc

080014c8 <UserInterface>:

int UserInterface(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	af00      	add	r7, sp, #0
	switch(BSP_JOY_GetState())
 80014cc:	f001 f88e 	bl	80025ec <BSP_JOY_GetState>
 80014d0:	4603      	mov	r3, r0
 80014d2:	3b01      	subs	r3, #1
 80014d4:	2b04      	cmp	r3, #4
 80014d6:	d826      	bhi.n	8001526 <UserInterface+0x5e>
 80014d8:	a201      	add	r2, pc, #4	; (adr r2, 80014e0 <UserInterface+0x18>)
 80014da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014de:	bf00      	nop
 80014e0:	08001513 	.word	0x08001513
 80014e4:	0800151d 	.word	0x0800151d
 80014e8:	08001505 	.word	0x08001505
 80014ec:	080014fb 	.word	0x080014fb
 80014f0:	080014f5 	.word	0x080014f5
	{
	case JOY_NONE:

		return -1;
 80014f4:	f04f 33ff 	mov.w	r3, #4294967295
 80014f8:	e015      	b.n	8001526 <UserInterface+0x5e>
		break;

	case JOY_UP:
		// Display MPH
		menuChoice = 2;
 80014fa:	4b0c      	ldr	r3, [pc, #48]	; (800152c <UserInterface+0x64>)
 80014fc:	2202      	movs	r2, #2
 80014fe:	601a      	str	r2, [r3, #0]
		return 2;
 8001500:	2302      	movs	r3, #2
 8001502:	e010      	b.n	8001526 <UserInterface+0x5e>
		break;

	case JOY_DOWN:
		// Display M/S
		menuChoice = -1;
 8001504:	4b09      	ldr	r3, [pc, #36]	; (800152c <UserInterface+0x64>)
 8001506:	f04f 32ff 	mov.w	r2, #4294967295
 800150a:	601a      	str	r2, [r3, #0]
		return -1;
 800150c:	f04f 33ff 	mov.w	r3, #4294967295
 8001510:	e009      	b.n	8001526 <UserInterface+0x5e>
		break;

	case JOY_LEFT:
		// Display KMH
		menuChoice = 3;
 8001512:	4b06      	ldr	r3, [pc, #24]	; (800152c <UserInterface+0x64>)
 8001514:	2203      	movs	r2, #3
 8001516:	601a      	str	r2, [r3, #0]
		return 3;
 8001518:	2303      	movs	r3, #3
 800151a:	e004      	b.n	8001526 <UserInterface+0x5e>
		break;

	case JOY_RIGHT:
		// Display Hz
		menuChoice = 1;
 800151c:	4b03      	ldr	r3, [pc, #12]	; (800152c <UserInterface+0x64>)
 800151e:	2201      	movs	r2, #1
 8001520:	601a      	str	r2, [r3, #0]
		return 1;
 8001522:	2301      	movs	r3, #1
 8001524:	e7ff      	b.n	8001526 <UserInterface+0x5e>
//		// Display M/S
//		menuChoice = 0;
//		return 0;
//		break;
	}
}
 8001526:	4618      	mov	r0, r3
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	20000000 	.word	0x20000000

08001530 <initFFT>:
uint32_t maxIndex; /* Index in Output array where max value is */

float nyquistFrequency= 0.5*SAMPLE_RATE;
float hertzPerBin = 500.0/((float)FFT_SIZE/2);

void initFFT() {
 8001530:	b580      	push	{r7, lr}
 8001532:	af00      	add	r7, sp, #0
	/* Initialize the CFFT/CIFFT module, intFlag = 0, doBitReverse = 1 */
	arm_cfft_radix4_init_f32(&S, FFT_SIZE, 0, 1);
 8001534:	2301      	movs	r3, #1
 8001536:	2200      	movs	r2, #0
 8001538:	f44f 7180 	mov.w	r1, #256	; 0x100
 800153c:	4802      	ldr	r0, [pc, #8]	; (8001548 <initFFT+0x18>)
 800153e:	f00a ff39 	bl	800c3b4 <arm_cfft_radix4_init_f32>
}
 8001542:	bf00      	nop
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	200002e4 	.word	0x200002e4

0800154c <createFFTBuffer>:


void createFFTBuffer(uint32_t *_ADCBuffer) {
 800154c:	b480      	push	{r7}
 800154e:	b083      	sub	sp, #12
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
	ADCBuffer = _ADCBuffer;
 8001554:	4a1b      	ldr	r2, [pc, #108]	; (80015c4 <createFFTBuffer+0x78>)
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	6013      	str	r3, [r2, #0]
	static uint16_t i;

	for(i=0;i<NUM_OF_FFT_SAMPLES;i+=2) {
 800155a:	4b1b      	ldr	r3, [pc, #108]	; (80015c8 <createFFTBuffer+0x7c>)
 800155c:	2200      	movs	r2, #0
 800155e:	801a      	strh	r2, [r3, #0]
 8001560:	e024      	b.n	80015ac <createFFTBuffer+0x60>
		// set real to be the buffer value centred about 0
		Input[i] = ((float32_t)ADCBuffer[i])/4096.0; //  - 2048.0
 8001562:	4b18      	ldr	r3, [pc, #96]	; (80015c4 <createFFTBuffer+0x78>)
 8001564:	681a      	ldr	r2, [r3, #0]
 8001566:	4b18      	ldr	r3, [pc, #96]	; (80015c8 <createFFTBuffer+0x7c>)
 8001568:	881b      	ldrh	r3, [r3, #0]
 800156a:	009b      	lsls	r3, r3, #2
 800156c:	4413      	add	r3, r2
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	ee07 3a90 	vmov	s15, r3
 8001574:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001578:	4b13      	ldr	r3, [pc, #76]	; (80015c8 <createFFTBuffer+0x7c>)
 800157a:	881b      	ldrh	r3, [r3, #0]
 800157c:	eddf 6a13 	vldr	s13, [pc, #76]	; 80015cc <createFFTBuffer+0x80>
 8001580:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001584:	4a12      	ldr	r2, [pc, #72]	; (80015d0 <createFFTBuffer+0x84>)
 8001586:	009b      	lsls	r3, r3, #2
 8001588:	4413      	add	r3, r2
 800158a:	edc3 7a00 	vstr	s15, [r3]

		// set the imaginary part to 0
		Input[i+1] = 0;
 800158e:	4b0e      	ldr	r3, [pc, #56]	; (80015c8 <createFFTBuffer+0x7c>)
 8001590:	881b      	ldrh	r3, [r3, #0]
 8001592:	3301      	adds	r3, #1
 8001594:	4a0e      	ldr	r2, [pc, #56]	; (80015d0 <createFFTBuffer+0x84>)
 8001596:	009b      	lsls	r3, r3, #2
 8001598:	4413      	add	r3, r2
 800159a:	f04f 0200 	mov.w	r2, #0
 800159e:	601a      	str	r2, [r3, #0]
	for(i=0;i<NUM_OF_FFT_SAMPLES;i+=2) {
 80015a0:	4b09      	ldr	r3, [pc, #36]	; (80015c8 <createFFTBuffer+0x7c>)
 80015a2:	881b      	ldrh	r3, [r3, #0]
 80015a4:	3302      	adds	r3, #2
 80015a6:	b29a      	uxth	r2, r3
 80015a8:	4b07      	ldr	r3, [pc, #28]	; (80015c8 <createFFTBuffer+0x7c>)
 80015aa:	801a      	strh	r2, [r3, #0]
 80015ac:	4b06      	ldr	r3, [pc, #24]	; (80015c8 <createFFTBuffer+0x7c>)
 80015ae:	881b      	ldrh	r3, [r3, #0]
 80015b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80015b4:	d3d5      	bcc.n	8001562 <createFFTBuffer+0x16>
	}
	return;
 80015b6:	bf00      	nop
}
 80015b8:	370c      	adds	r7, #12
 80015ba:	46bd      	mov	sp, r7
 80015bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c0:	4770      	bx	lr
 80015c2:	bf00      	nop
 80015c4:	200006f8 	.word	0x200006f8
 80015c8:	20000254 	.word	0x20000254
 80015cc:	45800000 	.word	0x45800000
 80015d0:	20000700 	.word	0x20000700

080015d4 <getMaxHertz>:

void getMaxHertz(float *hertz) {
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b082      	sub	sp, #8
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
	// calculate the fft of the buffer
	/* Process the data through the CFFT/CIFFT module */
	arm_cfft_radix4_f32(&S, &Input);
 80015dc:	4912      	ldr	r1, [pc, #72]	; (8001628 <getMaxHertz+0x54>)
 80015de:	4813      	ldr	r0, [pc, #76]	; (800162c <getMaxHertz+0x58>)
 80015e0:	f00b faf0 	bl	800cbc4 <arm_cfft_radix4_f32>
	/* Process the data through the Complex Magnitude Module for calculating the magnitude at each bin */
	arm_cmplx_mag_f32(&Input, &Output, FFT_SIZE);
 80015e4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80015e8:	4911      	ldr	r1, [pc, #68]	; (8001630 <getMaxHertz+0x5c>)
 80015ea:	480f      	ldr	r0, [pc, #60]	; (8001628 <getMaxHertz+0x54>)
 80015ec:	f00b fb0a 	bl	800cc04 <arm_cmplx_mag_f32>
	// Remove the DC offset
	Output[0] = 0;
 80015f0:	4b0f      	ldr	r3, [pc, #60]	; (8001630 <getMaxHertz+0x5c>)
 80015f2:	f04f 0200 	mov.w	r2, #0
 80015f6:	601a      	str	r2, [r3, #0]
	/* Calculates maxValue and returns corresponding value */
	arm_max_f32(&Output, FFT_SIZE / 2, &maxValue, &maxIndex);
 80015f8:	4b0e      	ldr	r3, [pc, #56]	; (8001634 <getMaxHertz+0x60>)
 80015fa:	4a0f      	ldr	r2, [pc, #60]	; (8001638 <getMaxHertz+0x64>)
 80015fc:	2180      	movs	r1, #128	; 0x80
 80015fe:	480c      	ldr	r0, [pc, #48]	; (8001630 <getMaxHertz+0x5c>)
 8001600:	f00a fe70 	bl	800c2e4 <arm_max_f32>
	// find the max frequency
	*hertz = hertzPerBin * (float32_t)maxIndex;
 8001604:	4b0b      	ldr	r3, [pc, #44]	; (8001634 <getMaxHertz+0x60>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	ee07 3a90 	vmov	s15, r3
 800160c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001610:	4b0a      	ldr	r3, [pc, #40]	; (800163c <getMaxHertz+0x68>)
 8001612:	edd3 7a00 	vldr	s15, [r3]
 8001616:	ee67 7a27 	vmul.f32	s15, s14, s15
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	edc3 7a00 	vstr	s15, [r3]
	return;
 8001620:	bf00      	nop
}
 8001622:	3708      	adds	r7, #8
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}
 8001628:	20000700 	.word	0x20000700
 800162c:	200002e4 	.word	0x200002e4
 8001630:	200002f8 	.word	0x200002f8
 8001634:	200006fc 	.word	0x200006fc
 8001638:	200002e0 	.word	0x200002e0
 800163c:	20000004 	.word	0x20000004

08001640 <addToDoubleBuffer>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void addToDoubleBuffer(uint32_t value) {
 8001640:	b480      	push	{r7}
 8001642:	b083      	sub	sp, #12
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
	static int bufferIndex = 0;
	// setup a double buffer so that values do not get overwritten and are continuous
	// could also do a double length buffer and detect which half we're in
	if (!activeBuffer) {
 8001648:	4b1f      	ldr	r3, [pc, #124]	; (80016c8 <addToDoubleBuffer+0x88>)
 800164a:	781b      	ldrb	r3, [r3, #0]
 800164c:	f083 0301 	eor.w	r3, r3, #1
 8001650:	b2db      	uxtb	r3, r3
 8001652:	2b00      	cmp	r3, #0
 8001654:	d006      	beq.n	8001664 <addToDoubleBuffer+0x24>
		ADCBuffer0[bufferIndex] = value;
 8001656:	4b1d      	ldr	r3, [pc, #116]	; (80016cc <addToDoubleBuffer+0x8c>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	491d      	ldr	r1, [pc, #116]	; (80016d0 <addToDoubleBuffer+0x90>)
 800165c:	687a      	ldr	r2, [r7, #4]
 800165e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001662:	e005      	b.n	8001670 <addToDoubleBuffer+0x30>
	} else {
		ADCBuffer1[bufferIndex] = value;
 8001664:	4b19      	ldr	r3, [pc, #100]	; (80016cc <addToDoubleBuffer+0x8c>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	491a      	ldr	r1, [pc, #104]	; (80016d4 <addToDoubleBuffer+0x94>)
 800166a:	687a      	ldr	r2, [r7, #4]
 800166c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	}
	bufferIndex++;
 8001670:	4b16      	ldr	r3, [pc, #88]	; (80016cc <addToDoubleBuffer+0x8c>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	3301      	adds	r3, #1
 8001676:	4a15      	ldr	r2, [pc, #84]	; (80016cc <addToDoubleBuffer+0x8c>)
 8001678:	6013      	str	r3, [r2, #0]
	if (bufferIndex > NUM_OF_FFT_SAMPLES) {
 800167a:	4b14      	ldr	r3, [pc, #80]	; (80016cc <addToDoubleBuffer+0x8c>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001682:	dd1b      	ble.n	80016bc <addToDoubleBuffer+0x7c>
		// reset the index to write from the start and change to the next buffer

		bufferIndex = 0;
 8001684:	4b11      	ldr	r3, [pc, #68]	; (80016cc <addToDoubleBuffer+0x8c>)
 8001686:	2200      	movs	r2, #0
 8001688:	601a      	str	r2, [r3, #0]
		if (!bufferReading) {
 800168a:	4b13      	ldr	r3, [pc, #76]	; (80016d8 <addToDoubleBuffer+0x98>)
 800168c:	781b      	ldrb	r3, [r3, #0]
 800168e:	f083 0301 	eor.w	r3, r3, #1
 8001692:	b2db      	uxtb	r3, r3
 8001694:	2b00      	cmp	r3, #0
 8001696:	d011      	beq.n	80016bc <addToDoubleBuffer+0x7c>
			// currently not reading from buffer so rewrite other buffer
			bufferReady = 1;
 8001698:	4b10      	ldr	r3, [pc, #64]	; (80016dc <addToDoubleBuffer+0x9c>)
 800169a:	2201      	movs	r2, #1
 800169c:	701a      	strb	r2, [r3, #0]
			activeBuffer = !activeBuffer;
 800169e:	4b0a      	ldr	r3, [pc, #40]	; (80016c8 <addToDoubleBuffer+0x88>)
 80016a0:	781b      	ldrb	r3, [r3, #0]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	bf14      	ite	ne
 80016a6:	2301      	movne	r3, #1
 80016a8:	2300      	moveq	r3, #0
 80016aa:	b2db      	uxtb	r3, r3
 80016ac:	f083 0301 	eor.w	r3, r3, #1
 80016b0:	b2db      	uxtb	r3, r3
 80016b2:	f003 0301 	and.w	r3, r3, #1
 80016b6:	b2da      	uxtb	r2, r3
 80016b8:	4b03      	ldr	r3, [pc, #12]	; (80016c8 <addToDoubleBuffer+0x88>)
 80016ba:	701a      	strb	r2, [r3, #0]
		}

	}
}
 80016bc:	bf00      	nop
 80016be:	370c      	adds	r7, #12
 80016c0:	46bd      	mov	sp, r7
 80016c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c6:	4770      	bx	lr
 80016c8:	2000025c 	.word	0x2000025c
 80016cc:	20000260 	.word	0x20000260
 80016d0:	20002d44 	.word	0x20002d44
 80016d4:	20000f40 	.word	0x20000f40
 80016d8:	2000025e 	.word	0x2000025e
 80016dc:	2000025d 	.word	0x2000025d

080016e0 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void) {
 80016e0:	b580      	push	{r7, lr}
 80016e2:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_2);
 80016e4:	2104      	movs	r1, #4
 80016e6:	480a      	ldr	r0, [pc, #40]	; (8001710 <TIM4_IRQHandler+0x30>)
 80016e8:	f003 fe00 	bl	80052ec <HAL_GPIO_TogglePin>

	// read adc value
	g_ADCValue = readADC();
 80016ec:	f7ff fbf8 	bl	8000ee0 <readADC>
 80016f0:	4602      	mov	r2, r0
 80016f2:	4b08      	ldr	r3, [pc, #32]	; (8001714 <TIM4_IRQHandler+0x34>)
 80016f4:	601a      	str	r2, [r3, #0]

	// add value to double buffer
	addToDoubleBuffer(g_ADCValue);
 80016f6:	4b07      	ldr	r3, [pc, #28]	; (8001714 <TIM4_IRQHandler+0x34>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	4618      	mov	r0, r3
 80016fc:	f7ff ffa0 	bl	8001640 <addToDoubleBuffer>

	// clear the flag for resetting the timer
	__HAL_TIM_CLEAR_FLAG(&Timer4Handle, TIM_FLAG_UPDATE);
 8001700:	4b05      	ldr	r3, [pc, #20]	; (8001718 <TIM4_IRQHandler+0x38>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f06f 0201 	mvn.w	r2, #1
 8001708:	611a      	str	r2, [r3, #16]
}
 800170a:	bf00      	nop
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	48000400 	.word	0x48000400
 8001714:	20000258 	.word	0x20000258
 8001718:	200017c4 	.word	0x200017c4
 800171c:	00000000 	.word	0x00000000

08001720 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001720:	b590      	push	{r4, r7, lr}
 8001722:	b085      	sub	sp, #20
 8001724:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001726:	f001 fcff 	bl	8003128 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800172a:	f000 f8a9 	bl	8001880 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800172e:	f000 fabf 	bl	8001cb0 <MX_GPIO_Init>
  ADC_Init();
 8001732:	f7ff fbf3 	bl	8000f1c <ADC_Init>
  MX_LCD_Init();
 8001736:	f000 f985 	bl	8001a44 <MX_LCD_Init>
  MX_QUADSPI_Init();
 800173a:	f000 f9bb 	bl	8001ab4 <MX_QUADSPI_Init>
  MX_SAI1_Init();
 800173e:	f000 f9df 	bl	8001b00 <MX_SAI1_Init>
  MX_USB_HOST_Init();
 8001742:	f00a fb17 	bl	800bd74 <MX_USB_HOST_Init>
  //MX_ADC1_Init();
  MX_TIM4_Init();
 8001746:	f000 f945 	bl	80019d4 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 800174a:	f000 fa81 	bl	8001c50 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */


	BSP_LCD_GLASS_Init();
 800174e:	f000 ff73 	bl	8002638 <BSP_LCD_GLASS_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	float hertz = 0;
 8001752:	f04f 0300 	mov.w	r3, #0
 8001756:	607b      	str	r3, [r7, #4]

	/* Initialize the CFFT/CIFFT module, intFlag = 0, doBitReverse = 1 */
	initFFT();
 8001758:	f7ff feea 	bl	8001530 <initFFT>

	while (1) {
//		TransmitValues(0x5,0x5);

		/* USER CODE END WHILE */
		start_tick = HAL_GetTick();
 800175c:	f001 fd50 	bl	8003200 <HAL_GetTick>
 8001760:	4603      	mov	r3, r0
 8001762:	60fb      	str	r3, [r7, #12]

		//createData(&Input);


		if (bufferReady) {
 8001764:	4b30      	ldr	r3, [pc, #192]	; (8001828 <main+0x108>)
 8001766:	781b      	ldrb	r3, [r3, #0]
 8001768:	2b00      	cmp	r3, #0
 800176a:	d046      	beq.n	80017fa <main+0xda>
			//hertz = getPeakFrequency();
			// set the buffer ready flag to false
			bufferReady = 0;
 800176c:	4b2e      	ldr	r3, [pc, #184]	; (8001828 <main+0x108>)
 800176e:	2200      	movs	r2, #0
 8001770:	701a      	strb	r2, [r3, #0]


			// create float buffer from adc buffer
			// this will then be passed into the fft
			bufferReading = 1;
 8001772:	4b2e      	ldr	r3, [pc, #184]	; (800182c <main+0x10c>)
 8001774:	2201      	movs	r2, #1
 8001776:	701a      	strb	r2, [r3, #0]
			if (activeBuffer) {
 8001778:	4b2d      	ldr	r3, [pc, #180]	; (8001830 <main+0x110>)
 800177a:	781b      	ldrb	r3, [r3, #0]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d003      	beq.n	8001788 <main+0x68>
				createFFTBuffer(&ADCBuffer0);
 8001780:	482c      	ldr	r0, [pc, #176]	; (8001834 <main+0x114>)
 8001782:	f7ff fee3 	bl	800154c <createFFTBuffer>
 8001786:	e002      	b.n	800178e <main+0x6e>
			} else {
				createFFTBuffer(&ADCBuffer1);
 8001788:	482b      	ldr	r0, [pc, #172]	; (8001838 <main+0x118>)
 800178a:	f7ff fedf 	bl	800154c <createFFTBuffer>
			}
			bufferReading = 0;
 800178e:	4b27      	ldr	r3, [pc, #156]	; (800182c <main+0x10c>)
 8001790:	2200      	movs	r2, #0
 8001792:	701a      	strb	r2, [r3, #0]
			}

			// calculate the fft of the buffer

			/* Process the data through the CFFT/CIFFT module */
			getMaxHertz(&hertz);
 8001794:	1d3b      	adds	r3, r7, #4
 8001796:	4618      	mov	r0, r3
 8001798:	f7ff ff1c 	bl	80015d4 <getMaxHertz>
				transmitOutputBuffer();
			}

			if (TRANSMIT_BDC_VALUES) {
				// send value to display board
				uint8_t speedMPH = hertz * 2.23694 * 0.0141683;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	4618      	mov	r0, r3
 80017a0:	f7fe fe7e 	bl	80004a0 <__aeabi_f2d>
 80017a4:	a31c      	add	r3, pc, #112	; (adr r3, 8001818 <main+0xf8>)
 80017a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017aa:	f7fe fed1 	bl	8000550 <__aeabi_dmul>
 80017ae:	4603      	mov	r3, r0
 80017b0:	460c      	mov	r4, r1
 80017b2:	4618      	mov	r0, r3
 80017b4:	4621      	mov	r1, r4
 80017b6:	a31a      	add	r3, pc, #104	; (adr r3, 8001820 <main+0x100>)
 80017b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017bc:	f7fe fec8 	bl	8000550 <__aeabi_dmul>
 80017c0:	4603      	mov	r3, r0
 80017c2:	460c      	mov	r4, r1
 80017c4:	4618      	mov	r0, r3
 80017c6:	4621      	mov	r1, r4
 80017c8:	f7ff f99a 	bl	8000b00 <__aeabi_d2uiz>
 80017cc:	4603      	mov	r3, r0
 80017ce:	72fb      	strb	r3, [r7, #11]

				TransmitValues(speedMPH / 10,speedMPH % 10);
 80017d0:	7afb      	ldrb	r3, [r7, #11]
 80017d2:	4a1a      	ldr	r2, [pc, #104]	; (800183c <main+0x11c>)
 80017d4:	fba2 2303 	umull	r2, r3, r2, r3
 80017d8:	08db      	lsrs	r3, r3, #3
 80017da:	b2db      	uxtb	r3, r3
 80017dc:	4618      	mov	r0, r3
 80017de:	7afa      	ldrb	r2, [r7, #11]
 80017e0:	4b16      	ldr	r3, [pc, #88]	; (800183c <main+0x11c>)
 80017e2:	fba3 1302 	umull	r1, r3, r3, r2
 80017e6:	08d9      	lsrs	r1, r3, #3
 80017e8:	460b      	mov	r3, r1
 80017ea:	009b      	lsls	r3, r3, #2
 80017ec:	440b      	add	r3, r1
 80017ee:	005b      	lsls	r3, r3, #1
 80017f0:	1ad3      	subs	r3, r2, r3
 80017f2:	b2db      	uxtb	r3, r3
 80017f4:	4619      	mov	r1, r3
 80017f6:	f000 f823 	bl	8001840 <TransmitValues>
			}

		}

		UserInterface();
 80017fa:	f7ff fe65 	bl	80014c8 <UserInterface>

		//duration = HAL_GetTick() - start_tick;
		ValueDisplay(hertz, 1);
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	4618      	mov	r0, r3
 8001802:	f7fe fe4d 	bl	80004a0 <__aeabi_f2d>
 8001806:	4603      	mov	r3, r0
 8001808:	460c      	mov	r4, r1
 800180a:	2001      	movs	r0, #1
 800180c:	ec44 3b10 	vmov	d0, r3, r4
 8001810:	f7ff fc06 	bl	8001020 <ValueDisplay>
		start_tick = HAL_GetTick();
 8001814:	e7a2      	b.n	800175c <main+0x3c>
 8001816:	bf00      	nop
 8001818:	cc78e9f7 	.word	0xcc78e9f7
 800181c:	4001e540 	.word	0x4001e540
 8001820:	091e8cb3 	.word	0x091e8cb3
 8001824:	3f8d0445 	.word	0x3f8d0445
 8001828:	2000025d 	.word	0x2000025d
 800182c:	2000025e 	.word	0x2000025e
 8001830:	2000025c 	.word	0x2000025c
 8001834:	20002d44 	.word	0x20002d44
 8001838:	20000f40 	.word	0x20000f40
 800183c:	cccccccd 	.word	0xcccccccd

08001840 <TransmitValues>:
float ADCToVoltage(int ADCValue) {
	return 3.3 * (float) ADCValue / 4096.0;
}


void TransmitValues(uint8_t MSDigit, uint8_t LSDigit) {
 8001840:	b580      	push	{r7, lr}
 8001842:	b084      	sub	sp, #16
 8001844:	af00      	add	r7, sp, #0
 8001846:	4603      	mov	r3, r0
 8001848:	460a      	mov	r2, r1
 800184a:	71fb      	strb	r3, [r7, #7]
 800184c:	4613      	mov	r3, r2
 800184e:	71bb      	strb	r3, [r7, #6]
	// send two 4-bit binary coded decimal numbers with the most
	//significant BCD digit being transmitted in the most significant bits of the serial data.
	uint8_t sendValue = (MSDigit << 4)|LSDigit;
 8001850:	79fb      	ldrb	r3, [r7, #7]
 8001852:	011b      	lsls	r3, r3, #4
 8001854:	b25a      	sxtb	r2, r3
 8001856:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800185a:	4313      	orrs	r3, r2
 800185c:	b25b      	sxtb	r3, r3
 800185e:	b2db      	uxtb	r3, r3
 8001860:	73fb      	strb	r3, [r7, #15]

	HAL_UART_Transmit(&huart1, &sendValue, sizeof(sendValue), HAL_MAX_DELAY); //HAL_MAX_DELAY
 8001862:	f107 010f 	add.w	r1, r7, #15
 8001866:	f04f 33ff 	mov.w	r3, #4294967295
 800186a:	2201      	movs	r2, #1
 800186c:	4803      	ldr	r0, [pc, #12]	; (800187c <TransmitValues+0x3c>)
 800186e:	f007 ff0d 	bl	800968c <HAL_UART_Transmit>
}
 8001872:	bf00      	nop
 8001874:	3710      	adds	r7, #16
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	20001804 	.word	0x20001804

08001880 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b0b8      	sub	sp, #224	; 0xe0
 8001884:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001886:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800188a:	2244      	movs	r2, #68	; 0x44
 800188c:	2100      	movs	r1, #0
 800188e:	4618      	mov	r0, r3
 8001890:	f00b fb55 	bl	800cf3e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001894:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001898:	2200      	movs	r2, #0
 800189a:	601a      	str	r2, [r3, #0]
 800189c:	605a      	str	r2, [r3, #4]
 800189e:	609a      	str	r2, [r3, #8]
 80018a0:	60da      	str	r2, [r3, #12]
 80018a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018a4:	463b      	mov	r3, r7
 80018a6:	2288      	movs	r2, #136	; 0x88
 80018a8:	2100      	movs	r1, #0
 80018aa:	4618      	mov	r0, r3
 80018ac:	f00b fb47 	bl	800cf3e <memset>

  /** Configure LSE Drive Capability 
  */
  HAL_PWR_EnableBkUpAccess();
 80018b0:	f005 fb04 	bl	8006ebc <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80018b4:	4b44      	ldr	r3, [pc, #272]	; (80019c8 <SystemClock_Config+0x148>)
 80018b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80018ba:	4a43      	ldr	r2, [pc, #268]	; (80019c8 <SystemClock_Config+0x148>)
 80018bc:	f023 0318 	bic.w	r3, r3, #24
 80018c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_LSE
 80018c4:	231c      	movs	r3, #28
 80018c6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80018ca:	2301      	movs	r3, #1
 80018cc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80018d0:	2301      	movs	r3, #1
 80018d2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80018d6:	2301      	movs	r3, #1
 80018d8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80018dc:	2300      	movs	r3, #0
 80018de:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80018e2:	2360      	movs	r3, #96	; 0x60
 80018e4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018e8:	2302      	movs	r3, #2
 80018ea:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80018ee:	2301      	movs	r3, #1
 80018f0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 80018f4:	2301      	movs	r3, #1
 80018f6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 20;
 80018fa:	2314      	movs	r3, #20
 80018fc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001900:	2307      	movs	r3, #7
 8001902:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001906:	2302      	movs	r3, #2
 8001908:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800190c:	2302      	movs	r3, #2
 800190e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001912:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001916:	4618      	mov	r0, r3
 8001918:	f005 fc1c 	bl	8007154 <HAL_RCC_OscConfig>
 800191c:	4603      	mov	r3, r0
 800191e:	2b00      	cmp	r3, #0
 8001920:	d001      	beq.n	8001926 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001922:	f000 fb41 	bl	8001fa8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001926:	230f      	movs	r3, #15
 8001928:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800192c:	2303      	movs	r3, #3
 800192e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8001932:	2380      	movs	r3, #128	; 0x80
 8001934:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001938:	2300      	movs	r3, #0
 800193a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800193e:	2300      	movs	r3, #0
 8001940:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001944:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001948:	2101      	movs	r1, #1
 800194a:	4618      	mov	r0, r3
 800194c:	f005 ffb2 	bl	80078b4 <HAL_RCC_ClockConfig>
 8001950:	4603      	mov	r3, r0
 8001952:	2b00      	cmp	r3, #0
 8001954:	d001      	beq.n	800195a <SystemClock_Config+0xda>
  {
    Error_Handler();
 8001956:	f000 fb27 	bl	8001fa8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART1
 800195a:	4b1c      	ldr	r3, [pc, #112]	; (80019cc <SystemClock_Config+0x14c>)
 800195c:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_USB
                              |RCC_PERIPHCLK_ADC;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800195e:	2300      	movs	r3, #0
 8001960:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 8001962:	2300      	movs	r3, #0
 8001964:	667b      	str	r3, [r7, #100]	; 0x64
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001966:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800196a:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800196c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001970:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8001974:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001978:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800197a:	2301      	movs	r3, #1
 800197c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800197e:	2301      	movs	r3, #1
 8001980:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8001982:	2318      	movs	r3, #24
 8001984:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001986:	2307      	movs	r3, #7
 8001988:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800198a:	2302      	movs	r3, #2
 800198c:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800198e:	2302      	movs	r3, #2
 8001990:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK|RCC_PLLSAI1_48M2CLK
 8001992:	4b0f      	ldr	r3, [pc, #60]	; (80019d0 <SystemClock_Config+0x150>)
 8001994:	61fb      	str	r3, [r7, #28]
                              |RCC_PLLSAI1_ADC1CLK;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001996:	463b      	mov	r3, r7
 8001998:	4618      	mov	r0, r3
 800199a:	f006 f98f 	bl	8007cbc <HAL_RCCEx_PeriphCLKConfig>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d001      	beq.n	80019a8 <SystemClock_Config+0x128>
  {
    Error_Handler();
 80019a4:	f000 fb00 	bl	8001fa8 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80019a8:	f44f 7000 	mov.w	r0, #512	; 0x200
 80019ac:	f005 faa4 	bl	8006ef8 <HAL_PWREx_ControlVoltageScaling>
 80019b0:	4603      	mov	r3, r0
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d001      	beq.n	80019ba <SystemClock_Config+0x13a>
  {
    Error_Handler();
 80019b6:	f000 faf7 	bl	8001fa8 <Error_Handler>
  }
  /** Enable MSI Auto calibration 
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80019ba:	f007 f8dd 	bl	8008b78 <HAL_RCCEx_EnableMSIPLLMode>
}
 80019be:	bf00      	nop
 80019c0:	37e0      	adds	r7, #224	; 0xe0
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}
 80019c6:	bf00      	nop
 80019c8:	40021000 	.word	0x40021000
 80019cc:	00026801 	.word	0x00026801
 80019d0:	01110000 	.word	0x01110000

080019d4 <MX_TIM4_Init>:

static void MX_TIM4_Init(void) {
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b082      	sub	sp, #8
 80019d8:	af00      	add	r7, sp, #0
	Timer4Handle.Instance = TIM4;
 80019da:	4b17      	ldr	r3, [pc, #92]	; (8001a38 <MX_TIM4_Init+0x64>)
 80019dc:	4a17      	ldr	r2, [pc, #92]	; (8001a3c <MX_TIM4_Init+0x68>)
 80019de:	601a      	str	r2, [r3, #0]
	Timer4Handle.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019e0:	4b15      	ldr	r3, [pc, #84]	; (8001a38 <MX_TIM4_Init+0x64>)
 80019e2:	2200      	movs	r2, #0
 80019e4:	609a      	str	r2, [r3, #8]
	Timer4Handle.Init.ClockDivision = 0;
 80019e6:	4b14      	ldr	r3, [pc, #80]	; (8001a38 <MX_TIM4_Init+0x64>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	611a      	str	r2, [r3, #16]
	Timer4Handle.Init.Prescaler = 1; // should be 1 for normal operation
 80019ec:	4b12      	ldr	r3, [pc, #72]	; (8001a38 <MX_TIM4_Init+0x64>)
 80019ee:	2201      	movs	r2, #1
 80019f0:	605a      	str	r2, [r3, #4]
	Timer4Handle.Init.Period = 4000 / 0.8018; // 4Mhz/SAMPLING_RATE = 4000000/1000
 80019f2:	4b11      	ldr	r3, [pc, #68]	; (8001a38 <MX_TIM4_Init+0x64>)
 80019f4:	f241 327c 	movw	r2, #4988	; 0x137c
 80019f8:	60da      	str	r2, [r3, #12]
	__HAL_RCC_TIM4_CLK_ENABLE();
 80019fa:	4b11      	ldr	r3, [pc, #68]	; (8001a40 <MX_TIM4_Init+0x6c>)
 80019fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019fe:	4a10      	ldr	r2, [pc, #64]	; (8001a40 <MX_TIM4_Init+0x6c>)
 8001a00:	f043 0304 	orr.w	r3, r3, #4
 8001a04:	6593      	str	r3, [r2, #88]	; 0x58
 8001a06:	4b0e      	ldr	r3, [pc, #56]	; (8001a40 <MX_TIM4_Init+0x6c>)
 8001a08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a0a:	f003 0304 	and.w	r3, r3, #4
 8001a0e:	607b      	str	r3, [r7, #4]
 8001a10:	687b      	ldr	r3, [r7, #4]
	HAL_TIM_Base_Init(&Timer4Handle);
 8001a12:	4809      	ldr	r0, [pc, #36]	; (8001a38 <MX_TIM4_Init+0x64>)
 8001a14:	f007 fcfc 	bl	8009410 <HAL_TIM_Base_Init>
	HAL_NVIC_SetPriority(TIM4_IRQn, 7, 0); // middle priority
 8001a18:	2200      	movs	r2, #0
 8001a1a:	2107      	movs	r1, #7
 8001a1c:	201e      	movs	r0, #30
 8001a1e:	f003 fa56 	bl	8004ece <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001a22:	201e      	movs	r0, #30
 8001a24:	f003 fa6f 	bl	8004f06 <HAL_NVIC_EnableIRQ>
	HAL_TIM_Base_Start_IT(&Timer4Handle);
 8001a28:	4803      	ldr	r0, [pc, #12]	; (8001a38 <MX_TIM4_Init+0x64>)
 8001a2a:	f007 fd1d 	bl	8009468 <HAL_TIM_Base_Start_IT>
}
 8001a2e:	bf00      	nop
 8001a30:	3708      	adds	r7, #8
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	200017c4 	.word	0x200017c4
 8001a3c:	40000800 	.word	0x40000800
 8001a40:	40021000 	.word	0x40021000

08001a44 <MX_LCD_Init>:
  * @brief LCD Initialization Function
  * @param None
  * @retval None
  */
static void MX_LCD_Init(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	af00      	add	r7, sp, #0
  /* USER CODE END LCD_Init 0 */

  /* USER CODE BEGIN LCD_Init 1 */

  /* USER CODE END LCD_Init 1 */
  hlcd.Instance = LCD;
 8001a48:	4b18      	ldr	r3, [pc, #96]	; (8001aac <MX_LCD_Init+0x68>)
 8001a4a:	4a19      	ldr	r2, [pc, #100]	; (8001ab0 <MX_LCD_Init+0x6c>)
 8001a4c:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 8001a4e:	4b17      	ldr	r3, [pc, #92]	; (8001aac <MX_LCD_Init+0x68>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 8001a54:	4b15      	ldr	r3, [pc, #84]	; (8001aac <MX_LCD_Init+0x68>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_4;
 8001a5a:	4b14      	ldr	r3, [pc, #80]	; (8001aac <MX_LCD_Init+0x68>)
 8001a5c:	220c      	movs	r2, #12
 8001a5e:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 8001a60:	4b12      	ldr	r3, [pc, #72]	; (8001aac <MX_LCD_Init+0x68>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 8001a66:	4b11      	ldr	r3, [pc, #68]	; (8001aac <MX_LCD_Init+0x68>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 8001a6c:	4b0f      	ldr	r3, [pc, #60]	; (8001aac <MX_LCD_Init+0x68>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 8001a72:	4b0e      	ldr	r3, [pc, #56]	; (8001aac <MX_LCD_Init+0x68>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 8001a78:	4b0c      	ldr	r3, [pc, #48]	; (8001aac <MX_LCD_Init+0x68>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 8001a7e:	4b0b      	ldr	r3, [pc, #44]	; (8001aac <MX_LCD_Init+0x68>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	631a      	str	r2, [r3, #48]	; 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 8001a84:	4b09      	ldr	r3, [pc, #36]	; (8001aac <MX_LCD_Init+0x68>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	629a      	str	r2, [r3, #40]	; 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 8001a8a:	4b08      	ldr	r3, [pc, #32]	; (8001aac <MX_LCD_Init+0x68>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	62da      	str	r2, [r3, #44]	; 0x2c
  hlcd.Init.HighDrive = LCD_HIGHDRIVE_DISABLE;
 8001a90:	4b06      	ldr	r3, [pc, #24]	; (8001aac <MX_LCD_Init+0x68>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 8001a96:	4805      	ldr	r0, [pc, #20]	; (8001aac <MX_LCD_Init+0x68>)
 8001a98:	f005 f844 	bl	8006b24 <HAL_LCD_Init>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d001      	beq.n	8001aa6 <MX_LCD_Init+0x62>
  {
    Error_Handler();
 8001aa2:	f000 fa81 	bl	8001fa8 <Error_Handler>
  }
  /* USER CODE BEGIN LCD_Init 2 */

  /* USER CODE END LCD_Init 2 */

}
 8001aa6:	bf00      	nop
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	20001884 	.word	0x20001884
 8001ab0:	40002400 	.word	0x40002400

08001ab4 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8001ab8:	4b0f      	ldr	r3, [pc, #60]	; (8001af8 <MX_QUADSPI_Init+0x44>)
 8001aba:	4a10      	ldr	r2, [pc, #64]	; (8001afc <MX_QUADSPI_Init+0x48>)
 8001abc:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 8001abe:	4b0e      	ldr	r3, [pc, #56]	; (8001af8 <MX_QUADSPI_Init+0x44>)
 8001ac0:	22ff      	movs	r2, #255	; 0xff
 8001ac2:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8001ac4:	4b0c      	ldr	r3, [pc, #48]	; (8001af8 <MX_QUADSPI_Init+0x44>)
 8001ac6:	2201      	movs	r2, #1
 8001ac8:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8001aca:	4b0b      	ldr	r3, [pc, #44]	; (8001af8 <MX_QUADSPI_Init+0x44>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 8001ad0:	4b09      	ldr	r3, [pc, #36]	; (8001af8 <MX_QUADSPI_Init+0x44>)
 8001ad2:	2201      	movs	r2, #1
 8001ad4:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8001ad6:	4b08      	ldr	r3, [pc, #32]	; (8001af8 <MX_QUADSPI_Init+0x44>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8001adc:	4b06      	ldr	r3, [pc, #24]	; (8001af8 <MX_QUADSPI_Init+0x44>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8001ae2:	4805      	ldr	r0, [pc, #20]	; (8001af8 <MX_QUADSPI_Init+0x44>)
 8001ae4:	f005 fa6e 	bl	8006fc4 <HAL_QSPI_Init>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d001      	beq.n	8001af2 <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 8001aee:	f000 fa5b 	bl	8001fa8 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8001af2:	bf00      	nop
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	20003544 	.word	0x20003544
 8001afc:	a0001000 	.word	0xa0001000

08001b00 <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockA1.Instance = SAI1_Block_A;
 8001b04:	4b4d      	ldr	r3, [pc, #308]	; (8001c3c <MX_SAI1_Init+0x13c>)
 8001b06:	4a4e      	ldr	r2, [pc, #312]	; (8001c40 <MX_SAI1_Init+0x140>)
 8001b08:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 8001b0a:	4b4c      	ldr	r3, [pc, #304]	; (8001c3c <MX_SAI1_Init+0x13c>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8001b10:	4b4a      	ldr	r3, [pc, #296]	; (8001c3c <MX_SAI1_Init+0x13c>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_8;
 8001b16:	4b49      	ldr	r3, [pc, #292]	; (8001c3c <MX_SAI1_Init+0x13c>)
 8001b18:	2240      	movs	r2, #64	; 0x40
 8001b1a:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8001b1c:	4b47      	ldr	r3, [pc, #284]	; (8001c3c <MX_SAI1_Init+0x13c>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8001b22:	4b46      	ldr	r3, [pc, #280]	; (8001c3c <MX_SAI1_Init+0x13c>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8001b28:	4b44      	ldr	r3, [pc, #272]	; (8001c3c <MX_SAI1_Init+0x13c>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8001b2e:	4b43      	ldr	r3, [pc, #268]	; (8001c3c <MX_SAI1_Init+0x13c>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8001b34:	4b41      	ldr	r3, [pc, #260]	; (8001c3c <MX_SAI1_Init+0x13c>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8001b3a:	4b40      	ldr	r3, [pc, #256]	; (8001c3c <MX_SAI1_Init+0x13c>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8001b40:	4b3e      	ldr	r3, [pc, #248]	; (8001c3c <MX_SAI1_Init+0x13c>)
 8001b42:	4a40      	ldr	r2, [pc, #256]	; (8001c44 <MX_SAI1_Init+0x144>)
 8001b44:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001b46:	4b3d      	ldr	r3, [pc, #244]	; (8001c3c <MX_SAI1_Init+0x13c>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8001b4c:	4b3b      	ldr	r3, [pc, #236]	; (8001c3c <MX_SAI1_Init+0x13c>)
 8001b4e:	2200      	movs	r2, #0
 8001b50:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8001b52:	4b3a      	ldr	r3, [pc, #232]	; (8001c3c <MX_SAI1_Init+0x13c>)
 8001b54:	2200      	movs	r2, #0
 8001b56:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8001b58:	4b38      	ldr	r3, [pc, #224]	; (8001c3c <MX_SAI1_Init+0x13c>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA1.FrameInit.FrameLength = 8;
 8001b5e:	4b37      	ldr	r3, [pc, #220]	; (8001c3c <MX_SAI1_Init+0x13c>)
 8001b60:	2208      	movs	r2, #8
 8001b62:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 8001b64:	4b35      	ldr	r3, [pc, #212]	; (8001c3c <MX_SAI1_Init+0x13c>)
 8001b66:	2201      	movs	r2, #1
 8001b68:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8001b6a:	4b34      	ldr	r3, [pc, #208]	; (8001c3c <MX_SAI1_Init+0x13c>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8001b70:	4b32      	ldr	r3, [pc, #200]	; (8001c3c <MX_SAI1_Init+0x13c>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8001b76:	4b31      	ldr	r3, [pc, #196]	; (8001c3c <MX_SAI1_Init+0x13c>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 8001b7c:	4b2f      	ldr	r3, [pc, #188]	; (8001c3c <MX_SAI1_Init+0x13c>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8001b82:	4b2e      	ldr	r3, [pc, #184]	; (8001c3c <MX_SAI1_Init+0x13c>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 8001b88:	4b2c      	ldr	r3, [pc, #176]	; (8001c3c <MX_SAI1_Init+0x13c>)
 8001b8a:	2201      	movs	r2, #1
 8001b8c:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 8001b8e:	4b2b      	ldr	r3, [pc, #172]	; (8001c3c <MX_SAI1_Init+0x13c>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 8001b94:	4829      	ldr	r0, [pc, #164]	; (8001c3c <MX_SAI1_Init+0x13c>)
 8001b96:	f007 faa1 	bl	80090dc <HAL_SAI_Init>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d001      	beq.n	8001ba4 <MX_SAI1_Init+0xa4>
  {
    Error_Handler();
 8001ba0:	f000 fa02 	bl	8001fa8 <Error_Handler>
  }
  hsai_BlockB1.Instance = SAI1_Block_B;
 8001ba4:	4b28      	ldr	r3, [pc, #160]	; (8001c48 <MX_SAI1_Init+0x148>)
 8001ba6:	4a29      	ldr	r2, [pc, #164]	; (8001c4c <MX_SAI1_Init+0x14c>)
 8001ba8:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 8001baa:	4b27      	ldr	r3, [pc, #156]	; (8001c48 <MX_SAI1_Init+0x148>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_RX;
 8001bb0:	4b25      	ldr	r3, [pc, #148]	; (8001c48 <MX_SAI1_Init+0x148>)
 8001bb2:	2203      	movs	r2, #3
 8001bb4:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.DataSize = SAI_DATASIZE_8;
 8001bb6:	4b24      	ldr	r3, [pc, #144]	; (8001c48 <MX_SAI1_Init+0x148>)
 8001bb8:	2240      	movs	r2, #64	; 0x40
 8001bba:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8001bbc:	4b22      	ldr	r3, [pc, #136]	; (8001c48 <MX_SAI1_Init+0x148>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8001bc2:	4b21      	ldr	r3, [pc, #132]	; (8001c48 <MX_SAI1_Init+0x148>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 8001bc8:	4b1f      	ldr	r3, [pc, #124]	; (8001c48 <MX_SAI1_Init+0x148>)
 8001bca:	2201      	movs	r2, #1
 8001bcc:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8001bce:	4b1e      	ldr	r3, [pc, #120]	; (8001c48 <MX_SAI1_Init+0x148>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	611a      	str	r2, [r3, #16]
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8001bd4:	4b1c      	ldr	r3, [pc, #112]	; (8001c48 <MX_SAI1_Init+0x148>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	619a      	str	r2, [r3, #24]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001bda:	4b1b      	ldr	r3, [pc, #108]	; (8001c48 <MX_SAI1_Init+0x148>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 8001be0:	4b19      	ldr	r3, [pc, #100]	; (8001c48 <MX_SAI1_Init+0x148>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 8001be6:	4b18      	ldr	r3, [pc, #96]	; (8001c48 <MX_SAI1_Init+0x148>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8001bec:	4b16      	ldr	r3, [pc, #88]	; (8001c48 <MX_SAI1_Init+0x148>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockB1.FrameInit.FrameLength = 8;
 8001bf2:	4b15      	ldr	r3, [pc, #84]	; (8001c48 <MX_SAI1_Init+0x148>)
 8001bf4:	2208      	movs	r2, #8
 8001bf6:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 8001bf8:	4b13      	ldr	r3, [pc, #76]	; (8001c48 <MX_SAI1_Init+0x148>)
 8001bfa:	2201      	movs	r2, #1
 8001bfc:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8001bfe:	4b12      	ldr	r3, [pc, #72]	; (8001c48 <MX_SAI1_Init+0x148>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8001c04:	4b10      	ldr	r3, [pc, #64]	; (8001c48 <MX_SAI1_Init+0x148>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockB1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8001c0a:	4b0f      	ldr	r3, [pc, #60]	; (8001c48 <MX_SAI1_Init+0x148>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 8001c10:	4b0d      	ldr	r3, [pc, #52]	; (8001c48 <MX_SAI1_Init+0x148>)
 8001c12:	2200      	movs	r2, #0
 8001c14:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8001c16:	4b0c      	ldr	r3, [pc, #48]	; (8001c48 <MX_SAI1_Init+0x148>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockB1.SlotInit.SlotNumber = 1;
 8001c1c:	4b0a      	ldr	r3, [pc, #40]	; (8001c48 <MX_SAI1_Init+0x148>)
 8001c1e:	2201      	movs	r2, #1
 8001c20:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockB1.SlotInit.SlotActive = 0x00000000;
 8001c22:	4b09      	ldr	r3, [pc, #36]	; (8001c48 <MX_SAI1_Init+0x148>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 8001c28:	4807      	ldr	r0, [pc, #28]	; (8001c48 <MX_SAI1_Init+0x148>)
 8001c2a:	f007 fa57 	bl	80090dc <HAL_SAI_Init>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d001      	beq.n	8001c38 <MX_SAI1_Init+0x138>
  {
    Error_Handler();
 8001c34:	f000 f9b8 	bl	8001fa8 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 8001c38:	bf00      	nop
 8001c3a:	bd80      	pop	{r7, pc}
 8001c3c:	20002cc0 	.word	0x20002cc0
 8001c40:	40015404 	.word	0x40015404
 8001c44:	0002ee00 	.word	0x0002ee00
 8001c48:	20001740 	.word	0x20001740
 8001c4c:	40015424 	.word	0x40015424

08001c50 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001c54:	4b14      	ldr	r3, [pc, #80]	; (8001ca8 <MX_USART1_UART_Init+0x58>)
 8001c56:	4a15      	ldr	r2, [pc, #84]	; (8001cac <MX_USART1_UART_Init+0x5c>)
 8001c58:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 57600;
 8001c5a:	4b13      	ldr	r3, [pc, #76]	; (8001ca8 <MX_USART1_UART_Init+0x58>)
 8001c5c:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8001c60:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001c62:	4b11      	ldr	r3, [pc, #68]	; (8001ca8 <MX_USART1_UART_Init+0x58>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001c68:	4b0f      	ldr	r3, [pc, #60]	; (8001ca8 <MX_USART1_UART_Init+0x58>)
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001c6e:	4b0e      	ldr	r3, [pc, #56]	; (8001ca8 <MX_USART1_UART_Init+0x58>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001c74:	4b0c      	ldr	r3, [pc, #48]	; (8001ca8 <MX_USART1_UART_Init+0x58>)
 8001c76:	220c      	movs	r2, #12
 8001c78:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c7a:	4b0b      	ldr	r3, [pc, #44]	; (8001ca8 <MX_USART1_UART_Init+0x58>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c80:	4b09      	ldr	r3, [pc, #36]	; (8001ca8 <MX_USART1_UART_Init+0x58>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001c86:	4b08      	ldr	r3, [pc, #32]	; (8001ca8 <MX_USART1_UART_Init+0x58>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001c8c:	4b06      	ldr	r3, [pc, #24]	; (8001ca8 <MX_USART1_UART_Init+0x58>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001c92:	4805      	ldr	r0, [pc, #20]	; (8001ca8 <MX_USART1_UART_Init+0x58>)
 8001c94:	f007 fcac 	bl	80095f0 <HAL_UART_Init>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d001      	beq.n	8001ca2 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001c9e:	f000 f983 	bl	8001fa8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001ca2:	bf00      	nop
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	20001804 	.word	0x20001804
 8001cac:	40013800 	.word	0x40013800

08001cb0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b08c      	sub	sp, #48	; 0x30
 8001cb4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cb6:	f107 031c 	add.w	r3, r7, #28
 8001cba:	2200      	movs	r2, #0
 8001cbc:	601a      	str	r2, [r3, #0]
 8001cbe:	605a      	str	r2, [r3, #4]
 8001cc0:	609a      	str	r2, [r3, #8]
 8001cc2:	60da      	str	r2, [r3, #12]
 8001cc4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001cc6:	4bb2      	ldr	r3, [pc, #712]	; (8001f90 <MX_GPIO_Init+0x2e0>)
 8001cc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cca:	4ab1      	ldr	r2, [pc, #708]	; (8001f90 <MX_GPIO_Init+0x2e0>)
 8001ccc:	f043 0310 	orr.w	r3, r3, #16
 8001cd0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001cd2:	4baf      	ldr	r3, [pc, #700]	; (8001f90 <MX_GPIO_Init+0x2e0>)
 8001cd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cd6:	f003 0310 	and.w	r3, r3, #16
 8001cda:	61bb      	str	r3, [r7, #24]
 8001cdc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cde:	4bac      	ldr	r3, [pc, #688]	; (8001f90 <MX_GPIO_Init+0x2e0>)
 8001ce0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ce2:	4aab      	ldr	r2, [pc, #684]	; (8001f90 <MX_GPIO_Init+0x2e0>)
 8001ce4:	f043 0304 	orr.w	r3, r3, #4
 8001ce8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001cea:	4ba9      	ldr	r3, [pc, #676]	; (8001f90 <MX_GPIO_Init+0x2e0>)
 8001cec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cee:	f003 0304 	and.w	r3, r3, #4
 8001cf2:	617b      	str	r3, [r7, #20]
 8001cf4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001cf6:	4ba6      	ldr	r3, [pc, #664]	; (8001f90 <MX_GPIO_Init+0x2e0>)
 8001cf8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cfa:	4aa5      	ldr	r2, [pc, #660]	; (8001f90 <MX_GPIO_Init+0x2e0>)
 8001cfc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d00:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d02:	4ba3      	ldr	r3, [pc, #652]	; (8001f90 <MX_GPIO_Init+0x2e0>)
 8001d04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d0a:	613b      	str	r3, [r7, #16]
 8001d0c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d0e:	4ba0      	ldr	r3, [pc, #640]	; (8001f90 <MX_GPIO_Init+0x2e0>)
 8001d10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d12:	4a9f      	ldr	r2, [pc, #636]	; (8001f90 <MX_GPIO_Init+0x2e0>)
 8001d14:	f043 0301 	orr.w	r3, r3, #1
 8001d18:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d1a:	4b9d      	ldr	r3, [pc, #628]	; (8001f90 <MX_GPIO_Init+0x2e0>)
 8001d1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d1e:	f003 0301 	and.w	r3, r3, #1
 8001d22:	60fb      	str	r3, [r7, #12]
 8001d24:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d26:	4b9a      	ldr	r3, [pc, #616]	; (8001f90 <MX_GPIO_Init+0x2e0>)
 8001d28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d2a:	4a99      	ldr	r2, [pc, #612]	; (8001f90 <MX_GPIO_Init+0x2e0>)
 8001d2c:	f043 0302 	orr.w	r3, r3, #2
 8001d30:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d32:	4b97      	ldr	r3, [pc, #604]	; (8001f90 <MX_GPIO_Init+0x2e0>)
 8001d34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d36:	f003 0302 	and.w	r3, r3, #2
 8001d3a:	60bb      	str	r3, [r7, #8]
 8001d3c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d3e:	4b94      	ldr	r3, [pc, #592]	; (8001f90 <MX_GPIO_Init+0x2e0>)
 8001d40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d42:	4a93      	ldr	r2, [pc, #588]	; (8001f90 <MX_GPIO_Init+0x2e0>)
 8001d44:	f043 0308 	orr.w	r3, r3, #8
 8001d48:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d4a:	4b91      	ldr	r3, [pc, #580]	; (8001f90 <MX_GPIO_Init+0x2e0>)
 8001d4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d4e:	f003 0308 	and.w	r3, r3, #8
 8001d52:	607b      	str	r3, [r7, #4]
 8001d54:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, AUDIO_RST_Pin|LD_G_Pin|XL_CS_Pin, GPIO_PIN_RESET);
 8001d56:	2200      	movs	r2, #0
 8001d58:	f240 1109 	movw	r1, #265	; 0x109
 8001d5c:	488d      	ldr	r0, [pc, #564]	; (8001f94 <MX_GPIO_Init+0x2e4>)
 8001d5e:	f003 faad 	bl	80052bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|LD_R_Pin|M3V3_REG_ON_Pin, GPIO_PIN_RESET);
 8001d62:	2200      	movs	r2, #0
 8001d64:	210d      	movs	r1, #13
 8001d66:	488c      	ldr	r0, [pc, #560]	; (8001f98 <MX_GPIO_Init+0x2e8>)
 8001d68:	f003 faa8 	bl	80052bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001d6c:	2201      	movs	r2, #1
 8001d6e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001d72:	488a      	ldr	r0, [pc, #552]	; (8001f9c <MX_GPIO_Init+0x2ec>)
 8001d74:	f003 faa2 	bl	80052bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_VBUS_GPIO_Port, OTG_FS_VBUS_Pin, GPIO_PIN_RESET);
 8001d78:	2200      	movs	r2, #0
 8001d7a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001d7e:	4887      	ldr	r0, [pc, #540]	; (8001f9c <MX_GPIO_Init+0x2ec>)
 8001d80:	f003 fa9c 	bl	80052bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 8001d84:	2200      	movs	r2, #0
 8001d86:	2180      	movs	r1, #128	; 0x80
 8001d88:	4885      	ldr	r0, [pc, #532]	; (8001fa0 <MX_GPIO_Init+0x2f0>)
 8001d8a:	f003 fa97 	bl	80052bc <HAL_GPIO_WritePin>

  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001d8e:	2301      	movs	r3, #1
 8001d90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d92:	2303      	movs	r3, #3
 8001d94:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d96:	2300      	movs	r3, #0
 8001d98:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d9a:	2303      	movs	r3, #3
 8001d9c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d9e:	f107 031c 	add.w	r3, r7, #28
 8001da2:	4619      	mov	r1, r3
 8001da4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001da8:	f003 f8c8 	bl	8004f3c <HAL_GPIO_Init>


  /*Configure GPIO pin : AUDIO_RST_Pin */
  GPIO_InitStruct.Pin = AUDIO_RST_Pin;
 8001dac:	2308      	movs	r3, #8
 8001dae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001db0:	2301      	movs	r3, #1
 8001db2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db4:	2300      	movs	r3, #0
 8001db6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001db8:	2302      	movs	r3, #2
 8001dba:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(AUDIO_RST_GPIO_Port, &GPIO_InitStruct);
 8001dbc:	f107 031c 	add.w	r3, r7, #28
 8001dc0:	4619      	mov	r1, r3
 8001dc2:	4874      	ldr	r0, [pc, #464]	; (8001f94 <MX_GPIO_Init+0x2e4>)
 8001dc4:	f003 f8ba 	bl	8004f3c <HAL_GPIO_Init>

  /*Configure GPIO pins : MFX_IRQ_OUT_Pin OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin|OTG_FS_OverCurrent_Pin;
 8001dc8:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8001dcc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001dce:	4b75      	ldr	r3, [pc, #468]	; (8001fa4 <MX_GPIO_Init+0x2f4>)
 8001dd0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dd6:	f107 031c 	add.w	r3, r7, #28
 8001dda:	4619      	mov	r1, r3
 8001ddc:	486f      	ldr	r0, [pc, #444]	; (8001f9c <MX_GPIO_Init+0x2ec>)
 8001dde:	f003 f8ad 	bl	8004f3c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 MAG_INT_Pin MAG_DRDY_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|MAG_INT_Pin|MAG_DRDY_Pin;
 8001de2:	2307      	movs	r3, #7
 8001de4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001de6:	2300      	movs	r3, #0
 8001de8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dea:	2300      	movs	r3, #0
 8001dec:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dee:	f107 031c 	add.w	r3, r7, #28
 8001df2:	4619      	mov	r1, r3
 8001df4:	4869      	ldr	r0, [pc, #420]	; (8001f9c <MX_GPIO_Init+0x2ec>)
 8001df6:	f003 f8a1 	bl	8004f3c <HAL_GPIO_Init>

  /*Configure GPIO pins : JOY_LEFT_Pin JOY_RIGHT_Pin JOY_UP_Pin JOY_DOWN_Pin */
  GPIO_InitStruct.Pin = JOY_LEFT_Pin|JOY_RIGHT_Pin|JOY_UP_Pin|JOY_DOWN_Pin;
 8001dfa:	232e      	movs	r3, #46	; 0x2e
 8001dfc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001e02:	2302      	movs	r3, #2
 8001e04:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e06:	f107 031c 	add.w	r3, r7, #28
 8001e0a:	4619      	mov	r1, r3
 8001e0c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e10:	f003 f894 	bl	8004f3c <HAL_GPIO_Init>

  /*Configure GPIO pin : MFX_WAKEUP_Pin */
  GPIO_InitStruct.Pin = MFX_WAKEUP_Pin;
 8001e14:	2310      	movs	r3, #16
 8001e16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001e18:	4b62      	ldr	r3, [pc, #392]	; (8001fa4 <MX_GPIO_Init+0x2f4>)
 8001e1a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MFX_WAKEUP_GPIO_Port, &GPIO_InitStruct);
 8001e20:	f107 031c 	add.w	r3, r7, #28
 8001e24:	4619      	mov	r1, r3
 8001e26:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e2a:	f003 f887 	bl	8004f3c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 M3V3_REG_ON_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|M3V3_REG_ON_Pin;
 8001e2e:	2309      	movs	r3, #9
 8001e30:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e32:	2301      	movs	r3, #1
 8001e34:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e36:	2300      	movs	r3, #0
 8001e38:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e3e:	f107 031c 	add.w	r3, r7, #28
 8001e42:	4619      	mov	r1, r3
 8001e44:	4854      	ldr	r0, [pc, #336]	; (8001f98 <MX_GPIO_Init+0x2e8>)
 8001e46:	f003 f879 	bl	8004f3c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD_R_Pin */
  GPIO_InitStruct.Pin = LD_R_Pin;
 8001e4a:	2304      	movs	r3, #4
 8001e4c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e4e:	2301      	movs	r3, #1
 8001e50:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e52:	2301      	movs	r3, #1
 8001e54:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e56:	2303      	movs	r3, #3
 8001e58:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_R_GPIO_Port, &GPIO_InitStruct);
 8001e5a:	f107 031c 	add.w	r3, r7, #28
 8001e5e:	4619      	mov	r1, r3
 8001e60:	484d      	ldr	r0, [pc, #308]	; (8001f98 <MX_GPIO_Init+0x2e8>)
 8001e62:	f003 f86b 	bl	8004f3c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD_G_Pin */
  GPIO_InitStruct.Pin = LD_G_Pin;
 8001e66:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e6a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e6c:	2301      	movs	r3, #1
 8001e6e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e70:	2301      	movs	r3, #1
 8001e72:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e74:	2303      	movs	r3, #3
 8001e76:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_G_GPIO_Port, &GPIO_InitStruct);
 8001e78:	f107 031c 	add.w	r3, r7, #28
 8001e7c:	4619      	mov	r1, r3
 8001e7e:	4845      	ldr	r0, [pc, #276]	; (8001f94 <MX_GPIO_Init+0x2e4>)
 8001e80:	f003 f85c 	bl	8004f3c <HAL_GPIO_Init>

  /*Configure GPIO pins : MFX_I2C_SLC_Pin MFX_I2C_SDA_Pin */
  GPIO_InitStruct.Pin = MFX_I2C_SLC_Pin|MFX_I2C_SDA_Pin;
 8001e84:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001e88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e8a:	2312      	movs	r3, #18
 8001e8c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e8e:	2301      	movs	r3, #1
 8001e90:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e92:	2303      	movs	r3, #3
 8001e94:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001e96:	2304      	movs	r3, #4
 8001e98:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e9a:	f107 031c 	add.w	r3, r7, #28
 8001e9e:	4619      	mov	r1, r3
 8001ea0:	483d      	ldr	r0, [pc, #244]	; (8001f98 <MX_GPIO_Init+0x2e8>)
 8001ea2:	f003 f84b 	bl	8004f3c <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|OTG_FS_VBUS_Pin;
 8001ea6:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8001eaa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001eac:	2301      	movs	r3, #1
 8001eae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001eb8:	f107 031c 	add.w	r3, r7, #28
 8001ebc:	4619      	mov	r1, r3
 8001ebe:	4837      	ldr	r0, [pc, #220]	; (8001f9c <MX_GPIO_Init+0x2ec>)
 8001ec0:	f003 f83c 	bl	8004f3c <HAL_GPIO_Init>

  /*Configure GPIO pins : EXT_RST_Pin GYRO_INT1_Pin */
  GPIO_InitStruct.Pin = EXT_RST_Pin|GYRO_INT1_Pin;
 8001ec4:	2305      	movs	r3, #5
 8001ec6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001ec8:	4b36      	ldr	r3, [pc, #216]	; (8001fa4 <MX_GPIO_Init+0x2f4>)
 8001eca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ed0:	f107 031c 	add.w	r3, r7, #28
 8001ed4:	4619      	mov	r1, r3
 8001ed6:	4832      	ldr	r0, [pc, #200]	; (8001fa0 <MX_GPIO_Init+0x2f0>)
 8001ed8:	f003 f830 	bl	8004f3c <HAL_GPIO_Init>

  /*Configure GPIO pins : MEMS_SCK_Pin MEMS_MISO_Pin MEMS_MOSI_Pin */
  GPIO_InitStruct.Pin = MEMS_SCK_Pin|MEMS_MISO_Pin|MEMS_MOSI_Pin;
 8001edc:	231a      	movs	r3, #26
 8001ede:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ee0:	2302      	movs	r3, #2
 8001ee2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ee8:	2303      	movs	r3, #3
 8001eea:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001eec:	2305      	movs	r3, #5
 8001eee:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ef0:	f107 031c 	add.w	r3, r7, #28
 8001ef4:	4619      	mov	r1, r3
 8001ef6:	482a      	ldr	r0, [pc, #168]	; (8001fa0 <MX_GPIO_Init+0x2f0>)
 8001ef8:	f003 f820 	bl	8004f3c <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001efc:	2360      	movs	r3, #96	; 0x60
 8001efe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f00:	2302      	movs	r3, #2
 8001f02:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f04:	2301      	movs	r3, #1
 8001f06:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f08:	2303      	movs	r3, #3
 8001f0a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001f0c:	2307      	movs	r3, #7
 8001f0e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f10:	f107 031c 	add.w	r3, r7, #28
 8001f14:	4619      	mov	r1, r3
 8001f16:	4822      	ldr	r0, [pc, #136]	; (8001fa0 <MX_GPIO_Init+0x2f0>)
 8001f18:	f003 f810 	bl	8004f3c <HAL_GPIO_Init>

  /*Configure GPIO pin : GYRO_CS_Pin */
  GPIO_InitStruct.Pin = GYRO_CS_Pin;
 8001f1c:	2380      	movs	r3, #128	; 0x80
 8001f1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f20:	2301      	movs	r3, #1
 8001f22:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f24:	2300      	movs	r3, #0
 8001f26:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f28:	2303      	movs	r3, #3
 8001f2a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GYRO_CS_GPIO_Port, &GPIO_InitStruct);
 8001f2c:	f107 031c 	add.w	r3, r7, #28
 8001f30:	4619      	mov	r1, r3
 8001f32:	481b      	ldr	r0, [pc, #108]	; (8001fa0 <MX_GPIO_Init+0x2f0>)
 8001f34:	f003 f802 	bl	8004f3c <HAL_GPIO_Init>

  /*Configure GPIO pin : GYRO_INT2_Pin */
  GPIO_InitStruct.Pin = GYRO_INT2_Pin;
 8001f38:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001f3c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001f3e:	4b19      	ldr	r3, [pc, #100]	; (8001fa4 <MX_GPIO_Init+0x2f4>)
 8001f40:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f42:	2300      	movs	r3, #0
 8001f44:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GYRO_INT2_GPIO_Port, &GPIO_InitStruct);
 8001f46:	f107 031c 	add.w	r3, r7, #28
 8001f4a:	4619      	mov	r1, r3
 8001f4c:	4812      	ldr	r0, [pc, #72]	; (8001f98 <MX_GPIO_Init+0x2e8>)
 8001f4e:	f002 fff5 	bl	8004f3c <HAL_GPIO_Init>

  /*Configure GPIO pin : XL_CS_Pin */
  GPIO_InitStruct.Pin = XL_CS_Pin;
 8001f52:	2301      	movs	r3, #1
 8001f54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f56:	2301      	movs	r3, #1
 8001f58:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(XL_CS_GPIO_Port, &GPIO_InitStruct);
 8001f62:	f107 031c 	add.w	r3, r7, #28
 8001f66:	4619      	mov	r1, r3
 8001f68:	480a      	ldr	r0, [pc, #40]	; (8001f94 <MX_GPIO_Init+0x2e4>)
 8001f6a:	f002 ffe7 	bl	8004f3c <HAL_GPIO_Init>

  /*Configure GPIO pin : XL_INT_Pin */
  GPIO_InitStruct.Pin = XL_INT_Pin;
 8001f6e:	2302      	movs	r3, #2
 8001f70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001f72:	4b0c      	ldr	r3, [pc, #48]	; (8001fa4 <MX_GPIO_Init+0x2f4>)
 8001f74:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f76:	2300      	movs	r3, #0
 8001f78:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(XL_INT_GPIO_Port, &GPIO_InitStruct);
 8001f7a:	f107 031c 	add.w	r3, r7, #28
 8001f7e:	4619      	mov	r1, r3
 8001f80:	4804      	ldr	r0, [pc, #16]	; (8001f94 <MX_GPIO_Init+0x2e4>)
 8001f82:	f002 ffdb 	bl	8004f3c <HAL_GPIO_Init>

}
 8001f86:	bf00      	nop
 8001f88:	3730      	adds	r7, #48	; 0x30
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	40021000 	.word	0x40021000
 8001f94:	48001000 	.word	0x48001000
 8001f98:	48000400 	.word	0x48000400
 8001f9c:	48000800 	.word	0x48000800
 8001fa0:	48000c00 	.word	0x48000c00
 8001fa4:	10120000 	.word	0x10120000

08001fa8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001fac:	bf00      	nop
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb4:	4770      	bx	lr
	...

08001fb8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b083      	sub	sp, #12
 8001fbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fbe:	4b0f      	ldr	r3, [pc, #60]	; (8001ffc <HAL_MspInit+0x44>)
 8001fc0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001fc2:	4a0e      	ldr	r2, [pc, #56]	; (8001ffc <HAL_MspInit+0x44>)
 8001fc4:	f043 0301 	orr.w	r3, r3, #1
 8001fc8:	6613      	str	r3, [r2, #96]	; 0x60
 8001fca:	4b0c      	ldr	r3, [pc, #48]	; (8001ffc <HAL_MspInit+0x44>)
 8001fcc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001fce:	f003 0301 	and.w	r3, r3, #1
 8001fd2:	607b      	str	r3, [r7, #4]
 8001fd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001fd6:	4b09      	ldr	r3, [pc, #36]	; (8001ffc <HAL_MspInit+0x44>)
 8001fd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fda:	4a08      	ldr	r2, [pc, #32]	; (8001ffc <HAL_MspInit+0x44>)
 8001fdc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fe0:	6593      	str	r3, [r2, #88]	; 0x58
 8001fe2:	4b06      	ldr	r3, [pc, #24]	; (8001ffc <HAL_MspInit+0x44>)
 8001fe4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fe6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fea:	603b      	str	r3, [r7, #0]
 8001fec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fee:	bf00      	nop
 8001ff0:	370c      	adds	r7, #12
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff8:	4770      	bx	lr
 8001ffa:	bf00      	nop
 8001ffc:	40021000 	.word	0x40021000

08002000 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b08a      	sub	sp, #40	; 0x28
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002008:	f107 0314 	add.w	r3, r7, #20
 800200c:	2200      	movs	r2, #0
 800200e:	601a      	str	r2, [r3, #0]
 8002010:	605a      	str	r2, [r3, #4]
 8002012:	609a      	str	r2, [r3, #8]
 8002014:	60da      	str	r2, [r3, #12]
 8002016:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	4a25      	ldr	r2, [pc, #148]	; (80020b4 <HAL_ADC_MspInit+0xb4>)
 800201e:	4293      	cmp	r3, r2
 8002020:	d144      	bne.n	80020ac <HAL_ADC_MspInit+0xac>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8002022:	4b25      	ldr	r3, [pc, #148]	; (80020b8 <HAL_ADC_MspInit+0xb8>)
 8002024:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002026:	4a24      	ldr	r2, [pc, #144]	; (80020b8 <HAL_ADC_MspInit+0xb8>)
 8002028:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800202c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800202e:	4b22      	ldr	r3, [pc, #136]	; (80020b8 <HAL_ADC_MspInit+0xb8>)
 8002030:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002032:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002036:	613b      	str	r3, [r7, #16]
 8002038:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800203a:	4b1f      	ldr	r3, [pc, #124]	; (80020b8 <HAL_ADC_MspInit+0xb8>)
 800203c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800203e:	4a1e      	ldr	r2, [pc, #120]	; (80020b8 <HAL_ADC_MspInit+0xb8>)
 8002040:	f043 0301 	orr.w	r3, r3, #1
 8002044:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002046:	4b1c      	ldr	r3, [pc, #112]	; (80020b8 <HAL_ADC_MspInit+0xb8>)
 8002048:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800204a:	f003 0301 	and.w	r3, r3, #1
 800204e:	60fb      	str	r3, [r7, #12]
 8002050:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002052:	4b19      	ldr	r3, [pc, #100]	; (80020b8 <HAL_ADC_MspInit+0xb8>)
 8002054:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002056:	4a18      	ldr	r2, [pc, #96]	; (80020b8 <HAL_ADC_MspInit+0xb8>)
 8002058:	f043 0302 	orr.w	r3, r3, #2
 800205c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800205e:	4b16      	ldr	r3, [pc, #88]	; (80020b8 <HAL_ADC_MspInit+0xb8>)
 8002060:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002062:	f003 0302 	and.w	r3, r3, #2
 8002066:	60bb      	str	r3, [r7, #8]
 8002068:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration    
    PA0     ------> ADC1_IN5
    PB1     ------> ADC1_IN16 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800206a:	2301      	movs	r3, #1
 800206c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800206e:	230b      	movs	r3, #11
 8002070:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002072:	2300      	movs	r3, #0
 8002074:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002076:	f107 0314 	add.w	r3, r7, #20
 800207a:	4619      	mov	r1, r3
 800207c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002080:	f002 ff5c 	bl	8004f3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002084:	2302      	movs	r3, #2
 8002086:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002088:	230b      	movs	r3, #11
 800208a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800208c:	2300      	movs	r3, #0
 800208e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002090:	f107 0314 	add.w	r3, r7, #20
 8002094:	4619      	mov	r1, r3
 8002096:	4809      	ldr	r0, [pc, #36]	; (80020bc <HAL_ADC_MspInit+0xbc>)
 8002098:	f002 ff50 	bl	8004f3c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800209c:	2200      	movs	r2, #0
 800209e:	2100      	movs	r1, #0
 80020a0:	2012      	movs	r0, #18
 80020a2:	f002 ff14 	bl	8004ece <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80020a6:	2012      	movs	r0, #18
 80020a8:	f002 ff2d 	bl	8004f06 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80020ac:	bf00      	nop
 80020ae:	3728      	adds	r7, #40	; 0x28
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	50040000 	.word	0x50040000
 80020b8:	40021000 	.word	0x40021000
 80020bc:	48000400 	.word	0x48000400

080020c0 <HAL_LCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hlcd: LCD handle pointer
* @retval None
*/
void HAL_LCD_MspInit(LCD_HandleTypeDef* hlcd)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b08c      	sub	sp, #48	; 0x30
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020c8:	f107 031c 	add.w	r3, r7, #28
 80020cc:	2200      	movs	r2, #0
 80020ce:	601a      	str	r2, [r3, #0]
 80020d0:	605a      	str	r2, [r3, #4]
 80020d2:	609a      	str	r2, [r3, #8]
 80020d4:	60da      	str	r2, [r3, #12]
 80020d6:	611a      	str	r2, [r3, #16]
  if(hlcd->Instance==LCD)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	4a44      	ldr	r2, [pc, #272]	; (80021f0 <HAL_LCD_MspInit+0x130>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	f040 8081 	bne.w	80021e6 <HAL_LCD_MspInit+0x126>
  {
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 80020e4:	4b43      	ldr	r3, [pc, #268]	; (80021f4 <HAL_LCD_MspInit+0x134>)
 80020e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020e8:	4a42      	ldr	r2, [pc, #264]	; (80021f4 <HAL_LCD_MspInit+0x134>)
 80020ea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80020ee:	6593      	str	r3, [r2, #88]	; 0x58
 80020f0:	4b40      	ldr	r3, [pc, #256]	; (80021f4 <HAL_LCD_MspInit+0x134>)
 80020f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020f4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80020f8:	61bb      	str	r3, [r7, #24]
 80020fa:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80020fc:	4b3d      	ldr	r3, [pc, #244]	; (80021f4 <HAL_LCD_MspInit+0x134>)
 80020fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002100:	4a3c      	ldr	r2, [pc, #240]	; (80021f4 <HAL_LCD_MspInit+0x134>)
 8002102:	f043 0304 	orr.w	r3, r3, #4
 8002106:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002108:	4b3a      	ldr	r3, [pc, #232]	; (80021f4 <HAL_LCD_MspInit+0x134>)
 800210a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800210c:	f003 0304 	and.w	r3, r3, #4
 8002110:	617b      	str	r3, [r7, #20]
 8002112:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002114:	4b37      	ldr	r3, [pc, #220]	; (80021f4 <HAL_LCD_MspInit+0x134>)
 8002116:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002118:	4a36      	ldr	r2, [pc, #216]	; (80021f4 <HAL_LCD_MspInit+0x134>)
 800211a:	f043 0301 	orr.w	r3, r3, #1
 800211e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002120:	4b34      	ldr	r3, [pc, #208]	; (80021f4 <HAL_LCD_MspInit+0x134>)
 8002122:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002124:	f003 0301 	and.w	r3, r3, #1
 8002128:	613b      	str	r3, [r7, #16]
 800212a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800212c:	4b31      	ldr	r3, [pc, #196]	; (80021f4 <HAL_LCD_MspInit+0x134>)
 800212e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002130:	4a30      	ldr	r2, [pc, #192]	; (80021f4 <HAL_LCD_MspInit+0x134>)
 8002132:	f043 0302 	orr.w	r3, r3, #2
 8002136:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002138:	4b2e      	ldr	r3, [pc, #184]	; (80021f4 <HAL_LCD_MspInit+0x134>)
 800213a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800213c:	f003 0302 	and.w	r3, r3, #2
 8002140:	60fb      	str	r3, [r7, #12]
 8002142:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002144:	4b2b      	ldr	r3, [pc, #172]	; (80021f4 <HAL_LCD_MspInit+0x134>)
 8002146:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002148:	4a2a      	ldr	r2, [pc, #168]	; (80021f4 <HAL_LCD_MspInit+0x134>)
 800214a:	f043 0308 	orr.w	r3, r3, #8
 800214e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002150:	4b28      	ldr	r3, [pc, #160]	; (80021f4 <HAL_LCD_MspInit+0x134>)
 8002152:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002154:	f003 0308 	and.w	r3, r3, #8
 8002158:	60bb      	str	r3, [r7, #8]
 800215a:	68bb      	ldr	r3, [r7, #8]
    PA15 (JTDI)     ------> LCD_SEG17
    PB4 (NJTRST)     ------> LCD_SEG8
    PB5     ------> LCD_SEG9
    PB9     ------> LCD_COM3 
    */
    GPIO_InitStruct.Pin = VLCD_Pin|SEG22_Pin|SEG1_Pin|SEG14_Pin 
 800215c:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8002160:	61fb      	str	r3, [r7, #28]
                          |SEG9_Pin|SEG13_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002162:	2302      	movs	r3, #2
 8002164:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002166:	2300      	movs	r3, #0
 8002168:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800216a:	2300      	movs	r3, #0
 800216c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 800216e:	230b      	movs	r3, #11
 8002170:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002172:	f107 031c 	add.w	r3, r7, #28
 8002176:	4619      	mov	r1, r3
 8002178:	481f      	ldr	r0, [pc, #124]	; (80021f8 <HAL_LCD_MspInit+0x138>)
 800217a:	f002 fedf 	bl	8004f3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG23_Pin|SEG0_Pin|COM0_Pin|COM1_Pin 
 800217e:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8002182:	61fb      	str	r3, [r7, #28]
                          |COM2_Pin|SEG10_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002184:	2302      	movs	r3, #2
 8002186:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002188:	2300      	movs	r3, #0
 800218a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800218c:	2300      	movs	r3, #0
 800218e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8002190:	230b      	movs	r3, #11
 8002192:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002194:	f107 031c 	add.w	r3, r7, #28
 8002198:	4619      	mov	r1, r3
 800219a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800219e:	f002 fecd 	bl	8004f3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG20_Pin|SEG3_Pin|SEG19_Pin|SEG4_Pin 
 80021a2:	f24f 2330 	movw	r3, #62000	; 0xf230
 80021a6:	61fb      	str	r3, [r7, #28]
                          |SEG11_Pin|SEG12_Pin|COM3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021a8:	2302      	movs	r3, #2
 80021aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ac:	2300      	movs	r3, #0
 80021ae:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021b0:	2300      	movs	r3, #0
 80021b2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 80021b4:	230b      	movs	r3, #11
 80021b6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021b8:	f107 031c 	add.w	r3, r7, #28
 80021bc:	4619      	mov	r1, r3
 80021be:	480f      	ldr	r0, [pc, #60]	; (80021fc <HAL_LCD_MspInit+0x13c>)
 80021c0:	f002 febc 	bl	8004f3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG18_Pin|SEG5_Pin|SEG17_Pin|SEG6_Pin 
 80021c4:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 80021c8:	61fb      	str	r3, [r7, #28]
                          |SEG16_Pin|SEG7_Pin|SEG15_Pin|SEG8_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ca:	2302      	movs	r3, #2
 80021cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ce:	2300      	movs	r3, #0
 80021d0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021d2:	2300      	movs	r3, #0
 80021d4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 80021d6:	230b      	movs	r3, #11
 80021d8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021da:	f107 031c 	add.w	r3, r7, #28
 80021de:	4619      	mov	r1, r3
 80021e0:	4807      	ldr	r0, [pc, #28]	; (8002200 <HAL_LCD_MspInit+0x140>)
 80021e2:	f002 feab 	bl	8004f3c <HAL_GPIO_Init>
  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }

}
 80021e6:	bf00      	nop
 80021e8:	3730      	adds	r7, #48	; 0x30
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	bf00      	nop
 80021f0:	40002400 	.word	0x40002400
 80021f4:	40021000 	.word	0x40021000
 80021f8:	48000800 	.word	0x48000800
 80021fc:	48000400 	.word	0x48000400
 8002200:	48000c00 	.word	0x48000c00

08002204 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b08a      	sub	sp, #40	; 0x28
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800220c:	f107 0314 	add.w	r3, r7, #20
 8002210:	2200      	movs	r2, #0
 8002212:	601a      	str	r2, [r3, #0]
 8002214:	605a      	str	r2, [r3, #4]
 8002216:	609a      	str	r2, [r3, #8]
 8002218:	60da      	str	r2, [r3, #12]
 800221a:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4a17      	ldr	r2, [pc, #92]	; (8002280 <HAL_QSPI_MspInit+0x7c>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d128      	bne.n	8002278 <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8002226:	4b17      	ldr	r3, [pc, #92]	; (8002284 <HAL_QSPI_MspInit+0x80>)
 8002228:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800222a:	4a16      	ldr	r2, [pc, #88]	; (8002284 <HAL_QSPI_MspInit+0x80>)
 800222c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002230:	6513      	str	r3, [r2, #80]	; 0x50
 8002232:	4b14      	ldr	r3, [pc, #80]	; (8002284 <HAL_QSPI_MspInit+0x80>)
 8002234:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002236:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800223a:	613b      	str	r3, [r7, #16]
 800223c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800223e:	4b11      	ldr	r3, [pc, #68]	; (8002284 <HAL_QSPI_MspInit+0x80>)
 8002240:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002242:	4a10      	ldr	r2, [pc, #64]	; (8002284 <HAL_QSPI_MspInit+0x80>)
 8002244:	f043 0310 	orr.w	r3, r3, #16
 8002248:	64d3      	str	r3, [r2, #76]	; 0x4c
 800224a:	4b0e      	ldr	r3, [pc, #56]	; (8002284 <HAL_QSPI_MspInit+0x80>)
 800224c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800224e:	f003 0310 	and.w	r3, r3, #16
 8002252:	60fb      	str	r3, [r7, #12]
 8002254:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3 
    */
    GPIO_InitStruct.Pin = QSPI_CLK_Pin|QSPI_CS_Pin|QSPI_D0_Pin|QSPI_D1_Pin 
 8002256:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 800225a:	617b      	str	r3, [r7, #20]
                          |QSPI_D2_Pin|QSPI_D3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800225c:	2302      	movs	r3, #2
 800225e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002260:	2300      	movs	r3, #0
 8002262:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002264:	2303      	movs	r3, #3
 8002266:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8002268:	230a      	movs	r3, #10
 800226a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800226c:	f107 0314 	add.w	r3, r7, #20
 8002270:	4619      	mov	r1, r3
 8002272:	4805      	ldr	r0, [pc, #20]	; (8002288 <HAL_QSPI_MspInit+0x84>)
 8002274:	f002 fe62 	bl	8004f3c <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 8002278:	bf00      	nop
 800227a:	3728      	adds	r7, #40	; 0x28
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}
 8002280:	a0001000 	.word	0xa0001000
 8002284:	40021000 	.word	0x40021000
 8002288:	48001000 	.word	0x48001000

0800228c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b084      	sub	sp, #16
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4a0d      	ldr	r2, [pc, #52]	; (80022d0 <HAL_TIM_Base_MspInit+0x44>)
 800229a:	4293      	cmp	r3, r2
 800229c:	d113      	bne.n	80022c6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800229e:	4b0d      	ldr	r3, [pc, #52]	; (80022d4 <HAL_TIM_Base_MspInit+0x48>)
 80022a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022a2:	4a0c      	ldr	r2, [pc, #48]	; (80022d4 <HAL_TIM_Base_MspInit+0x48>)
 80022a4:	f043 0304 	orr.w	r3, r3, #4
 80022a8:	6593      	str	r3, [r2, #88]	; 0x58
 80022aa:	4b0a      	ldr	r3, [pc, #40]	; (80022d4 <HAL_TIM_Base_MspInit+0x48>)
 80022ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022ae:	f003 0304 	and.w	r3, r3, #4
 80022b2:	60fb      	str	r3, [r7, #12]
 80022b4:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80022b6:	2200      	movs	r2, #0
 80022b8:	2100      	movs	r1, #0
 80022ba:	201e      	movs	r0, #30
 80022bc:	f002 fe07 	bl	8004ece <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80022c0:	201e      	movs	r0, #30
 80022c2:	f002 fe20 	bl	8004f06 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80022c6:	bf00      	nop
 80022c8:	3710      	adds	r7, #16
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	bf00      	nop
 80022d0:	40000800 	.word	0x40000800
 80022d4:	40021000 	.word	0x40021000

080022d8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b08a      	sub	sp, #40	; 0x28
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022e0:	f107 0314 	add.w	r3, r7, #20
 80022e4:	2200      	movs	r2, #0
 80022e6:	601a      	str	r2, [r3, #0]
 80022e8:	605a      	str	r2, [r3, #4]
 80022ea:	609a      	str	r2, [r3, #8]
 80022ec:	60da      	str	r2, [r3, #12]
 80022ee:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	4a17      	ldr	r2, [pc, #92]	; (8002354 <HAL_UART_MspInit+0x7c>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d127      	bne.n	800234a <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80022fa:	4b17      	ldr	r3, [pc, #92]	; (8002358 <HAL_UART_MspInit+0x80>)
 80022fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022fe:	4a16      	ldr	r2, [pc, #88]	; (8002358 <HAL_UART_MspInit+0x80>)
 8002300:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002304:	6613      	str	r3, [r2, #96]	; 0x60
 8002306:	4b14      	ldr	r3, [pc, #80]	; (8002358 <HAL_UART_MspInit+0x80>)
 8002308:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800230a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800230e:	613b      	str	r3, [r7, #16]
 8002310:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002312:	4b11      	ldr	r3, [pc, #68]	; (8002358 <HAL_UART_MspInit+0x80>)
 8002314:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002316:	4a10      	ldr	r2, [pc, #64]	; (8002358 <HAL_UART_MspInit+0x80>)
 8002318:	f043 0302 	orr.w	r3, r3, #2
 800231c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800231e:	4b0e      	ldr	r3, [pc, #56]	; (8002358 <HAL_UART_MspInit+0x80>)
 8002320:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002322:	f003 0302 	and.w	r3, r3, #2
 8002326:	60fb      	str	r3, [r7, #12]
 8002328:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration    
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800232a:	23c0      	movs	r3, #192	; 0xc0
 800232c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800232e:	2302      	movs	r3, #2
 8002330:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002332:	2300      	movs	r3, #0
 8002334:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002336:	2303      	movs	r3, #3
 8002338:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800233a:	2307      	movs	r3, #7
 800233c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800233e:	f107 0314 	add.w	r3, r7, #20
 8002342:	4619      	mov	r1, r3
 8002344:	4805      	ldr	r0, [pc, #20]	; (800235c <HAL_UART_MspInit+0x84>)
 8002346:	f002 fdf9 	bl	8004f3c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800234a:	bf00      	nop
 800234c:	3728      	adds	r7, #40	; 0x28
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	40013800 	.word	0x40013800
 8002358:	40021000 	.word	0x40021000
 800235c:	48000400 	.word	0x48000400

08002360 <HAL_SAI_MspInit>:
}

static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b08a      	sub	sp, #40	; 0x28
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	4a33      	ldr	r2, [pc, #204]	; (800243c <HAL_SAI_MspInit+0xdc>)
 800236e:	4293      	cmp	r3, r2
 8002370:	d135      	bne.n	80023de <HAL_SAI_MspInit+0x7e>
    {
    /* Peripheral clock enable */
    if (SAI1_client == 0)
 8002372:	4b33      	ldr	r3, [pc, #204]	; (8002440 <HAL_SAI_MspInit+0xe0>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	2b00      	cmp	r3, #0
 8002378:	d10b      	bne.n	8002392 <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 800237a:	4b32      	ldr	r3, [pc, #200]	; (8002444 <HAL_SAI_MspInit+0xe4>)
 800237c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800237e:	4a31      	ldr	r2, [pc, #196]	; (8002444 <HAL_SAI_MspInit+0xe4>)
 8002380:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002384:	6613      	str	r3, [r2, #96]	; 0x60
 8002386:	4b2f      	ldr	r3, [pc, #188]	; (8002444 <HAL_SAI_MspInit+0xe4>)
 8002388:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800238a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800238e:	613b      	str	r3, [r7, #16]
 8002390:	693b      	ldr	r3, [r7, #16]
    }
    SAI1_client ++;
 8002392:	4b2b      	ldr	r3, [pc, #172]	; (8002440 <HAL_SAI_MspInit+0xe0>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	3301      	adds	r3, #1
 8002398:	4a29      	ldr	r2, [pc, #164]	; (8002440 <HAL_SAI_MspInit+0xe0>)
 800239a:	6013      	str	r3, [r2, #0]
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    PE9     ------> SAI1_FS_B 
    */
    GPIO_InitStruct.Pin = SAI1_MCK_Pin|SAI1_FS_Pin|SAI1_SCK_Pin|SAI1_SD_Pin;
 800239c:	2374      	movs	r3, #116	; 0x74
 800239e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023a0:	2302      	movs	r3, #2
 80023a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023a4:	2300      	movs	r3, #0
 80023a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023a8:	2303      	movs	r3, #3
 80023aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80023ac:	230d      	movs	r3, #13
 80023ae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80023b0:	f107 0314 	add.w	r3, r7, #20
 80023b4:	4619      	mov	r1, r3
 80023b6:	4824      	ldr	r0, [pc, #144]	; (8002448 <HAL_SAI_MspInit+0xe8>)
 80023b8:	f002 fdc0 	bl	8004f3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AUDIO_CLK_Pin;
 80023bc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80023c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023c2:	2302      	movs	r3, #2
 80023c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c6:	2300      	movs	r3, #0
 80023c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023ca:	2300      	movs	r3, #0
 80023cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80023ce:	230d      	movs	r3, #13
 80023d0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(AUDIO_CLK_GPIO_Port, &GPIO_InitStruct);
 80023d2:	f107 0314 	add.w	r3, r7, #20
 80023d6:	4619      	mov	r1, r3
 80023d8:	481b      	ldr	r0, [pc, #108]	; (8002448 <HAL_SAI_MspInit+0xe8>)
 80023da:	f002 fdaf 	bl	8004f3c <HAL_GPIO_Init>

    }
    if(hsai->Instance==SAI1_Block_B)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	4a1a      	ldr	r2, [pc, #104]	; (800244c <HAL_SAI_MspInit+0xec>)
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d124      	bne.n	8002432 <HAL_SAI_MspInit+0xd2>
    {
      /* Peripheral clock enable */
      if (SAI1_client == 0)
 80023e8:	4b15      	ldr	r3, [pc, #84]	; (8002440 <HAL_SAI_MspInit+0xe0>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d10b      	bne.n	8002408 <HAL_SAI_MspInit+0xa8>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 80023f0:	4b14      	ldr	r3, [pc, #80]	; (8002444 <HAL_SAI_MspInit+0xe4>)
 80023f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80023f4:	4a13      	ldr	r2, [pc, #76]	; (8002444 <HAL_SAI_MspInit+0xe4>)
 80023f6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80023fa:	6613      	str	r3, [r2, #96]	; 0x60
 80023fc:	4b11      	ldr	r3, [pc, #68]	; (8002444 <HAL_SAI_MspInit+0xe4>)
 80023fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002400:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002404:	60fb      	str	r3, [r7, #12]
 8002406:	68fb      	ldr	r3, [r7, #12]
      }
    SAI1_client ++;
 8002408:	4b0d      	ldr	r3, [pc, #52]	; (8002440 <HAL_SAI_MspInit+0xe0>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	3301      	adds	r3, #1
 800240e:	4a0c      	ldr	r2, [pc, #48]	; (8002440 <HAL_SAI_MspInit+0xe0>)
 8002410:	6013      	str	r3, [r2, #0]
    
    /**SAI1_B_Block_B GPIO Configuration    
    PE7     ------> SAI1_SD_B 
    */
    GPIO_InitStruct.Pin = AUDIO_DIN_Pin;
 8002412:	2380      	movs	r3, #128	; 0x80
 8002414:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002416:	2302      	movs	r3, #2
 8002418:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800241a:	2300      	movs	r3, #0
 800241c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800241e:	2303      	movs	r3, #3
 8002420:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8002422:	230d      	movs	r3, #13
 8002424:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(AUDIO_DIN_GPIO_Port, &GPIO_InitStruct);
 8002426:	f107 0314 	add.w	r3, r7, #20
 800242a:	4619      	mov	r1, r3
 800242c:	4806      	ldr	r0, [pc, #24]	; (8002448 <HAL_SAI_MspInit+0xe8>)
 800242e:	f002 fd85 	bl	8004f3c <HAL_GPIO_Init>

    }
}
 8002432:	bf00      	nop
 8002434:	3728      	adds	r7, #40	; 0x28
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}
 800243a:	bf00      	nop
 800243c:	40015404 	.word	0x40015404
 8002440:	20000264 	.word	0x20000264
 8002444:	40021000 	.word	0x40021000
 8002448:	48001000 	.word	0x48001000
 800244c:	40015424 	.word	0x40015424

08002450 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002450:	b480      	push	{r7}
 8002452:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002454:	bf00      	nop
 8002456:	46bd      	mov	sp, r7
 8002458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245c:	4770      	bx	lr

0800245e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800245e:	b480      	push	{r7}
 8002460:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002462:	e7fe      	b.n	8002462 <HardFault_Handler+0x4>

08002464 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002464:	b480      	push	{r7}
 8002466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002468:	e7fe      	b.n	8002468 <MemManage_Handler+0x4>

0800246a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800246a:	b480      	push	{r7}
 800246c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800246e:	e7fe      	b.n	800246e <BusFault_Handler+0x4>

08002470 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002470:	b480      	push	{r7}
 8002472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002474:	e7fe      	b.n	8002474 <UsageFault_Handler+0x4>

08002476 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002476:	b480      	push	{r7}
 8002478:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800247a:	bf00      	nop
 800247c:	46bd      	mov	sp, r7
 800247e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002482:	4770      	bx	lr

08002484 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002484:	b480      	push	{r7}
 8002486:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002488:	bf00      	nop
 800248a:	46bd      	mov	sp, r7
 800248c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002490:	4770      	bx	lr

08002492 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002492:	b480      	push	{r7}
 8002494:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002496:	bf00      	nop
 8002498:	46bd      	mov	sp, r7
 800249a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249e:	4770      	bx	lr

080024a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024a4:	f000 fe9a 	bl	80031dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024a8:	bf00      	nop
 80024aa:	bd80      	pop	{r7, pc}

080024ac <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80024b0:	4802      	ldr	r0, [pc, #8]	; (80024bc <ADC1_2_IRQHandler+0x10>)
 80024b2:	f001 fc2b 	bl	8003d0c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80024b6:	bf00      	nop
 80024b8:	bd80      	pop	{r7, pc}
 80024ba:	bf00      	nop
 80024bc:	2000027c 	.word	0x2000027c

080024c0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80024c4:	4802      	ldr	r0, [pc, #8]	; (80024d0 <OTG_FS_IRQHandler+0x10>)
 80024c6:	f003 f9ab 	bl	8005820 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80024ca:	bf00      	nop
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	bf00      	nop
 80024d0:	200039a4 	.word	0x200039a4

080024d4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b084      	sub	sp, #16
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80024dc:	4b11      	ldr	r3, [pc, #68]	; (8002524 <_sbrk+0x50>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d102      	bne.n	80024ea <_sbrk+0x16>
		heap_end = &end;
 80024e4:	4b0f      	ldr	r3, [pc, #60]	; (8002524 <_sbrk+0x50>)
 80024e6:	4a10      	ldr	r2, [pc, #64]	; (8002528 <_sbrk+0x54>)
 80024e8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80024ea:	4b0e      	ldr	r3, [pc, #56]	; (8002524 <_sbrk+0x50>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80024f0:	4b0c      	ldr	r3, [pc, #48]	; (8002524 <_sbrk+0x50>)
 80024f2:	681a      	ldr	r2, [r3, #0]
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	4413      	add	r3, r2
 80024f8:	466a      	mov	r2, sp
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d907      	bls.n	800250e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80024fe:	f00a fcd9 	bl	800ceb4 <__errno>
 8002502:	4602      	mov	r2, r0
 8002504:	230c      	movs	r3, #12
 8002506:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8002508:	f04f 33ff 	mov.w	r3, #4294967295
 800250c:	e006      	b.n	800251c <_sbrk+0x48>
	}

	heap_end += incr;
 800250e:	4b05      	ldr	r3, [pc, #20]	; (8002524 <_sbrk+0x50>)
 8002510:	681a      	ldr	r2, [r3, #0]
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	4413      	add	r3, r2
 8002516:	4a03      	ldr	r2, [pc, #12]	; (8002524 <_sbrk+0x50>)
 8002518:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800251a:	68fb      	ldr	r3, [r7, #12]
}
 800251c:	4618      	mov	r0, r3
 800251e:	3710      	adds	r7, #16
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}
 8002524:	20000268 	.word	0x20000268
 8002528:	20003c70 	.word	0x20003c70

0800252c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800252c:	b480      	push	{r7}
 800252e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002530:	4b17      	ldr	r3, [pc, #92]	; (8002590 <SystemInit+0x64>)
 8002532:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002536:	4a16      	ldr	r2, [pc, #88]	; (8002590 <SystemInit+0x64>)
 8002538:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800253c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002540:	4b14      	ldr	r3, [pc, #80]	; (8002594 <SystemInit+0x68>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a13      	ldr	r2, [pc, #76]	; (8002594 <SystemInit+0x68>)
 8002546:	f043 0301 	orr.w	r3, r3, #1
 800254a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 800254c:	4b11      	ldr	r3, [pc, #68]	; (8002594 <SystemInit+0x68>)
 800254e:	2200      	movs	r2, #0
 8002550:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8002552:	4b10      	ldr	r3, [pc, #64]	; (8002594 <SystemInit+0x68>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	4a0f      	ldr	r2, [pc, #60]	; (8002594 <SystemInit+0x68>)
 8002558:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 800255c:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8002560:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8002562:	4b0c      	ldr	r3, [pc, #48]	; (8002594 <SystemInit+0x68>)
 8002564:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002568:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800256a:	4b0a      	ldr	r3, [pc, #40]	; (8002594 <SystemInit+0x68>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	4a09      	ldr	r2, [pc, #36]	; (8002594 <SystemInit+0x68>)
 8002570:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002574:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8002576:	4b07      	ldr	r3, [pc, #28]	; (8002594 <SystemInit+0x68>)
 8002578:	2200      	movs	r2, #0
 800257a:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800257c:	4b04      	ldr	r3, [pc, #16]	; (8002590 <SystemInit+0x64>)
 800257e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002582:	609a      	str	r2, [r3, #8]
#endif
}
 8002584:	bf00      	nop
 8002586:	46bd      	mov	sp, r7
 8002588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258c:	4770      	bx	lr
 800258e:	bf00      	nop
 8002590:	e000ed00 	.word	0xe000ed00
 8002594:	40021000 	.word	0x40021000

08002598 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002598:	f8df d034 	ldr.w	sp, [pc, #52]	; 80025d0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800259c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800259e:	e003      	b.n	80025a8 <LoopCopyDataInit>

080025a0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80025a0:	4b0c      	ldr	r3, [pc, #48]	; (80025d4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80025a2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80025a4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80025a6:	3104      	adds	r1, #4

080025a8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80025a8:	480b      	ldr	r0, [pc, #44]	; (80025d8 <LoopForever+0xa>)
	ldr	r3, =_edata
 80025aa:	4b0c      	ldr	r3, [pc, #48]	; (80025dc <LoopForever+0xe>)
	adds	r2, r0, r1
 80025ac:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80025ae:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80025b0:	d3f6      	bcc.n	80025a0 <CopyDataInit>
	ldr	r2, =_sbss
 80025b2:	4a0b      	ldr	r2, [pc, #44]	; (80025e0 <LoopForever+0x12>)
	b	LoopFillZerobss
 80025b4:	e002      	b.n	80025bc <LoopFillZerobss>

080025b6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80025b6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80025b8:	f842 3b04 	str.w	r3, [r2], #4

080025bc <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80025bc:	4b09      	ldr	r3, [pc, #36]	; (80025e4 <LoopForever+0x16>)
	cmp	r2, r3
 80025be:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80025c0:	d3f9      	bcc.n	80025b6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80025c2:	f7ff ffb3 	bl	800252c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80025c6:	f00a fc7b 	bl	800cec0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80025ca:	f7ff f8a9 	bl	8001720 <main>

080025ce <LoopForever>:

LoopForever:
    b LoopForever
 80025ce:	e7fe      	b.n	80025ce <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80025d0:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80025d4:	080175b8 	.word	0x080175b8
	ldr	r0, =_sdata
 80025d8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80025dc:	2000021c 	.word	0x2000021c
	ldr	r2, =_sbss
 80025e0:	2000021c 	.word	0x2000021c
	ldr	r3, = _ebss
 80025e4:	20003c6c 	.word	0x20003c6c

080025e8 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80025e8:	e7fe      	b.n	80025e8 <ADC3_IRQHandler>
	...

080025ec <BSP_JOY_GetState>:
*            @arg  JOY_LEFT
*            @arg  JOY_RIGHT
*            @arg  JOY_UP
*/
JOYState_TypeDef BSP_JOY_GetState(void)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b082      	sub	sp, #8
 80025f0:	af00      	add	r7, sp, #0
  JOYState_TypeDef joykey;

  for (joykey = JOY_SEL; joykey < (JOY_SEL + JOYn) ; joykey++)
 80025f2:	2300      	movs	r3, #0
 80025f4:	71fb      	strb	r3, [r7, #7]
 80025f6:	e012      	b.n	800261e <BSP_JOY_GetState+0x32>
  {
    if (HAL_GPIO_ReadPin(JOY_PORT[joykey], JOY_PIN[joykey]) == GPIO_PIN_SET)
 80025f8:	79fb      	ldrb	r3, [r7, #7]
 80025fa:	4a0d      	ldr	r2, [pc, #52]	; (8002630 <BSP_JOY_GetState+0x44>)
 80025fc:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002600:	79fb      	ldrb	r3, [r7, #7]
 8002602:	4a0c      	ldr	r2, [pc, #48]	; (8002634 <BSP_JOY_GetState+0x48>)
 8002604:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002608:	4619      	mov	r1, r3
 800260a:	f002 fe3f 	bl	800528c <HAL_GPIO_ReadPin>
 800260e:	4603      	mov	r3, r0
 8002610:	2b01      	cmp	r3, #1
 8002612:	d101      	bne.n	8002618 <BSP_JOY_GetState+0x2c>
    {
      /* Return Code Joystick key pressed */
      return joykey;
 8002614:	79fb      	ldrb	r3, [r7, #7]
 8002616:	e006      	b.n	8002626 <BSP_JOY_GetState+0x3a>
  for (joykey = JOY_SEL; joykey < (JOY_SEL + JOYn) ; joykey++)
 8002618:	79fb      	ldrb	r3, [r7, #7]
 800261a:	3301      	adds	r3, #1
 800261c:	71fb      	strb	r3, [r7, #7]
 800261e:	79fb      	ldrb	r3, [r7, #7]
 8002620:	2b04      	cmp	r3, #4
 8002622:	d9e9      	bls.n	80025f8 <BSP_JOY_GetState+0xc>
    }
  }

  /* No Joystick key pressed */
  return JOY_NONE;
 8002624:	2305      	movs	r3, #5
}
 8002626:	4618      	mov	r0, r3
 8002628:	3708      	adds	r7, #8
 800262a:	46bd      	mov	sp, r7
 800262c:	bd80      	pop	{r7, pc}
 800262e:	bf00      	nop
 8002630:	2000000c 	.word	0x2000000c
 8002634:	0800eb24 	.word	0x0800eb24

08002638 <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 800263c:	4b19      	ldr	r3, [pc, #100]	; (80026a4 <BSP_LCD_GLASS_Init+0x6c>)
 800263e:	4a1a      	ldr	r2, [pc, #104]	; (80026a8 <BSP_LCD_GLASS_Init+0x70>)
 8002640:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 8002642:	4b18      	ldr	r3, [pc, #96]	; (80026a4 <BSP_LCD_GLASS_Init+0x6c>)
 8002644:	2200      	movs	r2, #0
 8002646:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 8002648:	4b16      	ldr	r3, [pc, #88]	; (80026a4 <BSP_LCD_GLASS_Init+0x6c>)
 800264a:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800264e:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 8002650:	4b14      	ldr	r3, [pc, #80]	; (80026a4 <BSP_LCD_GLASS_Init+0x6c>)
 8002652:	220c      	movs	r2, #12
 8002654:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 8002656:	4b13      	ldr	r3, [pc, #76]	; (80026a4 <BSP_LCD_GLASS_Init+0x6c>)
 8002658:	2240      	movs	r2, #64	; 0x40
 800265a:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 800265c:	4b11      	ldr	r3, [pc, #68]	; (80026a4 <BSP_LCD_GLASS_Init+0x6c>)
 800265e:	2200      	movs	r2, #0
 8002660:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 8002662:	4b10      	ldr	r3, [pc, #64]	; (80026a4 <BSP_LCD_GLASS_Init+0x6c>)
 8002664:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 8002668:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 800266a:	4b0e      	ldr	r3, [pc, #56]	; (80026a4 <BSP_LCD_GLASS_Init+0x6c>)
 800266c:	2200      	movs	r2, #0
 800266e:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 8002670:	4b0c      	ldr	r3, [pc, #48]	; (80026a4 <BSP_LCD_GLASS_Init+0x6c>)
 8002672:	2240      	movs	r2, #64	; 0x40
 8002674:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 8002676:	4b0b      	ldr	r3, [pc, #44]	; (80026a4 <BSP_LCD_GLASS_Init+0x6c>)
 8002678:	2200      	movs	r2, #0
 800267a:	625a      	str	r2, [r3, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 800267c:	4b09      	ldr	r3, [pc, #36]	; (80026a4 <BSP_LCD_GLASS_Init+0x6c>)
 800267e:	2200      	movs	r2, #0
 8002680:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 8002682:	4b08      	ldr	r3, [pc, #32]	; (80026a4 <BSP_LCD_GLASS_Init+0x6c>)
 8002684:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002688:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 800268a:	4b06      	ldr	r3, [pc, #24]	; (80026a4 <BSP_LCD_GLASS_Init+0x6c>)
 800268c:	2200      	movs	r2, #0
 800268e:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 8002690:	4804      	ldr	r0, [pc, #16]	; (80026a4 <BSP_LCD_GLASS_Init+0x6c>)
 8002692:	f000 f839 	bl	8002708 <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 8002696:	4803      	ldr	r0, [pc, #12]	; (80026a4 <BSP_LCD_GLASS_Init+0x6c>)
 8002698:	f004 fa44 	bl	8006b24 <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 800269c:	f000 f82a 	bl	80026f4 <BSP_LCD_GLASS_Clear>
}
 80026a0:	bf00      	nop
 80026a2:	bd80      	pop	{r7, pc}
 80026a4:	20003598 	.word	0x20003598
 80026a8:	40002400 	.word	0x40002400

080026ac <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t *ptr)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b084      	sub	sp, #16
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 80026b4:	2300      	movs	r3, #0
 80026b6:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) && (position <= LCD_DIGIT_POSITION_6))
 80026b8:	e00b      	b.n	80026d2 <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 80026ba:	7bfb      	ldrb	r3, [r7, #15]
 80026bc:	2200      	movs	r2, #0
 80026be:	2100      	movs	r1, #0
 80026c0:	6878      	ldr	r0, [r7, #4]
 80026c2:	f000 f9b1 	bl	8002a28 <WriteChar>

    /* Point on the next character */
    ptr++;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	3301      	adds	r3, #1
 80026ca:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 80026cc:	7bfb      	ldrb	r3, [r7, #15]
 80026ce:	3301      	adds	r3, #1
 80026d0:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) && (position <= LCD_DIGIT_POSITION_6))
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	781b      	ldrb	r3, [r3, #0]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d002      	beq.n	80026e0 <BSP_LCD_GLASS_DisplayString+0x34>
 80026da:	7bfb      	ldrb	r3, [r7, #15]
 80026dc:	2b05      	cmp	r3, #5
 80026de:	d9ec      	bls.n	80026ba <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 80026e0:	4803      	ldr	r0, [pc, #12]	; (80026f0 <BSP_LCD_GLASS_DisplayString+0x44>)
 80026e2:	f004 fb90 	bl	8006e06 <HAL_LCD_UpdateDisplayRequest>
}
 80026e6:	bf00      	nop
 80026e8:	3710      	adds	r7, #16
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	bf00      	nop
 80026f0:	20003598 	.word	0x20003598

080026f4 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle);
 80026f8:	4802      	ldr	r0, [pc, #8]	; (8002704 <BSP_LCD_GLASS_Clear+0x10>)
 80026fa:	f004 fb2e 	bl	8006d5a <HAL_LCD_Clear>
}
 80026fe:	bf00      	nop
 8002700:	bd80      	pop	{r7, pc}
 8002702:	bf00      	nop
 8002704:	20003598 	.word	0x20003598

08002708 <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b0c0      	sub	sp, #256	; 0x100
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8002710:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002714:	2200      	movs	r2, #0
 8002716:	601a      	str	r2, [r3, #0]
 8002718:	605a      	str	r2, [r3, #4]
 800271a:	609a      	str	r2, [r3, #8]
 800271c:	60da      	str	r2, [r3, #12]
 800271e:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 8002720:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002724:	2244      	movs	r2, #68	; 0x44
 8002726:	2100      	movs	r1, #0
 8002728:	4618      	mov	r0, r3
 800272a:	f00a fc08 	bl	800cf3e <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 800272e:	f107 0320 	add.w	r3, r7, #32
 8002732:	2288      	movs	r2, #136	; 0x88
 8002734:	2100      	movs	r1, #0
 8002736:	4618      	mov	r0, r3
 8002738:	f00a fc01 	bl	800cf3e <memset>

  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 800273c:	4b51      	ldr	r3, [pc, #324]	; (8002884 <LCD_MspInit+0x17c>)
 800273e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002740:	4a50      	ldr	r2, [pc, #320]	; (8002884 <LCD_MspInit+0x17c>)
 8002742:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002746:	6593      	str	r3, [r2, #88]	; 0x58
 8002748:	4b4e      	ldr	r3, [pc, #312]	; (8002884 <LCD_MspInit+0x17c>)
 800274a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800274c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002750:	61fb      	str	r3, [r7, #28]
 8002752:	69fb      	ldr	r3, [r7, #28]

  /*##-2- Configure LSE as RTC clock soucre ###################################*/
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 8002754:	2304      	movs	r3, #4
 8002756:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 800275a:	2300      	movs	r3, #0
 800275c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 8002760:	2301      	movs	r3, #1
 8002762:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 8002766:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800276a:	4618      	mov	r0, r3
 800276c:	f004 fcf2 	bl	8007154 <HAL_RCC_OscConfig>
 8002770:	4603      	mov	r3, r0
 8002772:	2b00      	cmp	r3, #0
 8002774:	d000      	beq.n	8002778 <LCD_MspInit+0x70>
  {
    while (1);
 8002776:	e7fe      	b.n	8002776 <LCD_MspInit+0x6e>
  }

  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002778:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800277c:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800277e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002782:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 8002786:	f107 0320 	add.w	r3, r7, #32
 800278a:	4618      	mov	r0, r3
 800278c:	f005 fa96 	bl	8007cbc <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002790:	4b3c      	ldr	r3, [pc, #240]	; (8002884 <LCD_MspInit+0x17c>)
 8002792:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002794:	4a3b      	ldr	r2, [pc, #236]	; (8002884 <LCD_MspInit+0x17c>)
 8002796:	f043 0301 	orr.w	r3, r3, #1
 800279a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800279c:	4b39      	ldr	r3, [pc, #228]	; (8002884 <LCD_MspInit+0x17c>)
 800279e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027a0:	f003 0301 	and.w	r3, r3, #1
 80027a4:	61bb      	str	r3, [r7, #24]
 80027a6:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80027a8:	4b36      	ldr	r3, [pc, #216]	; (8002884 <LCD_MspInit+0x17c>)
 80027aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027ac:	4a35      	ldr	r2, [pc, #212]	; (8002884 <LCD_MspInit+0x17c>)
 80027ae:	f043 0302 	orr.w	r3, r3, #2
 80027b2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80027b4:	4b33      	ldr	r3, [pc, #204]	; (8002884 <LCD_MspInit+0x17c>)
 80027b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027b8:	f003 0302 	and.w	r3, r3, #2
 80027bc:	617b      	str	r3, [r7, #20]
 80027be:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80027c0:	4b30      	ldr	r3, [pc, #192]	; (8002884 <LCD_MspInit+0x17c>)
 80027c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027c4:	4a2f      	ldr	r2, [pc, #188]	; (8002884 <LCD_MspInit+0x17c>)
 80027c6:	f043 0304 	orr.w	r3, r3, #4
 80027ca:	64d3      	str	r3, [r2, #76]	; 0x4c
 80027cc:	4b2d      	ldr	r3, [pc, #180]	; (8002884 <LCD_MspInit+0x17c>)
 80027ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027d0:	f003 0304 	and.w	r3, r3, #4
 80027d4:	613b      	str	r3, [r7, #16]
 80027d6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80027d8:	4b2a      	ldr	r3, [pc, #168]	; (8002884 <LCD_MspInit+0x17c>)
 80027da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027dc:	4a29      	ldr	r2, [pc, #164]	; (8002884 <LCD_MspInit+0x17c>)
 80027de:	f043 0308 	orr.w	r3, r3, #8
 80027e2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80027e4:	4b27      	ldr	r3, [pc, #156]	; (8002884 <LCD_MspInit+0x17c>)
 80027e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027e8:	f003 0308 	and.w	r3, r3, #8
 80027ec:	60fb      	str	r3, [r7, #12]
 80027ee:	68fb      	ldr	r3, [r7, #12]


  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 80027f0:	f248 73c0 	movw	r3, #34752	; 0x87c0
 80027f4:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 80027f8:	2302      	movs	r3, #2
 80027fa:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 80027fe:	2300      	movs	r3, #0
 8002800:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_FREQ_VERY_HIGH;
 8002804:	2303      	movs	r3, #3
 8002806:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 800280a:	230b      	movs	r3, #11
 800280c:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 8002810:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002814:	4619      	mov	r1, r3
 8002816:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800281a:	f002 fb8f 	bl	8004f3c <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 800281e:	f24f 2333 	movw	r3, #62003	; 0xf233
 8002822:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 8002826:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800282a:	4619      	mov	r1, r3
 800282c:	4816      	ldr	r0, [pc, #88]	; (8002888 <LCD_MspInit+0x180>)
 800282e:	f002 fb85 	bl	8004f3c <HAL_GPIO_Init>

  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 8002832:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8002836:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 800283a:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800283e:	4619      	mov	r1, r3
 8002840:	4812      	ldr	r0, [pc, #72]	; (800288c <LCD_MspInit+0x184>)
 8002842:	f002 fb7b 	bl	8004f3c <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 8002846:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 800284a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 800284e:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002852:	4619      	mov	r1, r3
 8002854:	480e      	ldr	r0, [pc, #56]	; (8002890 <LCD_MspInit+0x188>)
 8002856:	f002 fb71 	bl	8004f3c <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 800285a:	2002      	movs	r0, #2
 800285c:	f000 fcdc 	bl	8003218 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 8002860:	4b08      	ldr	r3, [pc, #32]	; (8002884 <LCD_MspInit+0x17c>)
 8002862:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002864:	4a07      	ldr	r2, [pc, #28]	; (8002884 <LCD_MspInit+0x17c>)
 8002866:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800286a:	6593      	str	r3, [r2, #88]	; 0x58
 800286c:	4b05      	ldr	r3, [pc, #20]	; (8002884 <LCD_MspInit+0x17c>)
 800286e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002870:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002874:	60bb      	str	r3, [r7, #8]
 8002876:	68bb      	ldr	r3, [r7, #8]
}
 8002878:	bf00      	nop
 800287a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}
 8002882:	bf00      	nop
 8002884:	40021000 	.word	0x40021000
 8002888:	48000400 	.word	0x48000400
 800288c:	48000800 	.word	0x48000800
 8002890:	48000c00 	.word	0x48000c00

08002894 <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t *Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 8002894:	b480      	push	{r7}
 8002896:	b085      	sub	sp, #20
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
 800289c:	460b      	mov	r3, r1
 800289e:	70fb      	strb	r3, [r7, #3]
 80028a0:	4613      	mov	r3, r2
 80028a2:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 80028a4:	2300      	movs	r3, #0
 80028a6:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 80028a8:	2300      	movs	r3, #0
 80028aa:	737b      	strb	r3, [r7, #13]
 80028ac:	2300      	movs	r3, #0
 80028ae:	733b      	strb	r3, [r7, #12]

  switch (*Char)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	781b      	ldrb	r3, [r3, #0]
 80028b4:	2b2f      	cmp	r3, #47	; 0x2f
 80028b6:	d04d      	beq.n	8002954 <Convert+0xc0>
 80028b8:	2b2f      	cmp	r3, #47	; 0x2f
 80028ba:	dc11      	bgt.n	80028e0 <Convert+0x4c>
 80028bc:	2b29      	cmp	r3, #41	; 0x29
 80028be:	d02e      	beq.n	800291e <Convert+0x8a>
 80028c0:	2b29      	cmp	r3, #41	; 0x29
 80028c2:	dc06      	bgt.n	80028d2 <Convert+0x3e>
 80028c4:	2b25      	cmp	r3, #37	; 0x25
 80028c6:	d04c      	beq.n	8002962 <Convert+0xce>
 80028c8:	2b28      	cmp	r3, #40	; 0x28
 80028ca:	d025      	beq.n	8002918 <Convert+0x84>
 80028cc:	2b20      	cmp	r3, #32
 80028ce:	d01c      	beq.n	800290a <Convert+0x76>
 80028d0:	e057      	b.n	8002982 <Convert+0xee>
 80028d2:	2b2b      	cmp	r3, #43	; 0x2b
 80028d4:	d03a      	beq.n	800294c <Convert+0xb8>
 80028d6:	2b2b      	cmp	r3, #43	; 0x2b
 80028d8:	db1a      	blt.n	8002910 <Convert+0x7c>
 80028da:	2b2d      	cmp	r3, #45	; 0x2d
 80028dc:	d032      	beq.n	8002944 <Convert+0xb0>
 80028de:	e050      	b.n	8002982 <Convert+0xee>
 80028e0:	2b6d      	cmp	r3, #109	; 0x6d
 80028e2:	d023      	beq.n	800292c <Convert+0x98>
 80028e4:	2b6d      	cmp	r3, #109	; 0x6d
 80028e6:	dc04      	bgt.n	80028f2 <Convert+0x5e>
 80028e8:	2b39      	cmp	r3, #57	; 0x39
 80028ea:	dd42      	ble.n	8002972 <Convert+0xde>
 80028ec:	2b64      	cmp	r3, #100	; 0x64
 80028ee:	d019      	beq.n	8002924 <Convert+0x90>
 80028f0:	e047      	b.n	8002982 <Convert+0xee>
 80028f2:	2bb0      	cmp	r3, #176	; 0xb0
 80028f4:	d031      	beq.n	800295a <Convert+0xc6>
 80028f6:	2bb0      	cmp	r3, #176	; 0xb0
 80028f8:	dc02      	bgt.n	8002900 <Convert+0x6c>
 80028fa:	2b6e      	cmp	r3, #110	; 0x6e
 80028fc:	d01a      	beq.n	8002934 <Convert+0xa0>
 80028fe:	e040      	b.n	8002982 <Convert+0xee>
 8002900:	2bb5      	cmp	r3, #181	; 0xb5
 8002902:	d01b      	beq.n	800293c <Convert+0xa8>
 8002904:	2bff      	cmp	r3, #255	; 0xff
 8002906:	d030      	beq.n	800296a <Convert+0xd6>
 8002908:	e03b      	b.n	8002982 <Convert+0xee>
  {
    case ' ' :
      ch = 0x00;
 800290a:	2300      	movs	r3, #0
 800290c:	81fb      	strh	r3, [r7, #14]
      break;
 800290e:	e057      	b.n	80029c0 <Convert+0x12c>

    case '*':
      ch = C_STAR;
 8002910:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 8002914:	81fb      	strh	r3, [r7, #14]
      break;
 8002916:	e053      	b.n	80029c0 <Convert+0x12c>

    case '(' :
      ch = C_OPENPARMAP;
 8002918:	2328      	movs	r3, #40	; 0x28
 800291a:	81fb      	strh	r3, [r7, #14]
      break;
 800291c:	e050      	b.n	80029c0 <Convert+0x12c>

    case ')' :
      ch = C_CLOSEPARMAP;
 800291e:	2311      	movs	r3, #17
 8002920:	81fb      	strh	r3, [r7, #14]
      break;
 8002922:	e04d      	b.n	80029c0 <Convert+0x12c>

    case 'd' :
      ch = C_DMAP;
 8002924:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 8002928:	81fb      	strh	r3, [r7, #14]
      break;
 800292a:	e049      	b.n	80029c0 <Convert+0x12c>

    case 'm' :
      ch = C_MMAP;
 800292c:	f24b 2310 	movw	r3, #45584	; 0xb210
 8002930:	81fb      	strh	r3, [r7, #14]
      break;
 8002932:	e045      	b.n	80029c0 <Convert+0x12c>

    case 'n' :
      ch = C_NMAP;
 8002934:	f242 2310 	movw	r3, #8720	; 0x2210
 8002938:	81fb      	strh	r3, [r7, #14]
      break;
 800293a:	e041      	b.n	80029c0 <Convert+0x12c>

    case '' :
      ch = C_UMAP;
 800293c:	f246 0384 	movw	r3, #24708	; 0x6084
 8002940:	81fb      	strh	r3, [r7, #14]
      break;
 8002942:	e03d      	b.n	80029c0 <Convert+0x12c>

    case '-' :
      ch = C_MINUS;
 8002944:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8002948:	81fb      	strh	r3, [r7, #14]
      break;
 800294a:	e039      	b.n	80029c0 <Convert+0x12c>

    case '+' :
      ch = C_PLUS;
 800294c:	f24a 0314 	movw	r3, #40980	; 0xa014
 8002950:	81fb      	strh	r3, [r7, #14]
      break;
 8002952:	e035      	b.n	80029c0 <Convert+0x12c>

    case '/' :
      ch = C_SLATCH;
 8002954:	23c0      	movs	r3, #192	; 0xc0
 8002956:	81fb      	strh	r3, [r7, #14]
      break;
 8002958:	e032      	b.n	80029c0 <Convert+0x12c>

    case '' :
      ch = C_PERCENT_1;
 800295a:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 800295e:	81fb      	strh	r3, [r7, #14]
      break;
 8002960:	e02e      	b.n	80029c0 <Convert+0x12c>
    case '%' :
      ch = C_PERCENT_2;
 8002962:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 8002966:	81fb      	strh	r3, [r7, #14]
      break;
 8002968:	e02a      	b.n	80029c0 <Convert+0x12c>
    case 255 :
      ch = C_FULL;
 800296a:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 800296e:	81fb      	strh	r3, [r7, #14]
      break ;
 8002970:	e026      	b.n	80029c0 <Convert+0x12c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':
      ch = NumberMap[*Char - ASCII_CHAR_0];
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	781b      	ldrb	r3, [r3, #0]
 8002976:	3b30      	subs	r3, #48	; 0x30
 8002978:	4a28      	ldr	r2, [pc, #160]	; (8002a1c <Convert+0x188>)
 800297a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800297e:	81fb      	strh	r3, [r7, #14]
      break;
 8002980:	e01e      	b.n	80029c0 <Convert+0x12c>

    default:
      /* The character Char is one letter in upper case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL))
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	781b      	ldrb	r3, [r3, #0]
 8002986:	2b5a      	cmp	r3, #90	; 0x5a
 8002988:	d80a      	bhi.n	80029a0 <Convert+0x10c>
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	781b      	ldrb	r3, [r3, #0]
 800298e:	2b40      	cmp	r3, #64	; 0x40
 8002990:	d906      	bls.n	80029a0 <Convert+0x10c>
      {
        ch = CapLetterMap[*Char - 'A'];
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	781b      	ldrb	r3, [r3, #0]
 8002996:	3b41      	subs	r3, #65	; 0x41
 8002998:	4a21      	ldr	r2, [pc, #132]	; (8002a20 <Convert+0x18c>)
 800299a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800299e:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && (*Char > ASCII_CHAR_APOSTROPHE))
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	781b      	ldrb	r3, [r3, #0]
 80029a4:	2b7a      	cmp	r3, #122	; 0x7a
 80029a6:	d80a      	bhi.n	80029be <Convert+0x12a>
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	781b      	ldrb	r3, [r3, #0]
 80029ac:	2b60      	cmp	r3, #96	; 0x60
 80029ae:	d906      	bls.n	80029be <Convert+0x12a>
      {
        ch = CapLetterMap[*Char - 'a'];
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	781b      	ldrb	r3, [r3, #0]
 80029b4:	3b61      	subs	r3, #97	; 0x61
 80029b6:	4a1a      	ldr	r2, [pc, #104]	; (8002a20 <Convert+0x18c>)
 80029b8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80029bc:	81fb      	strh	r3, [r7, #14]
      }
      break;
 80029be:	bf00      	nop
  }

  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 80029c0:	78fb      	ldrb	r3, [r7, #3]
 80029c2:	2b01      	cmp	r3, #1
 80029c4:	d103      	bne.n	80029ce <Convert+0x13a>
  {
    ch |= 0x0002;
 80029c6:	89fb      	ldrh	r3, [r7, #14]
 80029c8:	f043 0302 	orr.w	r3, r3, #2
 80029cc:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 80029ce:	78bb      	ldrb	r3, [r7, #2]
 80029d0:	2b01      	cmp	r3, #1
 80029d2:	d103      	bne.n	80029dc <Convert+0x148>
  {
    ch |= 0x0020;
 80029d4:	89fb      	ldrh	r3, [r7, #14]
 80029d6:	f043 0320 	orr.w	r3, r3, #32
 80029da:	81fb      	strh	r3, [r7, #14]
  }

  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 80029dc:	230c      	movs	r3, #12
 80029de:	737b      	strb	r3, [r7, #13]
 80029e0:	2300      	movs	r3, #0
 80029e2:	733b      	strb	r3, [r7, #12]
 80029e4:	e010      	b.n	8002a08 <Convert+0x174>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 80029e6:	89fa      	ldrh	r2, [r7, #14]
 80029e8:	7b7b      	ldrb	r3, [r7, #13]
 80029ea:	fa42 f303 	asr.w	r3, r2, r3
 80029ee:	461a      	mov	r2, r3
 80029f0:	7b3b      	ldrb	r3, [r7, #12]
 80029f2:	f002 020f 	and.w	r2, r2, #15
 80029f6:	490b      	ldr	r1, [pc, #44]	; (8002a24 <Convert+0x190>)
 80029f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 80029fc:	7b7b      	ldrb	r3, [r7, #13]
 80029fe:	3b04      	subs	r3, #4
 8002a00:	737b      	strb	r3, [r7, #13]
 8002a02:	7b3b      	ldrb	r3, [r7, #12]
 8002a04:	3301      	adds	r3, #1
 8002a06:	733b      	strb	r3, [r7, #12]
 8002a08:	7b3b      	ldrb	r3, [r7, #12]
 8002a0a:	2b03      	cmp	r3, #3
 8002a0c:	d9eb      	bls.n	80029e6 <Convert+0x152>
  }
}
 8002a0e:	bf00      	nop
 8002a10:	3714      	adds	r7, #20
 8002a12:	46bd      	mov	sp, r7
 8002a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a18:	4770      	bx	lr
 8002a1a:	bf00      	nop
 8002a1c:	0800eb64 	.word	0x0800eb64
 8002a20:	0800eb30 	.word	0x0800eb30
 8002a24:	20003588 	.word	0x20003588

08002a28 <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t *ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b084      	sub	sp, #16
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
 8002a30:	4608      	mov	r0, r1
 8002a32:	4611      	mov	r1, r2
 8002a34:	461a      	mov	r2, r3
 8002a36:	4603      	mov	r3, r0
 8002a38:	70fb      	strb	r3, [r7, #3]
 8002a3a:	460b      	mov	r3, r1
 8002a3c:	70bb      	strb	r3, [r7, #2]
 8002a3e:	4613      	mov	r3, r2
 8002a40:	707b      	strb	r3, [r7, #1]
  uint32_t data = 0x00;
 8002a42:	2300      	movs	r3, #0
 8002a44:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 8002a46:	78ba      	ldrb	r2, [r7, #2]
 8002a48:	78fb      	ldrb	r3, [r7, #3]
 8002a4a:	4619      	mov	r1, r3
 8002a4c:	6878      	ldr	r0, [r7, #4]
 8002a4e:	f7ff ff21 	bl	8002894 <Convert>

  switch (Position)
 8002a52:	787b      	ldrb	r3, [r7, #1]
 8002a54:	2b05      	cmp	r3, #5
 8002a56:	f200 835b 	bhi.w	8003110 <WriteChar+0x6e8>
 8002a5a:	a201      	add	r2, pc, #4	; (adr r2, 8002a60 <WriteChar+0x38>)
 8002a5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a60:	08002a79 	.word	0x08002a79
 8002a64:	08002b73 	.word	0x08002b73
 8002a68:	08002c8d 	.word	0x08002c8d
 8002a6c:	08002d8f 	.word	0x08002d8f
 8002a70:	08002ebd 	.word	0x08002ebd
 8002a74:	08003007 	.word	0x08003007
  {
      /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002a78:	4b80      	ldr	r3, [pc, #512]	; (8002c7c <WriteChar+0x254>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	011b      	lsls	r3, r3, #4
 8002a7e:	f003 0210 	and.w	r2, r3, #16
 8002a82:	4b7e      	ldr	r3, [pc, #504]	; (8002c7c <WriteChar+0x254>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	085b      	lsrs	r3, r3, #1
 8002a88:	05db      	lsls	r3, r3, #23
 8002a8a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002a8e:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8002a90:	4b7a      	ldr	r3, [pc, #488]	; (8002c7c <WriteChar+0x254>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	089b      	lsrs	r3, r3, #2
 8002a96:	059b      	lsls	r3, r3, #22
 8002a98:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a9c:	431a      	orrs	r2, r3
 8002a9e:	4b77      	ldr	r3, [pc, #476]	; (8002c7c <WriteChar+0x254>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	4a74      	ldr	r2, [pc, #464]	; (8002c80 <WriteChar+0x258>)
 8002aae:	2100      	movs	r1, #0
 8002ab0:	4874      	ldr	r0, [pc, #464]	; (8002c84 <WriteChar+0x25c>)
 8002ab2:	f004 f8f7 	bl	8006ca4 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002ab6:	4b71      	ldr	r3, [pc, #452]	; (8002c7c <WriteChar+0x254>)
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	011b      	lsls	r3, r3, #4
 8002abc:	f003 0210 	and.w	r2, r3, #16
 8002ac0:	4b6e      	ldr	r3, [pc, #440]	; (8002c7c <WriteChar+0x254>)
 8002ac2:	685b      	ldr	r3, [r3, #4]
 8002ac4:	085b      	lsrs	r3, r3, #1
 8002ac6:	05db      	lsls	r3, r3, #23
 8002ac8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002acc:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8002ace:	4b6b      	ldr	r3, [pc, #428]	; (8002c7c <WriteChar+0x254>)
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	089b      	lsrs	r3, r3, #2
 8002ad4:	059b      	lsls	r3, r3, #22
 8002ad6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ada:	431a      	orrs	r2, r3
 8002adc:	4b67      	ldr	r3, [pc, #412]	; (8002c7c <WriteChar+0x254>)
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002ae4:	4313      	orrs	r3, r2
 8002ae6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	4a65      	ldr	r2, [pc, #404]	; (8002c80 <WriteChar+0x258>)
 8002aec:	2102      	movs	r1, #2
 8002aee:	4865      	ldr	r0, [pc, #404]	; (8002c84 <WriteChar+0x25c>)
 8002af0:	f004 f8d8 	bl	8006ca4 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002af4:	4b61      	ldr	r3, [pc, #388]	; (8002c7c <WriteChar+0x254>)
 8002af6:	689b      	ldr	r3, [r3, #8]
 8002af8:	011b      	lsls	r3, r3, #4
 8002afa:	f003 0210 	and.w	r2, r3, #16
 8002afe:	4b5f      	ldr	r3, [pc, #380]	; (8002c7c <WriteChar+0x254>)
 8002b00:	689b      	ldr	r3, [r3, #8]
 8002b02:	085b      	lsrs	r3, r3, #1
 8002b04:	05db      	lsls	r3, r3, #23
 8002b06:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002b0a:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8002b0c:	4b5b      	ldr	r3, [pc, #364]	; (8002c7c <WriteChar+0x254>)
 8002b0e:	689b      	ldr	r3, [r3, #8]
 8002b10:	089b      	lsrs	r3, r3, #2
 8002b12:	059b      	lsls	r3, r3, #22
 8002b14:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b18:	431a      	orrs	r2, r3
 8002b1a:	4b58      	ldr	r3, [pc, #352]	; (8002c7c <WriteChar+0x254>)
 8002b1c:	689b      	ldr	r3, [r3, #8]
 8002b1e:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002b22:	4313      	orrs	r3, r2
 8002b24:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	4a55      	ldr	r2, [pc, #340]	; (8002c80 <WriteChar+0x258>)
 8002b2a:	2104      	movs	r1, #4
 8002b2c:	4855      	ldr	r0, [pc, #340]	; (8002c84 <WriteChar+0x25c>)
 8002b2e:	f004 f8b9 	bl	8006ca4 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002b32:	4b52      	ldr	r3, [pc, #328]	; (8002c7c <WriteChar+0x254>)
 8002b34:	68db      	ldr	r3, [r3, #12]
 8002b36:	011b      	lsls	r3, r3, #4
 8002b38:	f003 0210 	and.w	r2, r3, #16
 8002b3c:	4b4f      	ldr	r3, [pc, #316]	; (8002c7c <WriteChar+0x254>)
 8002b3e:	68db      	ldr	r3, [r3, #12]
 8002b40:	085b      	lsrs	r3, r3, #1
 8002b42:	05db      	lsls	r3, r3, #23
 8002b44:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002b48:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8002b4a:	4b4c      	ldr	r3, [pc, #304]	; (8002c7c <WriteChar+0x254>)
 8002b4c:	68db      	ldr	r3, [r3, #12]
 8002b4e:	089b      	lsrs	r3, r3, #2
 8002b50:	059b      	lsls	r3, r3, #22
 8002b52:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b56:	431a      	orrs	r2, r3
 8002b58:	4b48      	ldr	r3, [pc, #288]	; (8002c7c <WriteChar+0x254>)
 8002b5a:	68db      	ldr	r3, [r3, #12]
 8002b5c:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002b60:	4313      	orrs	r3, r2
 8002b62:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	4a46      	ldr	r2, [pc, #280]	; (8002c80 <WriteChar+0x258>)
 8002b68:	2106      	movs	r1, #6
 8002b6a:	4846      	ldr	r0, [pc, #280]	; (8002c84 <WriteChar+0x25c>)
 8002b6c:	f004 f89a 	bl	8006ca4 <HAL_LCD_Write>
      break;
 8002b70:	e2cf      	b.n	8003112 <WriteChar+0x6ea>

      /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002b72:	4b42      	ldr	r3, [pc, #264]	; (8002c7c <WriteChar+0x254>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	019b      	lsls	r3, r3, #6
 8002b78:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002b7c:	4b3f      	ldr	r3, [pc, #252]	; (8002c7c <WriteChar+0x254>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	085b      	lsrs	r3, r3, #1
 8002b82:	035b      	lsls	r3, r3, #13
 8002b84:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002b88:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8002b8a:	4b3c      	ldr	r3, [pc, #240]	; (8002c7c <WriteChar+0x254>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	089b      	lsrs	r3, r3, #2
 8002b90:	031b      	lsls	r3, r3, #12
 8002b92:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b96:	431a      	orrs	r2, r3
 8002b98:	4b38      	ldr	r3, [pc, #224]	; (8002c7c <WriteChar+0x254>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	08db      	lsrs	r3, r3, #3
 8002b9e:	015b      	lsls	r3, r3, #5
 8002ba0:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	4a37      	ldr	r2, [pc, #220]	; (8002c88 <WriteChar+0x260>)
 8002bac:	2100      	movs	r1, #0
 8002bae:	4835      	ldr	r0, [pc, #212]	; (8002c84 <WriteChar+0x25c>)
 8002bb0:	f004 f878 	bl	8006ca4 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002bb4:	4b31      	ldr	r3, [pc, #196]	; (8002c7c <WriteChar+0x254>)
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	019b      	lsls	r3, r3, #6
 8002bba:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002bbe:	4b2f      	ldr	r3, [pc, #188]	; (8002c7c <WriteChar+0x254>)
 8002bc0:	685b      	ldr	r3, [r3, #4]
 8002bc2:	085b      	lsrs	r3, r3, #1
 8002bc4:	035b      	lsls	r3, r3, #13
 8002bc6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002bca:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8002bcc:	4b2b      	ldr	r3, [pc, #172]	; (8002c7c <WriteChar+0x254>)
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	089b      	lsrs	r3, r3, #2
 8002bd2:	031b      	lsls	r3, r3, #12
 8002bd4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002bd8:	431a      	orrs	r2, r3
 8002bda:	4b28      	ldr	r3, [pc, #160]	; (8002c7c <WriteChar+0x254>)
 8002bdc:	685b      	ldr	r3, [r3, #4]
 8002bde:	08db      	lsrs	r3, r3, #3
 8002be0:	015b      	lsls	r3, r3, #5
 8002be2:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002be6:	4313      	orrs	r3, r2
 8002be8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	4a26      	ldr	r2, [pc, #152]	; (8002c88 <WriteChar+0x260>)
 8002bee:	2102      	movs	r1, #2
 8002bf0:	4824      	ldr	r0, [pc, #144]	; (8002c84 <WriteChar+0x25c>)
 8002bf2:	f004 f857 	bl	8006ca4 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002bf6:	4b21      	ldr	r3, [pc, #132]	; (8002c7c <WriteChar+0x254>)
 8002bf8:	689b      	ldr	r3, [r3, #8]
 8002bfa:	019b      	lsls	r3, r3, #6
 8002bfc:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002c00:	4b1e      	ldr	r3, [pc, #120]	; (8002c7c <WriteChar+0x254>)
 8002c02:	689b      	ldr	r3, [r3, #8]
 8002c04:	085b      	lsrs	r3, r3, #1
 8002c06:	035b      	lsls	r3, r3, #13
 8002c08:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002c0c:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8002c0e:	4b1b      	ldr	r3, [pc, #108]	; (8002c7c <WriteChar+0x254>)
 8002c10:	689b      	ldr	r3, [r3, #8]
 8002c12:	089b      	lsrs	r3, r3, #2
 8002c14:	031b      	lsls	r3, r3, #12
 8002c16:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c1a:	431a      	orrs	r2, r3
 8002c1c:	4b17      	ldr	r3, [pc, #92]	; (8002c7c <WriteChar+0x254>)
 8002c1e:	689b      	ldr	r3, [r3, #8]
 8002c20:	08db      	lsrs	r3, r3, #3
 8002c22:	015b      	lsls	r3, r3, #5
 8002c24:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002c28:	4313      	orrs	r3, r2
 8002c2a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	4a16      	ldr	r2, [pc, #88]	; (8002c88 <WriteChar+0x260>)
 8002c30:	2104      	movs	r1, #4
 8002c32:	4814      	ldr	r0, [pc, #80]	; (8002c84 <WriteChar+0x25c>)
 8002c34:	f004 f836 	bl	8006ca4 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002c38:	4b10      	ldr	r3, [pc, #64]	; (8002c7c <WriteChar+0x254>)
 8002c3a:	68db      	ldr	r3, [r3, #12]
 8002c3c:	019b      	lsls	r3, r3, #6
 8002c3e:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002c42:	4b0e      	ldr	r3, [pc, #56]	; (8002c7c <WriteChar+0x254>)
 8002c44:	68db      	ldr	r3, [r3, #12]
 8002c46:	085b      	lsrs	r3, r3, #1
 8002c48:	035b      	lsls	r3, r3, #13
 8002c4a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002c4e:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8002c50:	4b0a      	ldr	r3, [pc, #40]	; (8002c7c <WriteChar+0x254>)
 8002c52:	68db      	ldr	r3, [r3, #12]
 8002c54:	089b      	lsrs	r3, r3, #2
 8002c56:	031b      	lsls	r3, r3, #12
 8002c58:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c5c:	431a      	orrs	r2, r3
 8002c5e:	4b07      	ldr	r3, [pc, #28]	; (8002c7c <WriteChar+0x254>)
 8002c60:	68db      	ldr	r3, [r3, #12]
 8002c62:	08db      	lsrs	r3, r3, #3
 8002c64:	015b      	lsls	r3, r3, #5
 8002c66:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002c6a:	4313      	orrs	r3, r2
 8002c6c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	4a05      	ldr	r2, [pc, #20]	; (8002c88 <WriteChar+0x260>)
 8002c72:	2106      	movs	r1, #6
 8002c74:	4803      	ldr	r0, [pc, #12]	; (8002c84 <WriteChar+0x25c>)
 8002c76:	f004 f815 	bl	8006ca4 <HAL_LCD_Write>
      break;
 8002c7a:	e24a      	b.n	8003112 <WriteChar+0x6ea>
 8002c7c:	20003588 	.word	0x20003588
 8002c80:	ff3fffe7 	.word	0xff3fffe7
 8002c84:	20003598 	.word	0x20003598
 8002c88:	ffffcf9f 	.word	0xffffcf9f

      /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002c8c:	4b88      	ldr	r3, [pc, #544]	; (8002eb0 <WriteChar+0x488>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	03db      	lsls	r3, r3, #15
 8002c92:	b29a      	uxth	r2, r3
 8002c94:	4b86      	ldr	r3, [pc, #536]	; (8002eb0 <WriteChar+0x488>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	085b      	lsrs	r3, r3, #1
 8002c9a:	075b      	lsls	r3, r3, #29
 8002c9c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002ca0:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002ca2:	4b83      	ldr	r3, [pc, #524]	; (8002eb0 <WriteChar+0x488>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	089b      	lsrs	r3, r3, #2
 8002ca8:	071b      	lsls	r3, r3, #28
 8002caa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cae:	431a      	orrs	r2, r3
 8002cb0:	4b7f      	ldr	r3, [pc, #508]	; (8002eb0 <WriteChar+0x488>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	08db      	lsrs	r3, r3, #3
 8002cb6:	039b      	lsls	r3, r3, #14
 8002cb8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002cbc:	4313      	orrs	r3, r2
 8002cbe:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	4a7c      	ldr	r2, [pc, #496]	; (8002eb4 <WriteChar+0x48c>)
 8002cc4:	2100      	movs	r1, #0
 8002cc6:	487c      	ldr	r0, [pc, #496]	; (8002eb8 <WriteChar+0x490>)
 8002cc8:	f003 ffec 	bl	8006ca4 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002ccc:	4b78      	ldr	r3, [pc, #480]	; (8002eb0 <WriteChar+0x488>)
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	03db      	lsls	r3, r3, #15
 8002cd2:	b29a      	uxth	r2, r3
 8002cd4:	4b76      	ldr	r3, [pc, #472]	; (8002eb0 <WriteChar+0x488>)
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	085b      	lsrs	r3, r3, #1
 8002cda:	075b      	lsls	r3, r3, #29
 8002cdc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002ce0:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002ce2:	4b73      	ldr	r3, [pc, #460]	; (8002eb0 <WriteChar+0x488>)
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	089b      	lsrs	r3, r3, #2
 8002ce8:	071b      	lsls	r3, r3, #28
 8002cea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cee:	431a      	orrs	r2, r3
 8002cf0:	4b6f      	ldr	r3, [pc, #444]	; (8002eb0 <WriteChar+0x488>)
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	08db      	lsrs	r3, r3, #3
 8002cf6:	039b      	lsls	r3, r3, #14
 8002cf8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002cfc:	4313      	orrs	r3, r2
 8002cfe:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	4a6c      	ldr	r2, [pc, #432]	; (8002eb4 <WriteChar+0x48c>)
 8002d04:	2102      	movs	r1, #2
 8002d06:	486c      	ldr	r0, [pc, #432]	; (8002eb8 <WriteChar+0x490>)
 8002d08:	f003 ffcc 	bl	8006ca4 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002d0c:	4b68      	ldr	r3, [pc, #416]	; (8002eb0 <WriteChar+0x488>)
 8002d0e:	689b      	ldr	r3, [r3, #8]
 8002d10:	03db      	lsls	r3, r3, #15
 8002d12:	b29a      	uxth	r2, r3
 8002d14:	4b66      	ldr	r3, [pc, #408]	; (8002eb0 <WriteChar+0x488>)
 8002d16:	689b      	ldr	r3, [r3, #8]
 8002d18:	085b      	lsrs	r3, r3, #1
 8002d1a:	075b      	lsls	r3, r3, #29
 8002d1c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002d20:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002d22:	4b63      	ldr	r3, [pc, #396]	; (8002eb0 <WriteChar+0x488>)
 8002d24:	689b      	ldr	r3, [r3, #8]
 8002d26:	089b      	lsrs	r3, r3, #2
 8002d28:	071b      	lsls	r3, r3, #28
 8002d2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d2e:	431a      	orrs	r2, r3
 8002d30:	4b5f      	ldr	r3, [pc, #380]	; (8002eb0 <WriteChar+0x488>)
 8002d32:	689b      	ldr	r3, [r3, #8]
 8002d34:	08db      	lsrs	r3, r3, #3
 8002d36:	039b      	lsls	r3, r3, #14
 8002d38:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002d3c:	4313      	orrs	r3, r2
 8002d3e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	4a5c      	ldr	r2, [pc, #368]	; (8002eb4 <WriteChar+0x48c>)
 8002d44:	2104      	movs	r1, #4
 8002d46:	485c      	ldr	r0, [pc, #368]	; (8002eb8 <WriteChar+0x490>)
 8002d48:	f003 ffac 	bl	8006ca4 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002d4c:	4b58      	ldr	r3, [pc, #352]	; (8002eb0 <WriteChar+0x488>)
 8002d4e:	68db      	ldr	r3, [r3, #12]
 8002d50:	03db      	lsls	r3, r3, #15
 8002d52:	b29a      	uxth	r2, r3
 8002d54:	4b56      	ldr	r3, [pc, #344]	; (8002eb0 <WriteChar+0x488>)
 8002d56:	68db      	ldr	r3, [r3, #12]
 8002d58:	085b      	lsrs	r3, r3, #1
 8002d5a:	075b      	lsls	r3, r3, #29
 8002d5c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002d60:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002d62:	4b53      	ldr	r3, [pc, #332]	; (8002eb0 <WriteChar+0x488>)
 8002d64:	68db      	ldr	r3, [r3, #12]
 8002d66:	089b      	lsrs	r3, r3, #2
 8002d68:	071b      	lsls	r3, r3, #28
 8002d6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d6e:	431a      	orrs	r2, r3
 8002d70:	4b4f      	ldr	r3, [pc, #316]	; (8002eb0 <WriteChar+0x488>)
 8002d72:	68db      	ldr	r3, [r3, #12]
 8002d74:	08db      	lsrs	r3, r3, #3
 8002d76:	039b      	lsls	r3, r3, #14
 8002d78:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002d7c:	4313      	orrs	r3, r2
 8002d7e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	4a4c      	ldr	r2, [pc, #304]	; (8002eb4 <WriteChar+0x48c>)
 8002d84:	2106      	movs	r1, #6
 8002d86:	484c      	ldr	r0, [pc, #304]	; (8002eb8 <WriteChar+0x490>)
 8002d88:	f003 ff8c 	bl	8006ca4 <HAL_LCD_Write>
      break;
 8002d8c:	e1c1      	b.n	8003112 <WriteChar+0x6ea>

      /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8002d8e:	4b48      	ldr	r3, [pc, #288]	; (8002eb0 <WriteChar+0x488>)
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	07da      	lsls	r2, r3, #31
 8002d94:	4b46      	ldr	r3, [pc, #280]	; (8002eb0 <WriteChar+0x488>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	08db      	lsrs	r3, r3, #3
 8002d9a:	079b      	lsls	r3, r3, #30
 8002d9c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002da0:	4313      	orrs	r3, r2
 8002da2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8002daa:	2100      	movs	r1, #0
 8002dac:	4842      	ldr	r0, [pc, #264]	; (8002eb8 <WriteChar+0x490>)
 8002dae:	f003 ff79 	bl	8006ca4 <HAL_LCD_Write>

      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002db2:	4b3f      	ldr	r3, [pc, #252]	; (8002eb0 <WriteChar+0x488>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f003 0202 	and.w	r2, r3, #2
 8002dba:	4b3d      	ldr	r3, [pc, #244]	; (8002eb0 <WriteChar+0x488>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	089b      	lsrs	r3, r3, #2
 8002dc0:	f003 0301 	and.w	r3, r3, #1
 8002dc4:	4313      	orrs	r3, r2
 8002dc6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	f06f 0203 	mvn.w	r2, #3
 8002dce:	2101      	movs	r1, #1
 8002dd0:	4839      	ldr	r0, [pc, #228]	; (8002eb8 <WriteChar+0x490>)
 8002dd2:	f003 ff67 	bl	8006ca4 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8002dd6:	4b36      	ldr	r3, [pc, #216]	; (8002eb0 <WriteChar+0x488>)
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	07da      	lsls	r2, r3, #31
 8002ddc:	4b34      	ldr	r3, [pc, #208]	; (8002eb0 <WriteChar+0x488>)
 8002dde:	685b      	ldr	r3, [r3, #4]
 8002de0:	08db      	lsrs	r3, r3, #3
 8002de2:	079b      	lsls	r3, r3, #30
 8002de4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002de8:	4313      	orrs	r3, r2
 8002dea:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8002df2:	2102      	movs	r1, #2
 8002df4:	4830      	ldr	r0, [pc, #192]	; (8002eb8 <WriteChar+0x490>)
 8002df6:	f003 ff55 	bl	8006ca4 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002dfa:	4b2d      	ldr	r3, [pc, #180]	; (8002eb0 <WriteChar+0x488>)
 8002dfc:	685b      	ldr	r3, [r3, #4]
 8002dfe:	f003 0202 	and.w	r2, r3, #2
 8002e02:	4b2b      	ldr	r3, [pc, #172]	; (8002eb0 <WriteChar+0x488>)
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	089b      	lsrs	r3, r3, #2
 8002e08:	f003 0301 	and.w	r3, r3, #1
 8002e0c:	4313      	orrs	r3, r2
 8002e0e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	f06f 0203 	mvn.w	r2, #3
 8002e16:	2103      	movs	r1, #3
 8002e18:	4827      	ldr	r0, [pc, #156]	; (8002eb8 <WriteChar+0x490>)
 8002e1a:	f003 ff43 	bl	8006ca4 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8002e1e:	4b24      	ldr	r3, [pc, #144]	; (8002eb0 <WriteChar+0x488>)
 8002e20:	689b      	ldr	r3, [r3, #8]
 8002e22:	07da      	lsls	r2, r3, #31
 8002e24:	4b22      	ldr	r3, [pc, #136]	; (8002eb0 <WriteChar+0x488>)
 8002e26:	689b      	ldr	r3, [r3, #8]
 8002e28:	08db      	lsrs	r3, r3, #3
 8002e2a:	079b      	lsls	r3, r3, #30
 8002e2c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002e30:	4313      	orrs	r3, r2
 8002e32:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8002e3a:	2104      	movs	r1, #4
 8002e3c:	481e      	ldr	r0, [pc, #120]	; (8002eb8 <WriteChar+0x490>)
 8002e3e:	f003 ff31 	bl	8006ca4 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002e42:	4b1b      	ldr	r3, [pc, #108]	; (8002eb0 <WriteChar+0x488>)
 8002e44:	689b      	ldr	r3, [r3, #8]
 8002e46:	f003 0202 	and.w	r2, r3, #2
 8002e4a:	4b19      	ldr	r3, [pc, #100]	; (8002eb0 <WriteChar+0x488>)
 8002e4c:	689b      	ldr	r3, [r3, #8]
 8002e4e:	089b      	lsrs	r3, r3, #2
 8002e50:	f003 0301 	and.w	r3, r3, #1
 8002e54:	4313      	orrs	r3, r2
 8002e56:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	f06f 0203 	mvn.w	r2, #3
 8002e5e:	2105      	movs	r1, #5
 8002e60:	4815      	ldr	r0, [pc, #84]	; (8002eb8 <WriteChar+0x490>)
 8002e62:	f003 ff1f 	bl	8006ca4 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8002e66:	4b12      	ldr	r3, [pc, #72]	; (8002eb0 <WriteChar+0x488>)
 8002e68:	68db      	ldr	r3, [r3, #12]
 8002e6a:	07da      	lsls	r2, r3, #31
 8002e6c:	4b10      	ldr	r3, [pc, #64]	; (8002eb0 <WriteChar+0x488>)
 8002e6e:	68db      	ldr	r3, [r3, #12]
 8002e70:	08db      	lsrs	r3, r3, #3
 8002e72:	079b      	lsls	r3, r3, #30
 8002e74:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002e78:	4313      	orrs	r3, r2
 8002e7a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8002e82:	2106      	movs	r1, #6
 8002e84:	480c      	ldr	r0, [pc, #48]	; (8002eb8 <WriteChar+0x490>)
 8002e86:	f003 ff0d 	bl	8006ca4 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002e8a:	4b09      	ldr	r3, [pc, #36]	; (8002eb0 <WriteChar+0x488>)
 8002e8c:	68db      	ldr	r3, [r3, #12]
 8002e8e:	f003 0202 	and.w	r2, r3, #2
 8002e92:	4b07      	ldr	r3, [pc, #28]	; (8002eb0 <WriteChar+0x488>)
 8002e94:	68db      	ldr	r3, [r3, #12]
 8002e96:	089b      	lsrs	r3, r3, #2
 8002e98:	f003 0301 	and.w	r3, r3, #1
 8002e9c:	4313      	orrs	r3, r2
 8002e9e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	f06f 0203 	mvn.w	r2, #3
 8002ea6:	2107      	movs	r1, #7
 8002ea8:	4803      	ldr	r0, [pc, #12]	; (8002eb8 <WriteChar+0x490>)
 8002eaa:	f003 fefb 	bl	8006ca4 <HAL_LCD_Write>
      break;
 8002eae:	e130      	b.n	8003112 <WriteChar+0x6ea>
 8002eb0:	20003588 	.word	0x20003588
 8002eb4:	cfff3fff 	.word	0xcfff3fff
 8002eb8:	20003598 	.word	0x20003598

      /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002ebc:	4b97      	ldr	r3, [pc, #604]	; (800311c <WriteChar+0x6f4>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	085b      	lsrs	r3, r3, #1
 8002ec2:	065b      	lsls	r3, r3, #25
 8002ec4:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8002ec8:	4b94      	ldr	r3, [pc, #592]	; (800311c <WriteChar+0x6f4>)
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	089b      	lsrs	r3, r3, #2
 8002ece:	061b      	lsls	r3, r3, #24
 8002ed0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002ed4:	4313      	orrs	r3, r2
 8002ed6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8002ede:	2100      	movs	r1, #0
 8002ee0:	488f      	ldr	r0, [pc, #572]	; (8003120 <WriteChar+0x6f8>)
 8002ee2:	f003 fedf 	bl	8006ca4 <HAL_LCD_Write>

      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002ee6:	4b8d      	ldr	r3, [pc, #564]	; (800311c <WriteChar+0x6f4>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	00db      	lsls	r3, r3, #3
 8002eec:	f003 0208 	and.w	r2, r3, #8
 8002ef0:	4b8a      	ldr	r3, [pc, #552]	; (800311c <WriteChar+0x6f4>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	08db      	lsrs	r3, r3, #3
 8002ef6:	009b      	lsls	r3, r3, #2
 8002ef8:	f003 0304 	and.w	r3, r3, #4
 8002efc:	4313      	orrs	r3, r2
 8002efe:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	f06f 020c 	mvn.w	r2, #12
 8002f06:	2101      	movs	r1, #1
 8002f08:	4885      	ldr	r0, [pc, #532]	; (8003120 <WriteChar+0x6f8>)
 8002f0a:	f003 fecb 	bl	8006ca4 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002f0e:	4b83      	ldr	r3, [pc, #524]	; (800311c <WriteChar+0x6f4>)
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	085b      	lsrs	r3, r3, #1
 8002f14:	065b      	lsls	r3, r3, #25
 8002f16:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8002f1a:	4b80      	ldr	r3, [pc, #512]	; (800311c <WriteChar+0x6f4>)
 8002f1c:	685b      	ldr	r3, [r3, #4]
 8002f1e:	089b      	lsrs	r3, r3, #2
 8002f20:	061b      	lsls	r3, r3, #24
 8002f22:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f26:	4313      	orrs	r3, r2
 8002f28:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8002f30:	2102      	movs	r1, #2
 8002f32:	487b      	ldr	r0, [pc, #492]	; (8003120 <WriteChar+0x6f8>)
 8002f34:	f003 feb6 	bl	8006ca4 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002f38:	4b78      	ldr	r3, [pc, #480]	; (800311c <WriteChar+0x6f4>)
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	00db      	lsls	r3, r3, #3
 8002f3e:	f003 0208 	and.w	r2, r3, #8
 8002f42:	4b76      	ldr	r3, [pc, #472]	; (800311c <WriteChar+0x6f4>)
 8002f44:	685b      	ldr	r3, [r3, #4]
 8002f46:	08db      	lsrs	r3, r3, #3
 8002f48:	009b      	lsls	r3, r3, #2
 8002f4a:	f003 0304 	and.w	r3, r3, #4
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	f06f 020c 	mvn.w	r2, #12
 8002f58:	2103      	movs	r1, #3
 8002f5a:	4871      	ldr	r0, [pc, #452]	; (8003120 <WriteChar+0x6f8>)
 8002f5c:	f003 fea2 	bl	8006ca4 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002f60:	4b6e      	ldr	r3, [pc, #440]	; (800311c <WriteChar+0x6f4>)
 8002f62:	689b      	ldr	r3, [r3, #8]
 8002f64:	085b      	lsrs	r3, r3, #1
 8002f66:	065b      	lsls	r3, r3, #25
 8002f68:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8002f6c:	4b6b      	ldr	r3, [pc, #428]	; (800311c <WriteChar+0x6f4>)
 8002f6e:	689b      	ldr	r3, [r3, #8]
 8002f70:	089b      	lsrs	r3, r3, #2
 8002f72:	061b      	lsls	r3, r3, #24
 8002f74:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f78:	4313      	orrs	r3, r2
 8002f7a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8002f82:	2104      	movs	r1, #4
 8002f84:	4866      	ldr	r0, [pc, #408]	; (8003120 <WriteChar+0x6f8>)
 8002f86:	f003 fe8d 	bl	8006ca4 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002f8a:	4b64      	ldr	r3, [pc, #400]	; (800311c <WriteChar+0x6f4>)
 8002f8c:	689b      	ldr	r3, [r3, #8]
 8002f8e:	00db      	lsls	r3, r3, #3
 8002f90:	f003 0208 	and.w	r2, r3, #8
 8002f94:	4b61      	ldr	r3, [pc, #388]	; (800311c <WriteChar+0x6f4>)
 8002f96:	689b      	ldr	r3, [r3, #8]
 8002f98:	08db      	lsrs	r3, r3, #3
 8002f9a:	009b      	lsls	r3, r3, #2
 8002f9c:	f003 0304 	and.w	r3, r3, #4
 8002fa0:	4313      	orrs	r3, r2
 8002fa2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	f06f 020c 	mvn.w	r2, #12
 8002faa:	2105      	movs	r1, #5
 8002fac:	485c      	ldr	r0, [pc, #368]	; (8003120 <WriteChar+0x6f8>)
 8002fae:	f003 fe79 	bl	8006ca4 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002fb2:	4b5a      	ldr	r3, [pc, #360]	; (800311c <WriteChar+0x6f4>)
 8002fb4:	68db      	ldr	r3, [r3, #12]
 8002fb6:	085b      	lsrs	r3, r3, #1
 8002fb8:	065b      	lsls	r3, r3, #25
 8002fba:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8002fbe:	4b57      	ldr	r3, [pc, #348]	; (800311c <WriteChar+0x6f4>)
 8002fc0:	68db      	ldr	r3, [r3, #12]
 8002fc2:	089b      	lsrs	r3, r3, #2
 8002fc4:	061b      	lsls	r3, r3, #24
 8002fc6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002fca:	4313      	orrs	r3, r2
 8002fcc:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8002fd4:	2106      	movs	r1, #6
 8002fd6:	4852      	ldr	r0, [pc, #328]	; (8003120 <WriteChar+0x6f8>)
 8002fd8:	f003 fe64 	bl	8006ca4 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002fdc:	4b4f      	ldr	r3, [pc, #316]	; (800311c <WriteChar+0x6f4>)
 8002fde:	68db      	ldr	r3, [r3, #12]
 8002fe0:	00db      	lsls	r3, r3, #3
 8002fe2:	f003 0208 	and.w	r2, r3, #8
 8002fe6:	4b4d      	ldr	r3, [pc, #308]	; (800311c <WriteChar+0x6f4>)
 8002fe8:	68db      	ldr	r3, [r3, #12]
 8002fea:	08db      	lsrs	r3, r3, #3
 8002fec:	009b      	lsls	r3, r3, #2
 8002fee:	f003 0304 	and.w	r3, r3, #4
 8002ff2:	4313      	orrs	r3, r2
 8002ff4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	f06f 020c 	mvn.w	r2, #12
 8002ffc:	2107      	movs	r1, #7
 8002ffe:	4848      	ldr	r0, [pc, #288]	; (8003120 <WriteChar+0x6f8>)
 8003000:	f003 fe50 	bl	8006ca4 <HAL_LCD_Write>
      break;
 8003004:	e085      	b.n	8003112 <WriteChar+0x6ea>

      /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8003006:	4b45      	ldr	r3, [pc, #276]	; (800311c <WriteChar+0x6f4>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	045b      	lsls	r3, r3, #17
 800300c:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8003010:	4b42      	ldr	r3, [pc, #264]	; (800311c <WriteChar+0x6f4>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	085b      	lsrs	r3, r3, #1
 8003016:	021b      	lsls	r3, r3, #8
 8003018:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800301c:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 800301e:	4b3f      	ldr	r3, [pc, #252]	; (800311c <WriteChar+0x6f4>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	089b      	lsrs	r3, r3, #2
 8003024:	025b      	lsls	r3, r3, #9
 8003026:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800302a:	431a      	orrs	r2, r3
 800302c:	4b3b      	ldr	r3, [pc, #236]	; (800311c <WriteChar+0x6f4>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	08db      	lsrs	r3, r3, #3
 8003032:	069b      	lsls	r3, r3, #26
 8003034:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8003038:	4313      	orrs	r3, r2
 800303a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	4a39      	ldr	r2, [pc, #228]	; (8003124 <WriteChar+0x6fc>)
 8003040:	2100      	movs	r1, #0
 8003042:	4837      	ldr	r0, [pc, #220]	; (8003120 <WriteChar+0x6f8>)
 8003044:	f003 fe2e 	bl	8006ca4 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8003048:	4b34      	ldr	r3, [pc, #208]	; (800311c <WriteChar+0x6f4>)
 800304a:	685b      	ldr	r3, [r3, #4]
 800304c:	045b      	lsls	r3, r3, #17
 800304e:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8003052:	4b32      	ldr	r3, [pc, #200]	; (800311c <WriteChar+0x6f4>)
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	085b      	lsrs	r3, r3, #1
 8003058:	021b      	lsls	r3, r3, #8
 800305a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800305e:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8003060:	4b2e      	ldr	r3, [pc, #184]	; (800311c <WriteChar+0x6f4>)
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	089b      	lsrs	r3, r3, #2
 8003066:	025b      	lsls	r3, r3, #9
 8003068:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800306c:	431a      	orrs	r2, r3
 800306e:	4b2b      	ldr	r3, [pc, #172]	; (800311c <WriteChar+0x6f4>)
 8003070:	685b      	ldr	r3, [r3, #4]
 8003072:	08db      	lsrs	r3, r3, #3
 8003074:	069b      	lsls	r3, r3, #26
 8003076:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800307a:	4313      	orrs	r3, r2
 800307c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	4a28      	ldr	r2, [pc, #160]	; (8003124 <WriteChar+0x6fc>)
 8003082:	2102      	movs	r1, #2
 8003084:	4826      	ldr	r0, [pc, #152]	; (8003120 <WriteChar+0x6f8>)
 8003086:	f003 fe0d 	bl	8006ca4 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800308a:	4b24      	ldr	r3, [pc, #144]	; (800311c <WriteChar+0x6f4>)
 800308c:	689b      	ldr	r3, [r3, #8]
 800308e:	045b      	lsls	r3, r3, #17
 8003090:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8003094:	4b21      	ldr	r3, [pc, #132]	; (800311c <WriteChar+0x6f4>)
 8003096:	689b      	ldr	r3, [r3, #8]
 8003098:	085b      	lsrs	r3, r3, #1
 800309a:	021b      	lsls	r3, r3, #8
 800309c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030a0:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80030a2:	4b1e      	ldr	r3, [pc, #120]	; (800311c <WriteChar+0x6f4>)
 80030a4:	689b      	ldr	r3, [r3, #8]
 80030a6:	089b      	lsrs	r3, r3, #2
 80030a8:	025b      	lsls	r3, r3, #9
 80030aa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80030ae:	431a      	orrs	r2, r3
 80030b0:	4b1a      	ldr	r3, [pc, #104]	; (800311c <WriteChar+0x6f4>)
 80030b2:	689b      	ldr	r3, [r3, #8]
 80030b4:	08db      	lsrs	r3, r3, #3
 80030b6:	069b      	lsls	r3, r3, #26
 80030b8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80030bc:	4313      	orrs	r3, r2
 80030be:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	4a18      	ldr	r2, [pc, #96]	; (8003124 <WriteChar+0x6fc>)
 80030c4:	2104      	movs	r1, #4
 80030c6:	4816      	ldr	r0, [pc, #88]	; (8003120 <WriteChar+0x6f8>)
 80030c8:	f003 fdec 	bl	8006ca4 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80030cc:	4b13      	ldr	r3, [pc, #76]	; (800311c <WriteChar+0x6f4>)
 80030ce:	68db      	ldr	r3, [r3, #12]
 80030d0:	045b      	lsls	r3, r3, #17
 80030d2:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 80030d6:	4b11      	ldr	r3, [pc, #68]	; (800311c <WriteChar+0x6f4>)
 80030d8:	68db      	ldr	r3, [r3, #12]
 80030da:	085b      	lsrs	r3, r3, #1
 80030dc:	021b      	lsls	r3, r3, #8
 80030de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030e2:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80030e4:	4b0d      	ldr	r3, [pc, #52]	; (800311c <WriteChar+0x6f4>)
 80030e6:	68db      	ldr	r3, [r3, #12]
 80030e8:	089b      	lsrs	r3, r3, #2
 80030ea:	025b      	lsls	r3, r3, #9
 80030ec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80030f0:	431a      	orrs	r2, r3
 80030f2:	4b0a      	ldr	r3, [pc, #40]	; (800311c <WriteChar+0x6f4>)
 80030f4:	68db      	ldr	r3, [r3, #12]
 80030f6:	08db      	lsrs	r3, r3, #3
 80030f8:	069b      	lsls	r3, r3, #26
 80030fa:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80030fe:	4313      	orrs	r3, r2
 8003100:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	4a07      	ldr	r2, [pc, #28]	; (8003124 <WriteChar+0x6fc>)
 8003106:	2106      	movs	r1, #6
 8003108:	4805      	ldr	r0, [pc, #20]	; (8003120 <WriteChar+0x6f8>)
 800310a:	f003 fdcb 	bl	8006ca4 <HAL_LCD_Write>
      break;
 800310e:	e000      	b.n	8003112 <WriteChar+0x6ea>

    default:
      break;
 8003110:	bf00      	nop
  }
}
 8003112:	bf00      	nop
 8003114:	3710      	adds	r7, #16
 8003116:	46bd      	mov	sp, r7
 8003118:	bd80      	pop	{r7, pc}
 800311a:	bf00      	nop
 800311c:	20003588 	.word	0x20003588
 8003120:	20003598 	.word	0x20003598
 8003124:	fbfdfcff 	.word	0xfbfdfcff

08003128 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b082      	sub	sp, #8
 800312c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800312e:	2300      	movs	r3, #0
 8003130:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003132:	4b0c      	ldr	r3, [pc, #48]	; (8003164 <HAL_Init+0x3c>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4a0b      	ldr	r2, [pc, #44]	; (8003164 <HAL_Init+0x3c>)
 8003138:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800313c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800313e:	2003      	movs	r0, #3
 8003140:	f001 feba 	bl	8004eb8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003144:	2000      	movs	r0, #0
 8003146:	f000 f80f 	bl	8003168 <HAL_InitTick>
 800314a:	4603      	mov	r3, r0
 800314c:	2b00      	cmp	r3, #0
 800314e:	d002      	beq.n	8003156 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8003150:	2301      	movs	r3, #1
 8003152:	71fb      	strb	r3, [r7, #7]
 8003154:	e001      	b.n	800315a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003156:	f7fe ff2f 	bl	8001fb8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800315a:	79fb      	ldrb	r3, [r7, #7]
}
 800315c:	4618      	mov	r0, r3
 800315e:	3708      	adds	r7, #8
 8003160:	46bd      	mov	sp, r7
 8003162:	bd80      	pop	{r7, pc}
 8003164:	40022000 	.word	0x40022000

08003168 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b084      	sub	sp, #16
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003170:	2300      	movs	r3, #0
 8003172:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8003174:	4b16      	ldr	r3, [pc, #88]	; (80031d0 <HAL_InitTick+0x68>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d022      	beq.n	80031c2 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800317c:	4b15      	ldr	r3, [pc, #84]	; (80031d4 <HAL_InitTick+0x6c>)
 800317e:	681a      	ldr	r2, [r3, #0]
 8003180:	4b13      	ldr	r3, [pc, #76]	; (80031d0 <HAL_InitTick+0x68>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003188:	fbb1 f3f3 	udiv	r3, r1, r3
 800318c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003190:	4618      	mov	r0, r3
 8003192:	f001 fec6 	bl	8004f22 <HAL_SYSTICK_Config>
 8003196:	4603      	mov	r3, r0
 8003198:	2b00      	cmp	r3, #0
 800319a:	d10f      	bne.n	80031bc <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2b0f      	cmp	r3, #15
 80031a0:	d809      	bhi.n	80031b6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80031a2:	2200      	movs	r2, #0
 80031a4:	6879      	ldr	r1, [r7, #4]
 80031a6:	f04f 30ff 	mov.w	r0, #4294967295
 80031aa:	f001 fe90 	bl	8004ece <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80031ae:	4a0a      	ldr	r2, [pc, #40]	; (80031d8 <HAL_InitTick+0x70>)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6013      	str	r3, [r2, #0]
 80031b4:	e007      	b.n	80031c6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80031b6:	2301      	movs	r3, #1
 80031b8:	73fb      	strb	r3, [r7, #15]
 80031ba:	e004      	b.n	80031c6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80031bc:	2301      	movs	r3, #1
 80031be:	73fb      	strb	r3, [r7, #15]
 80031c0:	e001      	b.n	80031c6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80031c2:	2301      	movs	r3, #1
 80031c4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80031c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80031c8:	4618      	mov	r0, r3
 80031ca:	3710      	adds	r7, #16
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bd80      	pop	{r7, pc}
 80031d0:	20000024 	.word	0x20000024
 80031d4:	20000008 	.word	0x20000008
 80031d8:	20000020 	.word	0x20000020

080031dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80031dc:	b480      	push	{r7}
 80031de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80031e0:	4b05      	ldr	r3, [pc, #20]	; (80031f8 <HAL_IncTick+0x1c>)
 80031e2:	681a      	ldr	r2, [r3, #0]
 80031e4:	4b05      	ldr	r3, [pc, #20]	; (80031fc <HAL_IncTick+0x20>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4413      	add	r3, r2
 80031ea:	4a03      	ldr	r2, [pc, #12]	; (80031f8 <HAL_IncTick+0x1c>)
 80031ec:	6013      	str	r3, [r2, #0]
}
 80031ee:	bf00      	nop
 80031f0:	46bd      	mov	sp, r7
 80031f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f6:	4770      	bx	lr
 80031f8:	200035d4 	.word	0x200035d4
 80031fc:	20000024 	.word	0x20000024

08003200 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003200:	b480      	push	{r7}
 8003202:	af00      	add	r7, sp, #0
  return uwTick;
 8003204:	4b03      	ldr	r3, [pc, #12]	; (8003214 <HAL_GetTick+0x14>)
 8003206:	681b      	ldr	r3, [r3, #0]
}
 8003208:	4618      	mov	r0, r3
 800320a:	46bd      	mov	sp, r7
 800320c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003210:	4770      	bx	lr
 8003212:	bf00      	nop
 8003214:	200035d4 	.word	0x200035d4

08003218 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b084      	sub	sp, #16
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003220:	f7ff ffee 	bl	8003200 <HAL_GetTick>
 8003224:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003230:	d004      	beq.n	800323c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8003232:	4b09      	ldr	r3, [pc, #36]	; (8003258 <HAL_Delay+0x40>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	68fa      	ldr	r2, [r7, #12]
 8003238:	4413      	add	r3, r2
 800323a:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800323c:	bf00      	nop
 800323e:	f7ff ffdf 	bl	8003200 <HAL_GetTick>
 8003242:	4602      	mov	r2, r0
 8003244:	68bb      	ldr	r3, [r7, #8]
 8003246:	1ad3      	subs	r3, r2, r3
 8003248:	68fa      	ldr	r2, [r7, #12]
 800324a:	429a      	cmp	r2, r3
 800324c:	d8f7      	bhi.n	800323e <HAL_Delay+0x26>
  {
  }
}
 800324e:	bf00      	nop
 8003250:	3710      	adds	r7, #16
 8003252:	46bd      	mov	sp, r7
 8003254:	bd80      	pop	{r7, pc}
 8003256:	bf00      	nop
 8003258:	20000024 	.word	0x20000024

0800325c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800325c:	b480      	push	{r7}
 800325e:	b083      	sub	sp, #12
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
 8003264:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	689b      	ldr	r3, [r3, #8]
 800326a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	431a      	orrs	r2, r3
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	609a      	str	r2, [r3, #8]
}
 8003276:	bf00      	nop
 8003278:	370c      	adds	r7, #12
 800327a:	46bd      	mov	sp, r7
 800327c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003280:	4770      	bx	lr

08003282 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003282:	b480      	push	{r7}
 8003284:	b083      	sub	sp, #12
 8003286:	af00      	add	r7, sp, #0
 8003288:	6078      	str	r0, [r7, #4]
 800328a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	689b      	ldr	r3, [r3, #8]
 8003290:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	431a      	orrs	r2, r3
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	609a      	str	r2, [r3, #8]
}
 800329c:	bf00      	nop
 800329e:	370c      	adds	r7, #12
 80032a0:	46bd      	mov	sp, r7
 80032a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a6:	4770      	bx	lr

080032a8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80032a8:	b480      	push	{r7}
 80032aa:	b083      	sub	sp, #12
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	689b      	ldr	r3, [r3, #8]
 80032b4:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	370c      	adds	r7, #12
 80032bc:	46bd      	mov	sp, r7
 80032be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c2:	4770      	bx	lr

080032c4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80032c4:	b490      	push	{r4, r7}
 80032c6:	b084      	sub	sp, #16
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	60f8      	str	r0, [r7, #12]
 80032cc:	60b9      	str	r1, [r7, #8]
 80032ce:	607a      	str	r2, [r7, #4]
 80032d0:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	3360      	adds	r3, #96	; 0x60
 80032d6:	461a      	mov	r2, r3
 80032d8:	68bb      	ldr	r3, [r7, #8]
 80032da:	009b      	lsls	r3, r3, #2
 80032dc:	4413      	add	r3, r2
 80032de:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80032e0:	6822      	ldr	r2, [r4, #0]
 80032e2:	4b08      	ldr	r3, [pc, #32]	; (8003304 <LL_ADC_SetOffset+0x40>)
 80032e4:	4013      	ands	r3, r2
 80032e6:	687a      	ldr	r2, [r7, #4]
 80032e8:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80032ec:	683a      	ldr	r2, [r7, #0]
 80032ee:	430a      	orrs	r2, r1
 80032f0:	4313      	orrs	r3, r2
 80032f2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80032f6:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80032f8:	bf00      	nop
 80032fa:	3710      	adds	r7, #16
 80032fc:	46bd      	mov	sp, r7
 80032fe:	bc90      	pop	{r4, r7}
 8003300:	4770      	bx	lr
 8003302:	bf00      	nop
 8003304:	03fff000 	.word	0x03fff000

08003308 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003308:	b490      	push	{r4, r7}
 800330a:	b082      	sub	sp, #8
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
 8003310:	6039      	str	r1, [r7, #0]
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	3360      	adds	r3, #96	; 0x60
 8003316:	461a      	mov	r2, r3
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	009b      	lsls	r3, r3, #2
 800331c:	4413      	add	r3, r2
 800331e:	461c      	mov	r4, r3

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003320:	6823      	ldr	r3, [r4, #0]
 8003322:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8003326:	4618      	mov	r0, r3
 8003328:	3708      	adds	r7, #8
 800332a:	46bd      	mov	sp, r7
 800332c:	bc90      	pop	{r4, r7}
 800332e:	4770      	bx	lr

08003330 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003330:	b490      	push	{r4, r7}
 8003332:	b084      	sub	sp, #16
 8003334:	af00      	add	r7, sp, #0
 8003336:	60f8      	str	r0, [r7, #12]
 8003338:	60b9      	str	r1, [r7, #8]
 800333a:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	3360      	adds	r3, #96	; 0x60
 8003340:	461a      	mov	r2, r3
 8003342:	68bb      	ldr	r3, [r7, #8]
 8003344:	009b      	lsls	r3, r3, #2
 8003346:	4413      	add	r3, r2
 8003348:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 800334a:	6823      	ldr	r3, [r4, #0]
 800334c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	4313      	orrs	r3, r2
 8003354:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8003356:	bf00      	nop
 8003358:	3710      	adds	r7, #16
 800335a:	46bd      	mov	sp, r7
 800335c:	bc90      	pop	{r4, r7}
 800335e:	4770      	bx	lr

08003360 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8003360:	b480      	push	{r7}
 8003362:	b083      	sub	sp, #12
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	68db      	ldr	r3, [r3, #12]
 800336c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003370:	2b00      	cmp	r3, #0
 8003372:	d101      	bne.n	8003378 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003374:	2301      	movs	r3, #1
 8003376:	e000      	b.n	800337a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003378:	2300      	movs	r3, #0
}
 800337a:	4618      	mov	r0, r3
 800337c:	370c      	adds	r7, #12
 800337e:	46bd      	mov	sp, r7
 8003380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003384:	4770      	bx	lr

08003386 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003386:	b490      	push	{r4, r7}
 8003388:	b084      	sub	sp, #16
 800338a:	af00      	add	r7, sp, #0
 800338c:	60f8      	str	r0, [r7, #12]
 800338e:	60b9      	str	r1, [r7, #8]
 8003390:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	3330      	adds	r3, #48	; 0x30
 8003396:	461a      	mov	r2, r3
 8003398:	68bb      	ldr	r3, [r7, #8]
 800339a:	0a1b      	lsrs	r3, r3, #8
 800339c:	009b      	lsls	r3, r3, #2
 800339e:	f003 030c 	and.w	r3, r3, #12
 80033a2:	4413      	add	r3, r2
 80033a4:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80033a6:	6822      	ldr	r2, [r4, #0]
 80033a8:	68bb      	ldr	r3, [r7, #8]
 80033aa:	f003 031f 	and.w	r3, r3, #31
 80033ae:	211f      	movs	r1, #31
 80033b0:	fa01 f303 	lsl.w	r3, r1, r3
 80033b4:	43db      	mvns	r3, r3
 80033b6:	401a      	ands	r2, r3
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	0e9b      	lsrs	r3, r3, #26
 80033bc:	f003 011f 	and.w	r1, r3, #31
 80033c0:	68bb      	ldr	r3, [r7, #8]
 80033c2:	f003 031f 	and.w	r3, r3, #31
 80033c6:	fa01 f303 	lsl.w	r3, r1, r3
 80033ca:	4313      	orrs	r3, r2
 80033cc:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80033ce:	bf00      	nop
 80033d0:	3710      	adds	r7, #16
 80033d2:	46bd      	mov	sp, r7
 80033d4:	bc90      	pop	{r4, r7}
 80033d6:	4770      	bx	lr

080033d8 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80033d8:	b480      	push	{r7}
 80033da:	b083      	sub	sp, #12
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033e4:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d101      	bne.n	80033f0 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80033ec:	2301      	movs	r3, #1
 80033ee:	e000      	b.n	80033f2 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80033f0:	2300      	movs	r3, #0
}
 80033f2:	4618      	mov	r0, r3
 80033f4:	370c      	adds	r7, #12
 80033f6:	46bd      	mov	sp, r7
 80033f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fc:	4770      	bx	lr

080033fe <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80033fe:	b490      	push	{r4, r7}
 8003400:	b084      	sub	sp, #16
 8003402:	af00      	add	r7, sp, #0
 8003404:	60f8      	str	r0, [r7, #12]
 8003406:	60b9      	str	r1, [r7, #8]
 8003408:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	3314      	adds	r3, #20
 800340e:	461a      	mov	r2, r3
 8003410:	68bb      	ldr	r3, [r7, #8]
 8003412:	0e5b      	lsrs	r3, r3, #25
 8003414:	009b      	lsls	r3, r3, #2
 8003416:	f003 0304 	and.w	r3, r3, #4
 800341a:	4413      	add	r3, r2
 800341c:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 800341e:	6822      	ldr	r2, [r4, #0]
 8003420:	68bb      	ldr	r3, [r7, #8]
 8003422:	0d1b      	lsrs	r3, r3, #20
 8003424:	f003 031f 	and.w	r3, r3, #31
 8003428:	2107      	movs	r1, #7
 800342a:	fa01 f303 	lsl.w	r3, r1, r3
 800342e:	43db      	mvns	r3, r3
 8003430:	401a      	ands	r2, r3
 8003432:	68bb      	ldr	r3, [r7, #8]
 8003434:	0d1b      	lsrs	r3, r3, #20
 8003436:	f003 031f 	and.w	r3, r3, #31
 800343a:	6879      	ldr	r1, [r7, #4]
 800343c:	fa01 f303 	lsl.w	r3, r1, r3
 8003440:	4313      	orrs	r3, r2
 8003442:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003444:	bf00      	nop
 8003446:	3710      	adds	r7, #16
 8003448:	46bd      	mov	sp, r7
 800344a:	bc90      	pop	{r4, r7}
 800344c:	4770      	bx	lr
	...

08003450 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003450:	b480      	push	{r7}
 8003452:	b085      	sub	sp, #20
 8003454:	af00      	add	r7, sp, #0
 8003456:	60f8      	str	r0, [r7, #12]
 8003458:	60b9      	str	r1, [r7, #8]
 800345a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8003462:	68bb      	ldr	r3, [r7, #8]
 8003464:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003468:	43db      	mvns	r3, r3
 800346a:	401a      	ands	r2, r3
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	f003 0318 	and.w	r3, r3, #24
 8003472:	4908      	ldr	r1, [pc, #32]	; (8003494 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003474:	40d9      	lsrs	r1, r3
 8003476:	68bb      	ldr	r3, [r7, #8]
 8003478:	400b      	ands	r3, r1
 800347a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800347e:	431a      	orrs	r2, r3
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8003486:	bf00      	nop
 8003488:	3714      	adds	r7, #20
 800348a:	46bd      	mov	sp, r7
 800348c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003490:	4770      	bx	lr
 8003492:	bf00      	nop
 8003494:	0007ffff 	.word	0x0007ffff

08003498 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003498:	b480      	push	{r7}
 800349a:	b083      	sub	sp, #12
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	689b      	ldr	r3, [r3, #8]
 80034a4:	f003 031f 	and.w	r3, r3, #31
}
 80034a8:	4618      	mov	r0, r3
 80034aa:	370c      	adds	r7, #12
 80034ac:	46bd      	mov	sp, r7
 80034ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b2:	4770      	bx	lr

080034b4 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80034b4:	b480      	push	{r7}
 80034b6:	b083      	sub	sp, #12
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	689b      	ldr	r3, [r3, #8]
 80034c0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 80034c4:	4618      	mov	r0, r3
 80034c6:	370c      	adds	r7, #12
 80034c8:	46bd      	mov	sp, r7
 80034ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ce:	4770      	bx	lr

080034d0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80034d0:	b480      	push	{r7}
 80034d2:	b083      	sub	sp, #12
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	689b      	ldr	r3, [r3, #8]
 80034dc:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80034e0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80034e4:	687a      	ldr	r2, [r7, #4]
 80034e6:	6093      	str	r3, [r2, #8]
}
 80034e8:	bf00      	nop
 80034ea:	370c      	adds	r7, #12
 80034ec:	46bd      	mov	sp, r7
 80034ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f2:	4770      	bx	lr

080034f4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80034f4:	b480      	push	{r7}
 80034f6:	b083      	sub	sp, #12
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	689b      	ldr	r3, [r3, #8]
 8003500:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003504:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003508:	d101      	bne.n	800350e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800350a:	2301      	movs	r3, #1
 800350c:	e000      	b.n	8003510 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800350e:	2300      	movs	r3, #0
}
 8003510:	4618      	mov	r0, r3
 8003512:	370c      	adds	r7, #12
 8003514:	46bd      	mov	sp, r7
 8003516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351a:	4770      	bx	lr

0800351c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800351c:	b480      	push	{r7}
 800351e:	b083      	sub	sp, #12
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	689b      	ldr	r3, [r3, #8]
 8003528:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800352c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003530:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003538:	bf00      	nop
 800353a:	370c      	adds	r7, #12
 800353c:	46bd      	mov	sp, r7
 800353e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003542:	4770      	bx	lr

08003544 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003544:	b480      	push	{r7}
 8003546:	b083      	sub	sp, #12
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	689b      	ldr	r3, [r3, #8]
 8003550:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003554:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003558:	d101      	bne.n	800355e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800355a:	2301      	movs	r3, #1
 800355c:	e000      	b.n	8003560 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800355e:	2300      	movs	r3, #0
}
 8003560:	4618      	mov	r0, r3
 8003562:	370c      	adds	r7, #12
 8003564:	46bd      	mov	sp, r7
 8003566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356a:	4770      	bx	lr

0800356c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800356c:	b480      	push	{r7}
 800356e:	b083      	sub	sp, #12
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	689b      	ldr	r3, [r3, #8]
 8003578:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800357c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003580:	f043 0201 	orr.w	r2, r3, #1
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003588:	bf00      	nop
 800358a:	370c      	adds	r7, #12
 800358c:	46bd      	mov	sp, r7
 800358e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003592:	4770      	bx	lr

08003594 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003594:	b480      	push	{r7}
 8003596:	b083      	sub	sp, #12
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	689b      	ldr	r3, [r3, #8]
 80035a0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80035a4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80035a8:	f043 0202 	orr.w	r2, r3, #2
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80035b0:	bf00      	nop
 80035b2:	370c      	adds	r7, #12
 80035b4:	46bd      	mov	sp, r7
 80035b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ba:	4770      	bx	lr

080035bc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80035bc:	b480      	push	{r7}
 80035be:	b083      	sub	sp, #12
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	689b      	ldr	r3, [r3, #8]
 80035c8:	f003 0301 	and.w	r3, r3, #1
 80035cc:	2b01      	cmp	r3, #1
 80035ce:	d101      	bne.n	80035d4 <LL_ADC_IsEnabled+0x18>
 80035d0:	2301      	movs	r3, #1
 80035d2:	e000      	b.n	80035d6 <LL_ADC_IsEnabled+0x1a>
 80035d4:	2300      	movs	r3, #0
}
 80035d6:	4618      	mov	r0, r3
 80035d8:	370c      	adds	r7, #12
 80035da:	46bd      	mov	sp, r7
 80035dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e0:	4770      	bx	lr

080035e2 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 80035e2:	b480      	push	{r7}
 80035e4:	b083      	sub	sp, #12
 80035e6:	af00      	add	r7, sp, #0
 80035e8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	689b      	ldr	r3, [r3, #8]
 80035ee:	f003 0302 	and.w	r3, r3, #2
 80035f2:	2b02      	cmp	r3, #2
 80035f4:	d101      	bne.n	80035fa <LL_ADC_IsDisableOngoing+0x18>
 80035f6:	2301      	movs	r3, #1
 80035f8:	e000      	b.n	80035fc <LL_ADC_IsDisableOngoing+0x1a>
 80035fa:	2300      	movs	r3, #0
}
 80035fc:	4618      	mov	r0, r3
 80035fe:	370c      	adds	r7, #12
 8003600:	46bd      	mov	sp, r7
 8003602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003606:	4770      	bx	lr

08003608 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003608:	b480      	push	{r7}
 800360a:	b083      	sub	sp, #12
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	689b      	ldr	r3, [r3, #8]
 8003614:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003618:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800361c:	f043 0204 	orr.w	r2, r3, #4
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003624:	bf00      	nop
 8003626:	370c      	adds	r7, #12
 8003628:	46bd      	mov	sp, r7
 800362a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362e:	4770      	bx	lr

08003630 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8003630:	b480      	push	{r7}
 8003632:	b083      	sub	sp, #12
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	689b      	ldr	r3, [r3, #8]
 800363c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003640:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003644:	f043 0210 	orr.w	r2, r3, #16
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 800364c:	bf00      	nop
 800364e:	370c      	adds	r7, #12
 8003650:	46bd      	mov	sp, r7
 8003652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003656:	4770      	bx	lr

08003658 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003658:	b480      	push	{r7}
 800365a:	b083      	sub	sp, #12
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	689b      	ldr	r3, [r3, #8]
 8003664:	f003 0304 	and.w	r3, r3, #4
 8003668:	2b04      	cmp	r3, #4
 800366a:	d101      	bne.n	8003670 <LL_ADC_REG_IsConversionOngoing+0x18>
 800366c:	2301      	movs	r3, #1
 800366e:	e000      	b.n	8003672 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003670:	2300      	movs	r3, #0
}
 8003672:	4618      	mov	r0, r3
 8003674:	370c      	adds	r7, #12
 8003676:	46bd      	mov	sp, r7
 8003678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367c:	4770      	bx	lr

0800367e <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 800367e:	b480      	push	{r7}
 8003680:	b083      	sub	sp, #12
 8003682:	af00      	add	r7, sp, #0
 8003684:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	689b      	ldr	r3, [r3, #8]
 800368a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800368e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003692:	f043 0220 	orr.w	r2, r3, #32
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800369a:	bf00      	nop
 800369c:	370c      	adds	r7, #12
 800369e:	46bd      	mov	sp, r7
 80036a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a4:	4770      	bx	lr

080036a6 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80036a6:	b480      	push	{r7}
 80036a8:	b083      	sub	sp, #12
 80036aa:	af00      	add	r7, sp, #0
 80036ac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	689b      	ldr	r3, [r3, #8]
 80036b2:	f003 0308 	and.w	r3, r3, #8
 80036b6:	2b08      	cmp	r3, #8
 80036b8:	d101      	bne.n	80036be <LL_ADC_INJ_IsConversionOngoing+0x18>
 80036ba:	2301      	movs	r3, #1
 80036bc:	e000      	b.n	80036c0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80036be:	2300      	movs	r3, #0
}
 80036c0:	4618      	mov	r0, r3
 80036c2:	370c      	adds	r7, #12
 80036c4:	46bd      	mov	sp, r7
 80036c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ca:	4770      	bx	lr

080036cc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80036cc:	b590      	push	{r4, r7, lr}
 80036ce:	b089      	sub	sp, #36	; 0x24
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80036d4:	2300      	movs	r3, #0
 80036d6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80036d8:	2300      	movs	r3, #0
 80036da:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d101      	bne.n	80036e6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80036e2:	2301      	movs	r3, #1
 80036e4:	e134      	b.n	8003950 <HAL_ADC_Init+0x284>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	691b      	ldr	r3, [r3, #16]
 80036ea:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d109      	bne.n	8003708 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80036f4:	6878      	ldr	r0, [r7, #4]
 80036f6:	f7fe fc83 	bl	8002000 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2200      	movs	r2, #0
 80036fe:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2200      	movs	r2, #0
 8003704:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	4618      	mov	r0, r3
 800370e:	f7ff fef1 	bl	80034f4 <LL_ADC_IsDeepPowerDownEnabled>
 8003712:	4603      	mov	r3, r0
 8003714:	2b00      	cmp	r3, #0
 8003716:	d004      	beq.n	8003722 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	4618      	mov	r0, r3
 800371e:	f7ff fed7 	bl	80034d0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	4618      	mov	r0, r3
 8003728:	f7ff ff0c 	bl	8003544 <LL_ADC_IsInternalRegulatorEnabled>
 800372c:	4603      	mov	r3, r0
 800372e:	2b00      	cmp	r3, #0
 8003730:	d113      	bne.n	800375a <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4618      	mov	r0, r3
 8003738:	f7ff fef0 	bl	800351c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 800373c:	4b86      	ldr	r3, [pc, #536]	; (8003958 <HAL_ADC_Init+0x28c>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	099b      	lsrs	r3, r3, #6
 8003742:	4a86      	ldr	r2, [pc, #536]	; (800395c <HAL_ADC_Init+0x290>)
 8003744:	fba2 2303 	umull	r2, r3, r2, r3
 8003748:	099b      	lsrs	r3, r3, #6
 800374a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800374c:	e002      	b.n	8003754 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 800374e:	68bb      	ldr	r3, [r7, #8]
 8003750:	3b01      	subs	r3, #1
 8003752:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003754:	68bb      	ldr	r3, [r7, #8]
 8003756:	2b00      	cmp	r3, #0
 8003758:	d1f9      	bne.n	800374e <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	4618      	mov	r0, r3
 8003760:	f7ff fef0 	bl	8003544 <LL_ADC_IsInternalRegulatorEnabled>
 8003764:	4603      	mov	r3, r0
 8003766:	2b00      	cmp	r3, #0
 8003768:	d10d      	bne.n	8003786 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800376e:	f043 0210 	orr.w	r2, r3, #16
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800377a:	f043 0201 	orr.w	r2, r3, #1
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003782:	2301      	movs	r3, #1
 8003784:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4618      	mov	r0, r3
 800378c:	f7ff ff64 	bl	8003658 <LL_ADC_REG_IsConversionOngoing>
 8003790:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003796:	f003 0310 	and.w	r3, r3, #16
 800379a:	2b00      	cmp	r3, #0
 800379c:	f040 80cf 	bne.w	800393e <HAL_ADC_Init+0x272>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80037a0:	697b      	ldr	r3, [r7, #20]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	f040 80cb 	bne.w	800393e <HAL_ADC_Init+0x272>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037ac:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80037b0:	f043 0202 	orr.w	r2, r3, #2
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4618      	mov	r0, r3
 80037be:	f7ff fefd 	bl	80035bc <LL_ADC_IsEnabled>
 80037c2:	4603      	mov	r3, r0
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d115      	bne.n	80037f4 <HAL_ADC_Init+0x128>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80037c8:	4865      	ldr	r0, [pc, #404]	; (8003960 <HAL_ADC_Init+0x294>)
 80037ca:	f7ff fef7 	bl	80035bc <LL_ADC_IsEnabled>
 80037ce:	4604      	mov	r4, r0
 80037d0:	4864      	ldr	r0, [pc, #400]	; (8003964 <HAL_ADC_Init+0x298>)
 80037d2:	f7ff fef3 	bl	80035bc <LL_ADC_IsEnabled>
 80037d6:	4603      	mov	r3, r0
 80037d8:	431c      	orrs	r4, r3
 80037da:	4863      	ldr	r0, [pc, #396]	; (8003968 <HAL_ADC_Init+0x29c>)
 80037dc:	f7ff feee 	bl	80035bc <LL_ADC_IsEnabled>
 80037e0:	4603      	mov	r3, r0
 80037e2:	4323      	orrs	r3, r4
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d105      	bne.n	80037f4 <HAL_ADC_Init+0x128>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	4619      	mov	r1, r3
 80037ee:	485f      	ldr	r0, [pc, #380]	; (800396c <HAL_ADC_Init+0x2a0>)
 80037f0:	f7ff fd34 	bl	800325c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	7e5b      	ldrb	r3, [r3, #25]
 80037f8:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80037fe:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8003804:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800380a:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003812:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003814:	4313      	orrs	r3, r2
 8003816:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800381e:	2b01      	cmp	r3, #1
 8003820:	d106      	bne.n	8003830 <HAL_ADC_Init+0x164>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003826:	3b01      	subs	r3, #1
 8003828:	045b      	lsls	r3, r3, #17
 800382a:	69ba      	ldr	r2, [r7, #24]
 800382c:	4313      	orrs	r3, r2
 800382e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003834:	2b00      	cmp	r3, #0
 8003836:	d009      	beq.n	800384c <HAL_ADC_Init+0x180>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800383c:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003844:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003846:	69ba      	ldr	r2, [r7, #24]
 8003848:	4313      	orrs	r3, r2
 800384a:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	68da      	ldr	r2, [r3, #12]
 8003852:	4b47      	ldr	r3, [pc, #284]	; (8003970 <HAL_ADC_Init+0x2a4>)
 8003854:	4013      	ands	r3, r2
 8003856:	687a      	ldr	r2, [r7, #4]
 8003858:	6812      	ldr	r2, [r2, #0]
 800385a:	69b9      	ldr	r1, [r7, #24]
 800385c:	430b      	orrs	r3, r1
 800385e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	4618      	mov	r0, r3
 8003866:	f7ff fef7 	bl	8003658 <LL_ADC_REG_IsConversionOngoing>
 800386a:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4618      	mov	r0, r3
 8003872:	f7ff ff18 	bl	80036a6 <LL_ADC_INJ_IsConversionOngoing>
 8003876:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003878:	693b      	ldr	r3, [r7, #16]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d13d      	bne.n	80038fa <HAL_ADC_Init+0x22e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d13a      	bne.n	80038fa <HAL_ADC_Init+0x22e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003888:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003890:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003892:	4313      	orrs	r3, r2
 8003894:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	68db      	ldr	r3, [r3, #12]
 800389c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80038a0:	f023 0302 	bic.w	r3, r3, #2
 80038a4:	687a      	ldr	r2, [r7, #4]
 80038a6:	6812      	ldr	r2, [r2, #0]
 80038a8:	69b9      	ldr	r1, [r7, #24]
 80038aa:	430b      	orrs	r3, r1
 80038ac:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80038b4:	2b01      	cmp	r3, #1
 80038b6:	d118      	bne.n	80038ea <HAL_ADC_Init+0x21e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	691b      	ldr	r3, [r3, #16]
 80038be:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80038c2:	f023 0304 	bic.w	r3, r3, #4
 80038c6:	687a      	ldr	r2, [r7, #4]
 80038c8:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80038ca:	687a      	ldr	r2, [r7, #4]
 80038cc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80038ce:	4311      	orrs	r1, r2
 80038d0:	687a      	ldr	r2, [r7, #4]
 80038d2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80038d4:	4311      	orrs	r1, r2
 80038d6:	687a      	ldr	r2, [r7, #4]
 80038d8:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80038da:	430a      	orrs	r2, r1
 80038dc:	431a      	orrs	r2, r3
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f042 0201 	orr.w	r2, r2, #1
 80038e6:	611a      	str	r2, [r3, #16]
 80038e8:	e007      	b.n	80038fa <HAL_ADC_Init+0x22e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	691a      	ldr	r2, [r3, #16]
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f022 0201 	bic.w	r2, r2, #1
 80038f8:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	691b      	ldr	r3, [r3, #16]
 80038fe:	2b01      	cmp	r3, #1
 8003900:	d10c      	bne.n	800391c <HAL_ADC_Init+0x250>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003908:	f023 010f 	bic.w	r1, r3, #15
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	69db      	ldr	r3, [r3, #28]
 8003910:	1e5a      	subs	r2, r3, #1
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	430a      	orrs	r2, r1
 8003918:	631a      	str	r2, [r3, #48]	; 0x30
 800391a:	e007      	b.n	800392c <HAL_ADC_Init+0x260>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f022 020f 	bic.w	r2, r2, #15
 800392a:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003930:	f023 0303 	bic.w	r3, r3, #3
 8003934:	f043 0201 	orr.w	r2, r3, #1
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	655a      	str	r2, [r3, #84]	; 0x54
 800393c:	e007      	b.n	800394e <HAL_ADC_Init+0x282>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003942:	f043 0210 	orr.w	r2, r3, #16
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800394a:	2301      	movs	r3, #1
 800394c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800394e:	7ffb      	ldrb	r3, [r7, #31]
}
 8003950:	4618      	mov	r0, r3
 8003952:	3724      	adds	r7, #36	; 0x24
 8003954:	46bd      	mov	sp, r7
 8003956:	bd90      	pop	{r4, r7, pc}
 8003958:	20000008 	.word	0x20000008
 800395c:	053e2d63 	.word	0x053e2d63
 8003960:	50040000 	.word	0x50040000
 8003964:	50040100 	.word	0x50040100
 8003968:	50040200 	.word	0x50040200
 800396c:	50040300 	.word	0x50040300
 8003970:	fff0c007 	.word	0xfff0c007

08003974 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b086      	sub	sp, #24
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800397c:	4857      	ldr	r0, [pc, #348]	; (8003adc <HAL_ADC_Start+0x168>)
 800397e:	f7ff fd8b 	bl	8003498 <LL_ADC_GetMultimode>
 8003982:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4618      	mov	r0, r3
 800398a:	f7ff fe65 	bl	8003658 <LL_ADC_REG_IsConversionOngoing>
 800398e:	4603      	mov	r3, r0
 8003990:	2b00      	cmp	r3, #0
 8003992:	f040 809c 	bne.w	8003ace <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800399c:	2b01      	cmp	r3, #1
 800399e:	d101      	bne.n	80039a4 <HAL_ADC_Start+0x30>
 80039a0:	2302      	movs	r3, #2
 80039a2:	e097      	b.n	8003ad4 <HAL_ADC_Start+0x160>
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2201      	movs	r2, #1
 80039a8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80039ac:	6878      	ldr	r0, [r7, #4]
 80039ae:	f000 fffd 	bl	80049ac <ADC_Enable>
 80039b2:	4603      	mov	r3, r0
 80039b4:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80039b6:	7dfb      	ldrb	r3, [r7, #23]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	f040 8083 	bne.w	8003ac4 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039c2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80039c6:	f023 0301 	bic.w	r3, r3, #1
 80039ca:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	4a42      	ldr	r2, [pc, #264]	; (8003ae0 <HAL_ADC_Start+0x16c>)
 80039d8:	4293      	cmp	r3, r2
 80039da:	d002      	beq.n	80039e2 <HAL_ADC_Start+0x6e>
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	e000      	b.n	80039e4 <HAL_ADC_Start+0x70>
 80039e2:	4b40      	ldr	r3, [pc, #256]	; (8003ae4 <HAL_ADC_Start+0x170>)
 80039e4:	687a      	ldr	r2, [r7, #4]
 80039e6:	6812      	ldr	r2, [r2, #0]
 80039e8:	4293      	cmp	r3, r2
 80039ea:	d002      	beq.n	80039f2 <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80039ec:	693b      	ldr	r3, [r7, #16]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d105      	bne.n	80039fe <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039f6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a02:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003a06:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a0a:	d106      	bne.n	8003a1a <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a10:	f023 0206 	bic.w	r2, r3, #6
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	659a      	str	r2, [r3, #88]	; 0x58
 8003a18:	e002      	b.n	8003a20 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	221c      	movs	r2, #28
 8003a26:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4a2a      	ldr	r2, [pc, #168]	; (8003ae0 <HAL_ADC_Start+0x16c>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d002      	beq.n	8003a40 <HAL_ADC_Start+0xcc>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	e000      	b.n	8003a42 <HAL_ADC_Start+0xce>
 8003a40:	4b28      	ldr	r3, [pc, #160]	; (8003ae4 <HAL_ADC_Start+0x170>)
 8003a42:	687a      	ldr	r2, [r7, #4]
 8003a44:	6812      	ldr	r2, [r2, #0]
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d008      	beq.n	8003a5c <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003a4a:	693b      	ldr	r3, [r7, #16]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d005      	beq.n	8003a5c <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003a50:	693b      	ldr	r3, [r7, #16]
 8003a52:	2b05      	cmp	r3, #5
 8003a54:	d002      	beq.n	8003a5c <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	2b09      	cmp	r3, #9
 8003a5a:	d114      	bne.n	8003a86 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	68db      	ldr	r3, [r3, #12]
 8003a62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d007      	beq.n	8003a7a <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a6e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003a72:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	4618      	mov	r0, r3
 8003a80:	f7ff fdc2 	bl	8003608 <LL_ADC_REG_StartConversion>
 8003a84:	e025      	b.n	8003ad2 <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a8a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	4a12      	ldr	r2, [pc, #72]	; (8003ae0 <HAL_ADC_Start+0x16c>)
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	d002      	beq.n	8003aa2 <HAL_ADC_Start+0x12e>
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	e000      	b.n	8003aa4 <HAL_ADC_Start+0x130>
 8003aa2:	4b10      	ldr	r3, [pc, #64]	; (8003ae4 <HAL_ADC_Start+0x170>)
 8003aa4:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	68db      	ldr	r3, [r3, #12]
 8003aaa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d00f      	beq.n	8003ad2 <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ab6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003aba:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	655a      	str	r2, [r3, #84]	; 0x54
 8003ac2:	e006      	b.n	8003ad2 <HAL_ADC_Start+0x15e>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8003acc:	e001      	b.n	8003ad2 <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003ace:	2302      	movs	r3, #2
 8003ad0:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003ad2:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	3718      	adds	r7, #24
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	bd80      	pop	{r7, pc}
 8003adc:	50040300 	.word	0x50040300
 8003ae0:	50040100 	.word	0x50040100
 8003ae4:	50040000 	.word	0x50040000

08003ae8 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b084      	sub	sp, #16
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003af6:	2b01      	cmp	r3, #1
 8003af8:	d101      	bne.n	8003afe <HAL_ADC_Stop+0x16>
 8003afa:	2302      	movs	r3, #2
 8003afc:	e023      	b.n	8003b46 <HAL_ADC_Stop+0x5e>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	2201      	movs	r2, #1
 8003b02:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8003b06:	2103      	movs	r1, #3
 8003b08:	6878      	ldr	r0, [r7, #4]
 8003b0a:	f000 fe9b 	bl	8004844 <ADC_ConversionStop>
 8003b0e:	4603      	mov	r3, r0
 8003b10:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003b12:	7bfb      	ldrb	r3, [r7, #15]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d111      	bne.n	8003b3c <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003b18:	6878      	ldr	r0, [r7, #4]
 8003b1a:	f000 ffa1 	bl	8004a60 <ADC_Disable>
 8003b1e:	4603      	mov	r3, r0
 8003b20:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003b22:	7bfb      	ldrb	r3, [r7, #15]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d109      	bne.n	8003b3c <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b2c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003b30:	f023 0301 	bic.w	r3, r3, #1
 8003b34:	f043 0201 	orr.w	r2, r3, #1
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003b44:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	3710      	adds	r7, #16
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}
	...

08003b50 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b088      	sub	sp, #32
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
 8003b58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003b5a:	4862      	ldr	r0, [pc, #392]	; (8003ce4 <HAL_ADC_PollForConversion+0x194>)
 8003b5c:	f7ff fc9c 	bl	8003498 <LL_ADC_GetMultimode>
 8003b60:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	695b      	ldr	r3, [r3, #20]
 8003b66:	2b08      	cmp	r3, #8
 8003b68:	d102      	bne.n	8003b70 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8003b6a:	2308      	movs	r3, #8
 8003b6c:	61fb      	str	r3, [r7, #28]
 8003b6e:	e02a      	b.n	8003bc6 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003b70:	697b      	ldr	r3, [r7, #20]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d005      	beq.n	8003b82 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003b76:	697b      	ldr	r3, [r7, #20]
 8003b78:	2b05      	cmp	r3, #5
 8003b7a:	d002      	beq.n	8003b82 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003b7c:	697b      	ldr	r3, [r7, #20]
 8003b7e:	2b09      	cmp	r3, #9
 8003b80:	d111      	bne.n	8003ba6 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	68db      	ldr	r3, [r3, #12]
 8003b88:	f003 0301 	and.w	r3, r3, #1
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d007      	beq.n	8003ba0 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b94:	f043 0220 	orr.w	r2, r3, #32
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	e09d      	b.n	8003cdc <HAL_ADC_PollForConversion+0x18c>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003ba0:	2304      	movs	r3, #4
 8003ba2:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8003ba4:	e00f      	b.n	8003bc6 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003ba6:	484f      	ldr	r0, [pc, #316]	; (8003ce4 <HAL_ADC_PollForConversion+0x194>)
 8003ba8:	f7ff fc84 	bl	80034b4 <LL_ADC_GetMultiDMATransfer>
 8003bac:	4603      	mov	r3, r0
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d007      	beq.n	8003bc2 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bb6:	f043 0220 	orr.w	r2, r3, #32
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	e08c      	b.n	8003cdc <HAL_ADC_PollForConversion+0x18c>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003bc2:	2304      	movs	r3, #4
 8003bc4:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8003bc6:	f7ff fb1b 	bl	8003200 <HAL_GetTick>
 8003bca:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003bcc:	e01a      	b.n	8003c04 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bd4:	d016      	beq.n	8003c04 <HAL_ADC_PollForConversion+0xb4>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8003bd6:	f7ff fb13 	bl	8003200 <HAL_GetTick>
 8003bda:	4602      	mov	r2, r0
 8003bdc:	693b      	ldr	r3, [r7, #16]
 8003bde:	1ad3      	subs	r3, r2, r3
 8003be0:	683a      	ldr	r2, [r7, #0]
 8003be2:	429a      	cmp	r2, r3
 8003be4:	d302      	bcc.n	8003bec <HAL_ADC_PollForConversion+0x9c>
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d10b      	bne.n	8003c04 <HAL_ADC_PollForConversion+0xb4>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bf0:	f043 0204 	orr.w	r2, r3, #4
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003c00:	2303      	movs	r3, #3
 8003c02:	e06b      	b.n	8003cdc <HAL_ADC_PollForConversion+0x18c>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	681a      	ldr	r2, [r3, #0]
 8003c0a:	69fb      	ldr	r3, [r7, #28]
 8003c0c:	4013      	ands	r3, r2
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d0dd      	beq.n	8003bce <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c16:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	4618      	mov	r0, r3
 8003c24:	f7ff fb9c 	bl	8003360 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003c28:	4603      	mov	r3, r0
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d01c      	beq.n	8003c68 <HAL_ADC_PollForConversion+0x118>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	7e5b      	ldrb	r3, [r3, #25]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d118      	bne.n	8003c68 <HAL_ADC_PollForConversion+0x118>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f003 0308 	and.w	r3, r3, #8
 8003c40:	2b08      	cmp	r3, #8
 8003c42:	d111      	bne.n	8003c68 <HAL_ADC_PollForConversion+0x118>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c48:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c54:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d105      	bne.n	8003c68 <HAL_ADC_PollForConversion+0x118>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c60:	f043 0201 	orr.w	r2, r3, #1
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	655a      	str	r2, [r3, #84]	; 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4a1e      	ldr	r2, [pc, #120]	; (8003ce8 <HAL_ADC_PollForConversion+0x198>)
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	d002      	beq.n	8003c78 <HAL_ADC_PollForConversion+0x128>
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	e000      	b.n	8003c7a <HAL_ADC_PollForConversion+0x12a>
 8003c78:	4b1c      	ldr	r3, [pc, #112]	; (8003cec <HAL_ADC_PollForConversion+0x19c>)
 8003c7a:	687a      	ldr	r2, [r7, #4]
 8003c7c:	6812      	ldr	r2, [r2, #0]
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d008      	beq.n	8003c94 <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003c82:	697b      	ldr	r3, [r7, #20]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d005      	beq.n	8003c94 <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003c88:	697b      	ldr	r3, [r7, #20]
 8003c8a:	2b05      	cmp	r3, #5
 8003c8c:	d002      	beq.n	8003c94 <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003c8e:	697b      	ldr	r3, [r7, #20]
 8003c90:	2b09      	cmp	r3, #9
 8003c92:	d104      	bne.n	8003c9e <HAL_ADC_PollForConversion+0x14e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	68db      	ldr	r3, [r3, #12]
 8003c9a:	61bb      	str	r3, [r7, #24]
 8003c9c:	e00c      	b.n	8003cb8 <HAL_ADC_PollForConversion+0x168>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	4a11      	ldr	r2, [pc, #68]	; (8003ce8 <HAL_ADC_PollForConversion+0x198>)
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d002      	beq.n	8003cae <HAL_ADC_PollForConversion+0x15e>
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	e000      	b.n	8003cb0 <HAL_ADC_PollForConversion+0x160>
 8003cae:	4b0f      	ldr	r3, [pc, #60]	; (8003cec <HAL_ADC_PollForConversion+0x19c>)
 8003cb0:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	68db      	ldr	r3, [r3, #12]
 8003cb6:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8003cb8:	69fb      	ldr	r3, [r7, #28]
 8003cba:	2b08      	cmp	r3, #8
 8003cbc:	d104      	bne.n	8003cc8 <HAL_ADC_PollForConversion+0x178>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	2208      	movs	r2, #8
 8003cc4:	601a      	str	r2, [r3, #0]
 8003cc6:	e008      	b.n	8003cda <HAL_ADC_PollForConversion+0x18a>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8003cc8:	69bb      	ldr	r3, [r7, #24]
 8003cca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d103      	bne.n	8003cda <HAL_ADC_PollForConversion+0x18a>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	220c      	movs	r2, #12
 8003cd8:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8003cda:	2300      	movs	r3, #0
}
 8003cdc:	4618      	mov	r0, r3
 8003cde:	3720      	adds	r7, #32
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	bd80      	pop	{r7, pc}
 8003ce4:	50040300 	.word	0x50040300
 8003ce8:	50040100 	.word	0x50040100
 8003cec:	50040000 	.word	0x50040000

08003cf0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	b083      	sub	sp, #12
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8003cfe:	4618      	mov	r0, r3
 8003d00:	370c      	adds	r7, #12
 8003d02:	46bd      	mov	sp, r7
 8003d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d08:	4770      	bx	lr
	...

08003d0c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b08a      	sub	sp, #40	; 0x28
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8003d14:	2300      	movs	r3, #0
 8003d16:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	685b      	ldr	r3, [r3, #4]
 8003d26:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003d28:	4882      	ldr	r0, [pc, #520]	; (8003f34 <HAL_ADC_IRQHandler+0x228>)
 8003d2a:	f7ff fbb5 	bl	8003498 <LL_ADC_GetMultimode>
 8003d2e:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003d30:	69fb      	ldr	r3, [r7, #28]
 8003d32:	f003 0302 	and.w	r3, r3, #2
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d017      	beq.n	8003d6a <HAL_ADC_IRQHandler+0x5e>
 8003d3a:	69bb      	ldr	r3, [r7, #24]
 8003d3c:	f003 0302 	and.w	r3, r3, #2
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d012      	beq.n	8003d6a <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d48:	f003 0310 	and.w	r3, r3, #16
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d105      	bne.n	8003d5c <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d54:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	655a      	str	r2, [r3, #84]	; 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8003d5c:	6878      	ldr	r0, [r7, #4]
 8003d5e:	f000 ff25 	bl	8004bac <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	2202      	movs	r2, #2
 8003d68:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003d6a:	69fb      	ldr	r3, [r7, #28]
 8003d6c:	f003 0304 	and.w	r3, r3, #4
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d004      	beq.n	8003d7e <HAL_ADC_IRQHandler+0x72>
 8003d74:	69bb      	ldr	r3, [r7, #24]
 8003d76:	f003 0304 	and.w	r3, r3, #4
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d10a      	bne.n	8003d94 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003d7e:	69fb      	ldr	r3, [r7, #28]
 8003d80:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	f000 8083 	beq.w	8003e90 <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003d8a:	69bb      	ldr	r3, [r7, #24]
 8003d8c:	f003 0308 	and.w	r3, r3, #8
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d07d      	beq.n	8003e90 <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d98:	f003 0310 	and.w	r3, r3, #16
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d105      	bne.n	8003dac <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003da4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	4618      	mov	r0, r3
 8003db2:	f7ff fad5 	bl	8003360 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003db6:	4603      	mov	r3, r0
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d062      	beq.n	8003e82 <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	4a5d      	ldr	r2, [pc, #372]	; (8003f38 <HAL_ADC_IRQHandler+0x22c>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d002      	beq.n	8003dcc <HAL_ADC_IRQHandler+0xc0>
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	e000      	b.n	8003dce <HAL_ADC_IRQHandler+0xc2>
 8003dcc:	4b5b      	ldr	r3, [pc, #364]	; (8003f3c <HAL_ADC_IRQHandler+0x230>)
 8003dce:	687a      	ldr	r2, [r7, #4]
 8003dd0:	6812      	ldr	r2, [r2, #0]
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d008      	beq.n	8003de8 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003dd6:	697b      	ldr	r3, [r7, #20]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d005      	beq.n	8003de8 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003ddc:	697b      	ldr	r3, [r7, #20]
 8003dde:	2b05      	cmp	r3, #5
 8003de0:	d002      	beq.n	8003de8 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003de2:	697b      	ldr	r3, [r7, #20]
 8003de4:	2b09      	cmp	r3, #9
 8003de6:	d104      	bne.n	8003df2 <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	68db      	ldr	r3, [r3, #12]
 8003dee:	623b      	str	r3, [r7, #32]
 8003df0:	e00c      	b.n	8003e0c <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	4a50      	ldr	r2, [pc, #320]	; (8003f38 <HAL_ADC_IRQHandler+0x22c>)
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d002      	beq.n	8003e02 <HAL_ADC_IRQHandler+0xf6>
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	e000      	b.n	8003e04 <HAL_ADC_IRQHandler+0xf8>
 8003e02:	4b4e      	ldr	r3, [pc, #312]	; (8003f3c <HAL_ADC_IRQHandler+0x230>)
 8003e04:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	68db      	ldr	r3, [r3, #12]
 8003e0a:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8003e0c:	6a3b      	ldr	r3, [r7, #32]
 8003e0e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d135      	bne.n	8003e82 <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f003 0308 	and.w	r3, r3, #8
 8003e20:	2b08      	cmp	r3, #8
 8003e22:	d12e      	bne.n	8003e82 <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	4618      	mov	r0, r3
 8003e2a:	f7ff fc15 	bl	8003658 <LL_ADC_REG_IsConversionOngoing>
 8003e2e:	4603      	mov	r3, r0
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d11a      	bne.n	8003e6a <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	685a      	ldr	r2, [r3, #4]
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f022 020c 	bic.w	r2, r2, #12
 8003e42:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e48:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	655a      	str	r2, [r3, #84]	; 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e54:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d112      	bne.n	8003e82 <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e60:	f043 0201 	orr.w	r2, r3, #1
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	655a      	str	r2, [r3, #84]	; 0x54
 8003e68:	e00b      	b.n	8003e82 <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e6e:	f043 0210 	orr.w	r2, r3, #16
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e7a:	f043 0201 	orr.w	r2, r3, #1
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	659a      	str	r2, [r3, #88]	; 0x58
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003e82:	6878      	ldr	r0, [r7, #4]
 8003e84:	f000 f95c 	bl	8004140 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	220c      	movs	r2, #12
 8003e8e:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003e90:	69fb      	ldr	r3, [r7, #28]
 8003e92:	f003 0320 	and.w	r3, r3, #32
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d004      	beq.n	8003ea4 <HAL_ADC_IRQHandler+0x198>
 8003e9a:	69bb      	ldr	r3, [r7, #24]
 8003e9c:	f003 0320 	and.w	r3, r3, #32
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d10b      	bne.n	8003ebc <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003ea4:	69fb      	ldr	r3, [r7, #28]
 8003ea6:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	f000 809f 	beq.w	8003fee <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003eb0:	69bb      	ldr	r3, [r7, #24]
 8003eb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	f000 8099 	beq.w	8003fee <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ec0:	f003 0310 	and.w	r3, r3, #16
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d105      	bne.n	8003ed4 <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ecc:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4618      	mov	r0, r3
 8003eda:	f7ff fa7d 	bl	80033d8 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8003ede:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	f7ff fa3b 	bl	8003360 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003eea:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	4a11      	ldr	r2, [pc, #68]	; (8003f38 <HAL_ADC_IRQHandler+0x22c>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d002      	beq.n	8003efc <HAL_ADC_IRQHandler+0x1f0>
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	e000      	b.n	8003efe <HAL_ADC_IRQHandler+0x1f2>
 8003efc:	4b0f      	ldr	r3, [pc, #60]	; (8003f3c <HAL_ADC_IRQHandler+0x230>)
 8003efe:	687a      	ldr	r2, [r7, #4]
 8003f00:	6812      	ldr	r2, [r2, #0]
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d008      	beq.n	8003f18 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003f06:	697b      	ldr	r3, [r7, #20]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d005      	beq.n	8003f18 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8003f0c:	697b      	ldr	r3, [r7, #20]
 8003f0e:	2b06      	cmp	r3, #6
 8003f10:	d002      	beq.n	8003f18 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8003f12:	697b      	ldr	r3, [r7, #20]
 8003f14:	2b07      	cmp	r3, #7
 8003f16:	d104      	bne.n	8003f22 <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	68db      	ldr	r3, [r3, #12]
 8003f1e:	623b      	str	r3, [r7, #32]
 8003f20:	e013      	b.n	8003f4a <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4a04      	ldr	r2, [pc, #16]	; (8003f38 <HAL_ADC_IRQHandler+0x22c>)
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	d009      	beq.n	8003f40 <HAL_ADC_IRQHandler+0x234>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	e007      	b.n	8003f42 <HAL_ADC_IRQHandler+0x236>
 8003f32:	bf00      	nop
 8003f34:	50040300 	.word	0x50040300
 8003f38:	50040100 	.word	0x50040100
 8003f3c:	50040000 	.word	0x50040000
 8003f40:	4b7d      	ldr	r3, [pc, #500]	; (8004138 <HAL_ADC_IRQHandler+0x42c>)
 8003f42:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003f44:	693b      	ldr	r3, [r7, #16]
 8003f46:	68db      	ldr	r3, [r3, #12]
 8003f48:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if ((tmp_adc_inj_is_trigger_source_sw_start != 0UL)            ||
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d10c      	bne.n	8003f6a <HAL_ADC_IRQHandler+0x25e>
        ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL)      &&
 8003f50:	6a3b      	ldr	r3, [r7, #32]
 8003f52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
    if ((tmp_adc_inj_is_trigger_source_sw_start != 0UL)            ||
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d142      	bne.n	8003fe0 <HAL_ADC_IRQHandler+0x2d4>
        ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL)      &&
 8003f5a:	68bb      	ldr	r3, [r7, #8]
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d03f      	beq.n	8003fe0 <HAL_ADC_IRQHandler+0x2d4>
         ((tmp_adc_reg_is_trigger_source_sw_start != 0UL)  &&
          (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL))))
 8003f60:	6a3b      	ldr	r3, [r7, #32]
 8003f62:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
         ((tmp_adc_reg_is_trigger_source_sw_start != 0UL)  &&
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d13a      	bne.n	8003fe0 <HAL_ADC_IRQHandler+0x2d4>
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f74:	2b40      	cmp	r3, #64	; 0x40
 8003f76:	d133      	bne.n	8003fe0 <HAL_ADC_IRQHandler+0x2d4>
        /* when the last context has been fully processed, JSQR is reset      */
        /* by the hardware. Even if no injected conversion is planned to come */
        /* (queue empty, triggers are ignored), it can start again            */
        /* immediately after setting a new context (JADSTART is still set).   */
        /* Therefore, state of HAL ADC injected group is kept to busy.        */
        if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8003f78:	6a3b      	ldr	r3, [r7, #32]
 8003f7a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d12e      	bne.n	8003fe0 <HAL_ADC_IRQHandler+0x2d4>
        {
          /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
          /* JADSTART==0 (no conversion on going)                             */
          if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	4618      	mov	r0, r3
 8003f88:	f7ff fb8d 	bl	80036a6 <LL_ADC_INJ_IsConversionOngoing>
 8003f8c:	4603      	mov	r3, r0
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d11a      	bne.n	8003fc8 <HAL_ADC_IRQHandler+0x2bc>
          {
            /* Disable ADC end of sequence conversion interrupt  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	685a      	ldr	r2, [r3, #4]
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003fa0:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fa6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	655a      	str	r2, [r3, #84]	; 0x54

            if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d112      	bne.n	8003fe0 <HAL_ADC_IRQHandler+0x2d4>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fbe:	f043 0201 	orr.w	r2, r3, #1
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	655a      	str	r2, [r3, #84]	; 0x54
 8003fc6:	e00b      	b.n	8003fe0 <HAL_ADC_IRQHandler+0x2d4>
            }
          }
          else
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fcc:	f043 0210 	orr.w	r2, r3, #16
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fd8:	f043 0201 	orr.w	r2, r3, #1
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	659a      	str	r2, [r3, #88]	; 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003fe0:	6878      	ldr	r0, [r7, #4]
 8003fe2:	f000 fdbb 	bl	8004b5c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	2260      	movs	r2, #96	; 0x60
 8003fec:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8003fee:	69fb      	ldr	r3, [r7, #28]
 8003ff0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d011      	beq.n	800401c <HAL_ADC_IRQHandler+0x310>
 8003ff8:	69bb      	ldr	r3, [r7, #24]
 8003ffa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d00c      	beq.n	800401c <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004006:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800400e:	6878      	ldr	r0, [r7, #4]
 8004010:	f000 f8a0 	bl	8004154 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	2280      	movs	r2, #128	; 0x80
 800401a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800401c:	69fb      	ldr	r3, [r7, #28]
 800401e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004022:	2b00      	cmp	r3, #0
 8004024:	d012      	beq.n	800404c <HAL_ADC_IRQHandler+0x340>
 8004026:	69bb      	ldr	r3, [r7, #24]
 8004028:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800402c:	2b00      	cmp	r3, #0
 800402e:	d00d      	beq.n	800404c <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004034:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800403c:	6878      	ldr	r0, [r7, #4]
 800403e:	f000 fda1 	bl	8004b84 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f44f 7280 	mov.w	r2, #256	; 0x100
 800404a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800404c:	69fb      	ldr	r3, [r7, #28]
 800404e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004052:	2b00      	cmp	r3, #0
 8004054:	d012      	beq.n	800407c <HAL_ADC_IRQHandler+0x370>
 8004056:	69bb      	ldr	r3, [r7, #24]
 8004058:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800405c:	2b00      	cmp	r3, #0
 800405e:	d00d      	beq.n	800407c <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004064:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800406c:	6878      	ldr	r0, [r7, #4]
 800406e:	f000 fd93 	bl	8004b98 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f44f 7200 	mov.w	r2, #512	; 0x200
 800407a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800407c:	69fb      	ldr	r3, [r7, #28]
 800407e:	f003 0310 	and.w	r3, r3, #16
 8004082:	2b00      	cmp	r3, #0
 8004084:	d036      	beq.n	80040f4 <HAL_ADC_IRQHandler+0x3e8>
 8004086:	69bb      	ldr	r3, [r7, #24]
 8004088:	f003 0310 	and.w	r3, r3, #16
 800408c:	2b00      	cmp	r3, #0
 800408e:	d031      	beq.n	80040f4 <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004094:	2b00      	cmp	r3, #0
 8004096:	d102      	bne.n	800409e <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 8004098:	2301      	movs	r3, #1
 800409a:	627b      	str	r3, [r7, #36]	; 0x24
 800409c:	e014      	b.n	80040c8 <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 800409e:	697b      	ldr	r3, [r7, #20]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d008      	beq.n	80040b6 <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80040a4:	4825      	ldr	r0, [pc, #148]	; (800413c <HAL_ADC_IRQHandler+0x430>)
 80040a6:	f7ff fa05 	bl	80034b4 <LL_ADC_GetMultiDMATransfer>
 80040aa:	4603      	mov	r3, r0
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d00b      	beq.n	80040c8 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 80040b0:	2301      	movs	r3, #1
 80040b2:	627b      	str	r3, [r7, #36]	; 0x24
 80040b4:	e008      	b.n	80040c8 <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	68db      	ldr	r3, [r3, #12]
 80040bc:	f003 0301 	and.w	r3, r3, #1
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d001      	beq.n	80040c8 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 80040c4:	2301      	movs	r3, #1
 80040c6:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 80040c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040ca:	2b01      	cmp	r3, #1
 80040cc:	d10e      	bne.n	80040ec <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040d2:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040de:	f043 0202 	orr.w	r2, r3, #2
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	659a      	str	r2, [r3, #88]	; 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80040e6:	6878      	ldr	r0, [r7, #4]
 80040e8:	f000 f83e 	bl	8004168 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	2210      	movs	r2, #16
 80040f2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80040f4:	69fb      	ldr	r3, [r7, #28]
 80040f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d018      	beq.n	8004130 <HAL_ADC_IRQHandler+0x424>
 80040fe:	69bb      	ldr	r3, [r7, #24]
 8004100:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004104:	2b00      	cmp	r3, #0
 8004106:	d013      	beq.n	8004130 <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800410c:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004118:	f043 0208 	orr.w	r2, r3, #8
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	659a      	str	r2, [r3, #88]	; 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004128:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800412a:	6878      	ldr	r0, [r7, #4]
 800412c:	f000 fd20 	bl	8004b70 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8004130:	bf00      	nop
 8004132:	3728      	adds	r7, #40	; 0x28
 8004134:	46bd      	mov	sp, r7
 8004136:	bd80      	pop	{r7, pc}
 8004138:	50040000 	.word	0x50040000
 800413c:	50040300 	.word	0x50040300

08004140 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004140:	b480      	push	{r7}
 8004142:	b083      	sub	sp, #12
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8004148:	bf00      	nop
 800414a:	370c      	adds	r7, #12
 800414c:	46bd      	mov	sp, r7
 800414e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004152:	4770      	bx	lr

08004154 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8004154:	b480      	push	{r7}
 8004156:	b083      	sub	sp, #12
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800415c:	bf00      	nop
 800415e:	370c      	adds	r7, #12
 8004160:	46bd      	mov	sp, r7
 8004162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004166:	4770      	bx	lr

08004168 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004168:	b480      	push	{r7}
 800416a:	b083      	sub	sp, #12
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004170:	bf00      	nop
 8004172:	370c      	adds	r7, #12
 8004174:	46bd      	mov	sp, r7
 8004176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417a:	4770      	bx	lr

0800417c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	b0a6      	sub	sp, #152	; 0x98
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
 8004184:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004186:	2300      	movs	r3, #0
 8004188:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 800418c:	2300      	movs	r3, #0
 800418e:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004196:	2b01      	cmp	r3, #1
 8004198:	d101      	bne.n	800419e <HAL_ADC_ConfigChannel+0x22>
 800419a:	2302      	movs	r3, #2
 800419c:	e348      	b.n	8004830 <HAL_ADC_ConfigChannel+0x6b4>
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2201      	movs	r2, #1
 80041a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	4618      	mov	r0, r3
 80041ac:	f7ff fa54 	bl	8003658 <LL_ADC_REG_IsConversionOngoing>
 80041b0:	4603      	mov	r3, r0
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	f040 8329 	bne.w	800480a <HAL_ADC_ConfigChannel+0x68e>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	685b      	ldr	r3, [r3, #4]
 80041bc:	2b05      	cmp	r3, #5
 80041be:	d824      	bhi.n	800420a <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	685b      	ldr	r3, [r3, #4]
 80041c4:	3b02      	subs	r3, #2
 80041c6:	2b03      	cmp	r3, #3
 80041c8:	d81b      	bhi.n	8004202 <HAL_ADC_ConfigChannel+0x86>
 80041ca:	a201      	add	r2, pc, #4	; (adr r2, 80041d0 <HAL_ADC_ConfigChannel+0x54>)
 80041cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041d0:	080041e1 	.word	0x080041e1
 80041d4:	080041e9 	.word	0x080041e9
 80041d8:	080041f1 	.word	0x080041f1
 80041dc:	080041f9 	.word	0x080041f9
      {
        case 2U: sConfig->Rank = ADC_REGULAR_RANK_2; break;
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	220c      	movs	r2, #12
 80041e4:	605a      	str	r2, [r3, #4]
 80041e6:	e011      	b.n	800420c <HAL_ADC_ConfigChannel+0x90>
        case 3U: sConfig->Rank = ADC_REGULAR_RANK_3; break;
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	2212      	movs	r2, #18
 80041ec:	605a      	str	r2, [r3, #4]
 80041ee:	e00d      	b.n	800420c <HAL_ADC_ConfigChannel+0x90>
        case 4U: sConfig->Rank = ADC_REGULAR_RANK_4; break;
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	2218      	movs	r2, #24
 80041f4:	605a      	str	r2, [r3, #4]
 80041f6:	e009      	b.n	800420c <HAL_ADC_ConfigChannel+0x90>
        case 5U: sConfig->Rank = ADC_REGULAR_RANK_5; break;
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80041fe:	605a      	str	r2, [r3, #4]
 8004200:	e004      	b.n	800420c <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default: sConfig->Rank = ADC_REGULAR_RANK_1; break;
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	2206      	movs	r2, #6
 8004206:	605a      	str	r2, [r3, #4]
 8004208:	e000      	b.n	800420c <HAL_ADC_ConfigChannel+0x90>
      }
    }
 800420a:	bf00      	nop
    #endif
    
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6818      	ldr	r0, [r3, #0]
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	6859      	ldr	r1, [r3, #4]
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	461a      	mov	r2, r3
 800421a:	f7ff f8b4 	bl	8003386 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	4618      	mov	r0, r3
 8004224:	f7ff fa18 	bl	8003658 <LL_ADC_REG_IsConversionOngoing>
 8004228:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	4618      	mov	r0, r3
 8004232:	f7ff fa38 	bl	80036a6 <LL_ADC_INJ_IsConversionOngoing>
 8004236:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800423a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800423e:	2b00      	cmp	r3, #0
 8004240:	f040 8148 	bne.w	80044d4 <HAL_ADC_ConfigChannel+0x358>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004244:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004248:	2b00      	cmp	r3, #0
 800424a:	f040 8143 	bne.w	80044d4 <HAL_ADC_ConfigChannel+0x358>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6818      	ldr	r0, [r3, #0]
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	6819      	ldr	r1, [r3, #0]
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	689b      	ldr	r3, [r3, #8]
 800425a:	461a      	mov	r2, r3
 800425c:	f7ff f8cf 	bl	80033fe <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	695a      	ldr	r2, [r3, #20]
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	68db      	ldr	r3, [r3, #12]
 800426a:	08db      	lsrs	r3, r3, #3
 800426c:	f003 0303 	and.w	r3, r3, #3
 8004270:	005b      	lsls	r3, r3, #1
 8004272:	fa02 f303 	lsl.w	r3, r2, r3
 8004276:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	691b      	ldr	r3, [r3, #16]
 800427e:	2b04      	cmp	r3, #4
 8004280:	d00a      	beq.n	8004298 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6818      	ldr	r0, [r3, #0]
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	6919      	ldr	r1, [r3, #16]
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	681a      	ldr	r2, [r3, #0]
 800428e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004292:	f7ff f817 	bl	80032c4 <LL_ADC_SetOffset>
 8004296:	e11d      	b.n	80044d4 <HAL_ADC_ConfigChannel+0x358>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	2100      	movs	r1, #0
 800429e:	4618      	mov	r0, r3
 80042a0:	f7ff f832 	bl	8003308 <LL_ADC_GetOffsetChannel>
 80042a4:	4603      	mov	r3, r0
 80042a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d10a      	bne.n	80042c4 <HAL_ADC_ConfigChannel+0x148>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	2100      	movs	r1, #0
 80042b4:	4618      	mov	r0, r3
 80042b6:	f7ff f827 	bl	8003308 <LL_ADC_GetOffsetChannel>
 80042ba:	4603      	mov	r3, r0
 80042bc:	0e9b      	lsrs	r3, r3, #26
 80042be:	f003 021f 	and.w	r2, r3, #31
 80042c2:	e012      	b.n	80042ea <HAL_ADC_ConfigChannel+0x16e>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	2100      	movs	r1, #0
 80042ca:	4618      	mov	r0, r3
 80042cc:	f7ff f81c 	bl	8003308 <LL_ADC_GetOffsetChannel>
 80042d0:	4603      	mov	r3, r0
 80042d2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042d6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80042da:	fa93 f3a3 	rbit	r3, r3
 80042de:	67fb      	str	r3, [r7, #124]	; 0x7c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80042e0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80042e2:	fab3 f383 	clz	r3, r3
 80042e6:	b2db      	uxtb	r3, r3
 80042e8:	461a      	mov	r2, r3
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d105      	bne.n	8004302 <HAL_ADC_ConfigChannel+0x186>
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	0e9b      	lsrs	r3, r3, #26
 80042fc:	f003 031f 	and.w	r3, r3, #31
 8004300:	e00a      	b.n	8004318 <HAL_ADC_ConfigChannel+0x19c>
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	67bb      	str	r3, [r7, #120]	; 0x78
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004308:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800430a:	fa93 f3a3 	rbit	r3, r3
 800430e:	677b      	str	r3, [r7, #116]	; 0x74
  return result;
 8004310:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004312:	fab3 f383 	clz	r3, r3
 8004316:	b2db      	uxtb	r3, r3
 8004318:	429a      	cmp	r2, r3
 800431a:	d106      	bne.n	800432a <HAL_ADC_ConfigChannel+0x1ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	2200      	movs	r2, #0
 8004322:	2100      	movs	r1, #0
 8004324:	4618      	mov	r0, r3
 8004326:	f7ff f803 	bl	8003330 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	2101      	movs	r1, #1
 8004330:	4618      	mov	r0, r3
 8004332:	f7fe ffe9 	bl	8003308 <LL_ADC_GetOffsetChannel>
 8004336:	4603      	mov	r3, r0
 8004338:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800433c:	2b00      	cmp	r3, #0
 800433e:	d10a      	bne.n	8004356 <HAL_ADC_ConfigChannel+0x1da>
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	2101      	movs	r1, #1
 8004346:	4618      	mov	r0, r3
 8004348:	f7fe ffde 	bl	8003308 <LL_ADC_GetOffsetChannel>
 800434c:	4603      	mov	r3, r0
 800434e:	0e9b      	lsrs	r3, r3, #26
 8004350:	f003 021f 	and.w	r2, r3, #31
 8004354:	e010      	b.n	8004378 <HAL_ADC_ConfigChannel+0x1fc>
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	2101      	movs	r1, #1
 800435c:	4618      	mov	r0, r3
 800435e:	f7fe ffd3 	bl	8003308 <LL_ADC_GetOffsetChannel>
 8004362:	4603      	mov	r3, r0
 8004364:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004366:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004368:	fa93 f3a3 	rbit	r3, r3
 800436c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800436e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004370:	fab3 f383 	clz	r3, r3
 8004374:	b2db      	uxtb	r3, r3
 8004376:	461a      	mov	r2, r3
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004380:	2b00      	cmp	r3, #0
 8004382:	d105      	bne.n	8004390 <HAL_ADC_ConfigChannel+0x214>
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	0e9b      	lsrs	r3, r3, #26
 800438a:	f003 031f 	and.w	r3, r3, #31
 800438e:	e00a      	b.n	80043a6 <HAL_ADC_ConfigChannel+0x22a>
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004396:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004398:	fa93 f3a3 	rbit	r3, r3
 800439c:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 800439e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80043a0:	fab3 f383 	clz	r3, r3
 80043a4:	b2db      	uxtb	r3, r3
 80043a6:	429a      	cmp	r2, r3
 80043a8:	d106      	bne.n	80043b8 <HAL_ADC_ConfigChannel+0x23c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	2200      	movs	r2, #0
 80043b0:	2101      	movs	r1, #1
 80043b2:	4618      	mov	r0, r3
 80043b4:	f7fe ffbc 	bl	8003330 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	2102      	movs	r1, #2
 80043be:	4618      	mov	r0, r3
 80043c0:	f7fe ffa2 	bl	8003308 <LL_ADC_GetOffsetChannel>
 80043c4:	4603      	mov	r3, r0
 80043c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d10a      	bne.n	80043e4 <HAL_ADC_ConfigChannel+0x268>
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	2102      	movs	r1, #2
 80043d4:	4618      	mov	r0, r3
 80043d6:	f7fe ff97 	bl	8003308 <LL_ADC_GetOffsetChannel>
 80043da:	4603      	mov	r3, r0
 80043dc:	0e9b      	lsrs	r3, r3, #26
 80043de:	f003 021f 	and.w	r2, r3, #31
 80043e2:	e010      	b.n	8004406 <HAL_ADC_ConfigChannel+0x28a>
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	2102      	movs	r1, #2
 80043ea:	4618      	mov	r0, r3
 80043ec:	f7fe ff8c 	bl	8003308 <LL_ADC_GetOffsetChannel>
 80043f0:	4603      	mov	r3, r0
 80043f2:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043f4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80043f6:	fa93 f3a3 	rbit	r3, r3
 80043fa:	65fb      	str	r3, [r7, #92]	; 0x5c
  return result;
 80043fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80043fe:	fab3 f383 	clz	r3, r3
 8004402:	b2db      	uxtb	r3, r3
 8004404:	461a      	mov	r2, r3
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800440e:	2b00      	cmp	r3, #0
 8004410:	d105      	bne.n	800441e <HAL_ADC_ConfigChannel+0x2a2>
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	0e9b      	lsrs	r3, r3, #26
 8004418:	f003 031f 	and.w	r3, r3, #31
 800441c:	e00a      	b.n	8004434 <HAL_ADC_ConfigChannel+0x2b8>
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004424:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004426:	fa93 f3a3 	rbit	r3, r3
 800442a:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 800442c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800442e:	fab3 f383 	clz	r3, r3
 8004432:	b2db      	uxtb	r3, r3
 8004434:	429a      	cmp	r2, r3
 8004436:	d106      	bne.n	8004446 <HAL_ADC_ConfigChannel+0x2ca>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	2200      	movs	r2, #0
 800443e:	2102      	movs	r1, #2
 8004440:	4618      	mov	r0, r3
 8004442:	f7fe ff75 	bl	8003330 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	2103      	movs	r1, #3
 800444c:	4618      	mov	r0, r3
 800444e:	f7fe ff5b 	bl	8003308 <LL_ADC_GetOffsetChannel>
 8004452:	4603      	mov	r3, r0
 8004454:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004458:	2b00      	cmp	r3, #0
 800445a:	d10a      	bne.n	8004472 <HAL_ADC_ConfigChannel+0x2f6>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	2103      	movs	r1, #3
 8004462:	4618      	mov	r0, r3
 8004464:	f7fe ff50 	bl	8003308 <LL_ADC_GetOffsetChannel>
 8004468:	4603      	mov	r3, r0
 800446a:	0e9b      	lsrs	r3, r3, #26
 800446c:	f003 021f 	and.w	r2, r3, #31
 8004470:	e010      	b.n	8004494 <HAL_ADC_ConfigChannel+0x318>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	2103      	movs	r1, #3
 8004478:	4618      	mov	r0, r3
 800447a:	f7fe ff45 	bl	8003308 <LL_ADC_GetOffsetChannel>
 800447e:	4603      	mov	r3, r0
 8004480:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004482:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004484:	fa93 f3a3 	rbit	r3, r3
 8004488:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800448a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800448c:	fab3 f383 	clz	r3, r3
 8004490:	b2db      	uxtb	r3, r3
 8004492:	461a      	mov	r2, r3
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800449c:	2b00      	cmp	r3, #0
 800449e:	d105      	bne.n	80044ac <HAL_ADC_ConfigChannel+0x330>
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	0e9b      	lsrs	r3, r3, #26
 80044a6:	f003 031f 	and.w	r3, r3, #31
 80044aa:	e00a      	b.n	80044c2 <HAL_ADC_ConfigChannel+0x346>
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044b2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80044b4:	fa93 f3a3 	rbit	r3, r3
 80044b8:	647b      	str	r3, [r7, #68]	; 0x44
  return result;
 80044ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80044bc:	fab3 f383 	clz	r3, r3
 80044c0:	b2db      	uxtb	r3, r3
 80044c2:	429a      	cmp	r2, r3
 80044c4:	d106      	bne.n	80044d4 <HAL_ADC_ConfigChannel+0x358>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	2200      	movs	r2, #0
 80044cc:	2103      	movs	r1, #3
 80044ce:	4618      	mov	r0, r3
 80044d0:	f7fe ff2e 	bl	8003330 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	4618      	mov	r0, r3
 80044da:	f7ff f86f 	bl	80035bc <LL_ADC_IsEnabled>
 80044de:	4603      	mov	r3, r0
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	f040 810c 	bne.w	80046fe <HAL_ADC_ConfigChannel+0x582>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6818      	ldr	r0, [r3, #0]
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	6819      	ldr	r1, [r3, #0]
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	68db      	ldr	r3, [r3, #12]
 80044f2:	461a      	mov	r2, r3
 80044f4:	f7fe ffac 	bl	8003450 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	68db      	ldr	r3, [r3, #12]
 80044fc:	4aad      	ldr	r2, [pc, #692]	; (80047b4 <HAL_ADC_ConfigChannel+0x638>)
 80044fe:	4293      	cmp	r3, r2
 8004500:	f040 80fd 	bne.w	80046fe <HAL_ADC_ConfigChannel+0x582>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004510:	2b00      	cmp	r3, #0
 8004512:	d10b      	bne.n	800452c <HAL_ADC_ConfigChannel+0x3b0>
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	0e9b      	lsrs	r3, r3, #26
 800451a:	3301      	adds	r3, #1
 800451c:	f003 031f 	and.w	r3, r3, #31
 8004520:	2b09      	cmp	r3, #9
 8004522:	bf94      	ite	ls
 8004524:	2301      	movls	r3, #1
 8004526:	2300      	movhi	r3, #0
 8004528:	b2db      	uxtb	r3, r3
 800452a:	e012      	b.n	8004552 <HAL_ADC_ConfigChannel+0x3d6>
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004532:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004534:	fa93 f3a3 	rbit	r3, r3
 8004538:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 800453a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800453c:	fab3 f383 	clz	r3, r3
 8004540:	b2db      	uxtb	r3, r3
 8004542:	3301      	adds	r3, #1
 8004544:	f003 031f 	and.w	r3, r3, #31
 8004548:	2b09      	cmp	r3, #9
 800454a:	bf94      	ite	ls
 800454c:	2301      	movls	r3, #1
 800454e:	2300      	movhi	r3, #0
 8004550:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004552:	2b00      	cmp	r3, #0
 8004554:	d064      	beq.n	8004620 <HAL_ADC_ConfigChannel+0x4a4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800455e:	2b00      	cmp	r3, #0
 8004560:	d107      	bne.n	8004572 <HAL_ADC_ConfigChannel+0x3f6>
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	0e9b      	lsrs	r3, r3, #26
 8004568:	3301      	adds	r3, #1
 800456a:	069b      	lsls	r3, r3, #26
 800456c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004570:	e00e      	b.n	8004590 <HAL_ADC_ConfigChannel+0x414>
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004578:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800457a:	fa93 f3a3 	rbit	r3, r3
 800457e:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004580:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004582:	fab3 f383 	clz	r3, r3
 8004586:	b2db      	uxtb	r3, r3
 8004588:	3301      	adds	r3, #1
 800458a:	069b      	lsls	r3, r3, #26
 800458c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004598:	2b00      	cmp	r3, #0
 800459a:	d109      	bne.n	80045b0 <HAL_ADC_ConfigChannel+0x434>
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	0e9b      	lsrs	r3, r3, #26
 80045a2:	3301      	adds	r3, #1
 80045a4:	f003 031f 	and.w	r3, r3, #31
 80045a8:	2101      	movs	r1, #1
 80045aa:	fa01 f303 	lsl.w	r3, r1, r3
 80045ae:	e010      	b.n	80045d2 <HAL_ADC_ConfigChannel+0x456>
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045b8:	fa93 f3a3 	rbit	r3, r3
 80045bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80045be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045c0:	fab3 f383 	clz	r3, r3
 80045c4:	b2db      	uxtb	r3, r3
 80045c6:	3301      	adds	r3, #1
 80045c8:	f003 031f 	and.w	r3, r3, #31
 80045cc:	2101      	movs	r1, #1
 80045ce:	fa01 f303 	lsl.w	r3, r1, r3
 80045d2:	ea42 0103 	orr.w	r1, r2, r3
 80045d6:	683b      	ldr	r3, [r7, #0]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d10a      	bne.n	80045f8 <HAL_ADC_ConfigChannel+0x47c>
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	0e9b      	lsrs	r3, r3, #26
 80045e8:	3301      	adds	r3, #1
 80045ea:	f003 021f 	and.w	r2, r3, #31
 80045ee:	4613      	mov	r3, r2
 80045f0:	005b      	lsls	r3, r3, #1
 80045f2:	4413      	add	r3, r2
 80045f4:	051b      	lsls	r3, r3, #20
 80045f6:	e011      	b.n	800461c <HAL_ADC_ConfigChannel+0x4a0>
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004600:	fa93 f3a3 	rbit	r3, r3
 8004604:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8004606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004608:	fab3 f383 	clz	r3, r3
 800460c:	b2db      	uxtb	r3, r3
 800460e:	3301      	adds	r3, #1
 8004610:	f003 021f 	and.w	r2, r3, #31
 8004614:	4613      	mov	r3, r2
 8004616:	005b      	lsls	r3, r3, #1
 8004618:	4413      	add	r3, r2
 800461a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800461c:	430b      	orrs	r3, r1
 800461e:	e069      	b.n	80046f4 <HAL_ADC_ConfigChannel+0x578>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004628:	2b00      	cmp	r3, #0
 800462a:	d107      	bne.n	800463c <HAL_ADC_ConfigChannel+0x4c0>
 800462c:	683b      	ldr	r3, [r7, #0]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	0e9b      	lsrs	r3, r3, #26
 8004632:	3301      	adds	r3, #1
 8004634:	069b      	lsls	r3, r3, #26
 8004636:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800463a:	e00e      	b.n	800465a <HAL_ADC_ConfigChannel+0x4de>
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004642:	6a3b      	ldr	r3, [r7, #32]
 8004644:	fa93 f3a3 	rbit	r3, r3
 8004648:	61fb      	str	r3, [r7, #28]
  return result;
 800464a:	69fb      	ldr	r3, [r7, #28]
 800464c:	fab3 f383 	clz	r3, r3
 8004650:	b2db      	uxtb	r3, r3
 8004652:	3301      	adds	r3, #1
 8004654:	069b      	lsls	r3, r3, #26
 8004656:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004662:	2b00      	cmp	r3, #0
 8004664:	d109      	bne.n	800467a <HAL_ADC_ConfigChannel+0x4fe>
 8004666:	683b      	ldr	r3, [r7, #0]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	0e9b      	lsrs	r3, r3, #26
 800466c:	3301      	adds	r3, #1
 800466e:	f003 031f 	and.w	r3, r3, #31
 8004672:	2101      	movs	r1, #1
 8004674:	fa01 f303 	lsl.w	r3, r1, r3
 8004678:	e010      	b.n	800469c <HAL_ADC_ConfigChannel+0x520>
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004680:	69bb      	ldr	r3, [r7, #24]
 8004682:	fa93 f3a3 	rbit	r3, r3
 8004686:	617b      	str	r3, [r7, #20]
  return result;
 8004688:	697b      	ldr	r3, [r7, #20]
 800468a:	fab3 f383 	clz	r3, r3
 800468e:	b2db      	uxtb	r3, r3
 8004690:	3301      	adds	r3, #1
 8004692:	f003 031f 	and.w	r3, r3, #31
 8004696:	2101      	movs	r1, #1
 8004698:	fa01 f303 	lsl.w	r3, r1, r3
 800469c:	ea42 0103 	orr.w	r1, r2, r3
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d10d      	bne.n	80046c8 <HAL_ADC_ConfigChannel+0x54c>
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	0e9b      	lsrs	r3, r3, #26
 80046b2:	3301      	adds	r3, #1
 80046b4:	f003 021f 	and.w	r2, r3, #31
 80046b8:	4613      	mov	r3, r2
 80046ba:	005b      	lsls	r3, r3, #1
 80046bc:	4413      	add	r3, r2
 80046be:	3b1e      	subs	r3, #30
 80046c0:	051b      	lsls	r3, r3, #20
 80046c2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80046c6:	e014      	b.n	80046f2 <HAL_ADC_ConfigChannel+0x576>
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046ce:	693b      	ldr	r3, [r7, #16]
 80046d0:	fa93 f3a3 	rbit	r3, r3
 80046d4:	60fb      	str	r3, [r7, #12]
  return result;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	fab3 f383 	clz	r3, r3
 80046dc:	b2db      	uxtb	r3, r3
 80046de:	3301      	adds	r3, #1
 80046e0:	f003 021f 	and.w	r2, r3, #31
 80046e4:	4613      	mov	r3, r2
 80046e6:	005b      	lsls	r3, r3, #1
 80046e8:	4413      	add	r3, r2
 80046ea:	3b1e      	subs	r3, #30
 80046ec:	051b      	lsls	r3, r3, #20
 80046ee:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80046f2:	430b      	orrs	r3, r1
 80046f4:	683a      	ldr	r2, [r7, #0]
 80046f6:	6892      	ldr	r2, [r2, #8]
 80046f8:	4619      	mov	r1, r3
 80046fa:	f7fe fe80 	bl	80033fe <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	681a      	ldr	r2, [r3, #0]
 8004702:	4b2d      	ldr	r3, [pc, #180]	; (80047b8 <HAL_ADC_ConfigChannel+0x63c>)
 8004704:	4013      	ands	r3, r2
 8004706:	2b00      	cmp	r3, #0
 8004708:	f000 808c 	beq.w	8004824 <HAL_ADC_ConfigChannel+0x6a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800470c:	482b      	ldr	r0, [pc, #172]	; (80047bc <HAL_ADC_ConfigChannel+0x640>)
 800470e:	f7fe fdcb 	bl	80032a8 <LL_ADC_GetCommonPathInternalCh>
 8004712:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	4a29      	ldr	r2, [pc, #164]	; (80047c0 <HAL_ADC_ConfigChannel+0x644>)
 800471c:	4293      	cmp	r3, r2
 800471e:	d12b      	bne.n	8004778 <HAL_ADC_ConfigChannel+0x5fc>
 8004720:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004724:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004728:	2b00      	cmp	r3, #0
 800472a:	d125      	bne.n	8004778 <HAL_ADC_ConfigChannel+0x5fc>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	4a24      	ldr	r2, [pc, #144]	; (80047c4 <HAL_ADC_ConfigChannel+0x648>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d004      	beq.n	8004740 <HAL_ADC_ConfigChannel+0x5c4>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	4a23      	ldr	r2, [pc, #140]	; (80047c8 <HAL_ADC_ConfigChannel+0x64c>)
 800473c:	4293      	cmp	r3, r2
 800473e:	d16e      	bne.n	800481e <HAL_ADC_ConfigChannel+0x6a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004740:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004744:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004748:	4619      	mov	r1, r3
 800474a:	481c      	ldr	r0, [pc, #112]	; (80047bc <HAL_ADC_ConfigChannel+0x640>)
 800474c:	f7fe fd99 	bl	8003282 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8004750:	4b1e      	ldr	r3, [pc, #120]	; (80047cc <HAL_ADC_ConfigChannel+0x650>)
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	099b      	lsrs	r3, r3, #6
 8004756:	4a1e      	ldr	r2, [pc, #120]	; (80047d0 <HAL_ADC_ConfigChannel+0x654>)
 8004758:	fba2 2303 	umull	r2, r3, r2, r3
 800475c:	099a      	lsrs	r2, r3, #6
 800475e:	4613      	mov	r3, r2
 8004760:	005b      	lsls	r3, r3, #1
 8004762:	4413      	add	r3, r2
 8004764:	009b      	lsls	r3, r3, #2
 8004766:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8004768:	e002      	b.n	8004770 <HAL_ADC_ConfigChannel+0x5f4>
          {
            wait_loop_index--;
 800476a:	68bb      	ldr	r3, [r7, #8]
 800476c:	3b01      	subs	r3, #1
 800476e:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8004770:	68bb      	ldr	r3, [r7, #8]
 8004772:	2b00      	cmp	r3, #0
 8004774:	d1f9      	bne.n	800476a <HAL_ADC_ConfigChannel+0x5ee>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004776:	e052      	b.n	800481e <HAL_ADC_ConfigChannel+0x6a2>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	4a15      	ldr	r2, [pc, #84]	; (80047d4 <HAL_ADC_ConfigChannel+0x658>)
 800477e:	4293      	cmp	r3, r2
 8004780:	d12a      	bne.n	80047d8 <HAL_ADC_ConfigChannel+0x65c>
 8004782:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004786:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800478a:	2b00      	cmp	r3, #0
 800478c:	d124      	bne.n	80047d8 <HAL_ADC_ConfigChannel+0x65c>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	4a0c      	ldr	r2, [pc, #48]	; (80047c4 <HAL_ADC_ConfigChannel+0x648>)
 8004794:	4293      	cmp	r3, r2
 8004796:	d004      	beq.n	80047a2 <HAL_ADC_ConfigChannel+0x626>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4a0a      	ldr	r2, [pc, #40]	; (80047c8 <HAL_ADC_ConfigChannel+0x64c>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d13f      	bne.n	8004822 <HAL_ADC_ConfigChannel+0x6a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80047a2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80047a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80047aa:	4619      	mov	r1, r3
 80047ac:	4803      	ldr	r0, [pc, #12]	; (80047bc <HAL_ADC_ConfigChannel+0x640>)
 80047ae:	f7fe fd68 	bl	8003282 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80047b2:	e036      	b.n	8004822 <HAL_ADC_ConfigChannel+0x6a6>
 80047b4:	407f0000 	.word	0x407f0000
 80047b8:	80080000 	.word	0x80080000
 80047bc:	50040300 	.word	0x50040300
 80047c0:	c7520000 	.word	0xc7520000
 80047c4:	50040000 	.word	0x50040000
 80047c8:	50040200 	.word	0x50040200
 80047cc:	20000008 	.word	0x20000008
 80047d0:	053e2d63 	.word	0x053e2d63
 80047d4:	cb840000 	.word	0xcb840000
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	4a16      	ldr	r2, [pc, #88]	; (8004838 <HAL_ADC_ConfigChannel+0x6bc>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d120      	bne.n	8004824 <HAL_ADC_ConfigChannel+0x6a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80047e2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80047e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d11a      	bne.n	8004824 <HAL_ADC_ConfigChannel+0x6a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	4a12      	ldr	r2, [pc, #72]	; (800483c <HAL_ADC_ConfigChannel+0x6c0>)
 80047f4:	4293      	cmp	r3, r2
 80047f6:	d115      	bne.n	8004824 <HAL_ADC_ConfigChannel+0x6a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80047f8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80047fc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004800:	4619      	mov	r1, r3
 8004802:	480f      	ldr	r0, [pc, #60]	; (8004840 <HAL_ADC_ConfigChannel+0x6c4>)
 8004804:	f7fe fd3d 	bl	8003282 <LL_ADC_SetCommonPathInternalCh>
 8004808:	e00c      	b.n	8004824 <HAL_ADC_ConfigChannel+0x6a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800480e:	f043 0220 	orr.w	r2, r3, #32
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004816:	2301      	movs	r3, #1
 8004818:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800481c:	e002      	b.n	8004824 <HAL_ADC_ConfigChannel+0x6a8>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800481e:	bf00      	nop
 8004820:	e000      	b.n	8004824 <HAL_ADC_ConfigChannel+0x6a8>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004822:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2200      	movs	r2, #0
 8004828:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800482c:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 8004830:	4618      	mov	r0, r3
 8004832:	3798      	adds	r7, #152	; 0x98
 8004834:	46bd      	mov	sp, r7
 8004836:	bd80      	pop	{r7, pc}
 8004838:	80000001 	.word	0x80000001
 800483c:	50040000 	.word	0x50040000
 8004840:	50040300 	.word	0x50040300

08004844 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	b088      	sub	sp, #32
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
 800484c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800484e:	2300      	movs	r3, #0
 8004850:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	4618      	mov	r0, r3
 800485c:	f7fe fefc 	bl	8003658 <LL_ADC_REG_IsConversionOngoing>
 8004860:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	4618      	mov	r0, r3
 8004868:	f7fe ff1d 	bl	80036a6 <LL_ADC_INJ_IsConversionOngoing>
 800486c:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d103      	bne.n	800487c <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	2b00      	cmp	r3, #0
 8004878:	f000 8090 	beq.w	800499c <ADC_ConversionStop+0x158>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	68db      	ldr	r3, [r3, #12]
 8004882:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004886:	2b00      	cmp	r3, #0
 8004888:	d02a      	beq.n	80048e0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	7e5b      	ldrb	r3, [r3, #25]
 800488e:	2b01      	cmp	r3, #1
 8004890:	d126      	bne.n	80048e0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	7e1b      	ldrb	r3, [r3, #24]
 8004896:	2b01      	cmp	r3, #1
 8004898:	d122      	bne.n	80048e0 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800489a:	2301      	movs	r3, #1
 800489c:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800489e:	e014      	b.n	80048ca <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80048a0:	69fb      	ldr	r3, [r7, #28]
 80048a2:	4a41      	ldr	r2, [pc, #260]	; (80049a8 <ADC_ConversionStop+0x164>)
 80048a4:	4293      	cmp	r3, r2
 80048a6:	d90d      	bls.n	80048c4 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048ac:	f043 0210 	orr.w	r2, r3, #16
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048b8:	f043 0201 	orr.w	r2, r3, #1
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80048c0:	2301      	movs	r3, #1
 80048c2:	e06c      	b.n	800499e <ADC_ConversionStop+0x15a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80048c4:	69fb      	ldr	r3, [r7, #28]
 80048c6:	3301      	adds	r3, #1
 80048c8:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048d4:	2b40      	cmp	r3, #64	; 0x40
 80048d6:	d1e3      	bne.n	80048a0 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	2240      	movs	r2, #64	; 0x40
 80048de:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80048e0:	69bb      	ldr	r3, [r7, #24]
 80048e2:	2b02      	cmp	r3, #2
 80048e4:	d014      	beq.n	8004910 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	4618      	mov	r0, r3
 80048ec:	f7fe feb4 	bl	8003658 <LL_ADC_REG_IsConversionOngoing>
 80048f0:	4603      	mov	r3, r0
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d00c      	beq.n	8004910 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	4618      	mov	r0, r3
 80048fc:	f7fe fe71 	bl	80035e2 <LL_ADC_IsDisableOngoing>
 8004900:	4603      	mov	r3, r0
 8004902:	2b00      	cmp	r3, #0
 8004904:	d104      	bne.n	8004910 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4618      	mov	r0, r3
 800490c:	f7fe fe90 	bl	8003630 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8004910:	69bb      	ldr	r3, [r7, #24]
 8004912:	2b01      	cmp	r3, #1
 8004914:	d014      	beq.n	8004940 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	4618      	mov	r0, r3
 800491c:	f7fe fec3 	bl	80036a6 <LL_ADC_INJ_IsConversionOngoing>
 8004920:	4603      	mov	r3, r0
 8004922:	2b00      	cmp	r3, #0
 8004924:	d00c      	beq.n	8004940 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	4618      	mov	r0, r3
 800492c:	f7fe fe59 	bl	80035e2 <LL_ADC_IsDisableOngoing>
 8004930:	4603      	mov	r3, r0
 8004932:	2b00      	cmp	r3, #0
 8004934:	d104      	bne.n	8004940 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	4618      	mov	r0, r3
 800493c:	f7fe fe9f 	bl	800367e <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8004940:	69bb      	ldr	r3, [r7, #24]
 8004942:	2b02      	cmp	r3, #2
 8004944:	d004      	beq.n	8004950 <ADC_ConversionStop+0x10c>
 8004946:	2b03      	cmp	r3, #3
 8004948:	d105      	bne.n	8004956 <ADC_ConversionStop+0x112>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800494a:	230c      	movs	r3, #12
 800494c:	617b      	str	r3, [r7, #20]
        break;
 800494e:	e005      	b.n	800495c <ADC_ConversionStop+0x118>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8004950:	2308      	movs	r3, #8
 8004952:	617b      	str	r3, [r7, #20]
        break;
 8004954:	e002      	b.n	800495c <ADC_ConversionStop+0x118>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8004956:	2304      	movs	r3, #4
 8004958:	617b      	str	r3, [r7, #20]
        break;
 800495a:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800495c:	f7fe fc50 	bl	8003200 <HAL_GetTick>
 8004960:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004962:	e014      	b.n	800498e <ADC_ConversionStop+0x14a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8004964:	f7fe fc4c 	bl	8003200 <HAL_GetTick>
 8004968:	4602      	mov	r2, r0
 800496a:	68bb      	ldr	r3, [r7, #8]
 800496c:	1ad3      	subs	r3, r2, r3
 800496e:	2b05      	cmp	r3, #5
 8004970:	d90d      	bls.n	800498e <ADC_ConversionStop+0x14a>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004976:	f043 0210 	orr.w	r2, r3, #16
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004982:	f043 0201 	orr.w	r2, r3, #1
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 800498a:	2301      	movs	r3, #1
 800498c:	e007      	b.n	800499e <ADC_ConversionStop+0x15a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	689a      	ldr	r2, [r3, #8]
 8004994:	697b      	ldr	r3, [r7, #20]
 8004996:	4013      	ands	r3, r2
 8004998:	2b00      	cmp	r3, #0
 800499a:	d1e3      	bne.n	8004964 <ADC_ConversionStop+0x120>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800499c:	2300      	movs	r3, #0
}
 800499e:	4618      	mov	r0, r3
 80049a0:	3720      	adds	r7, #32
 80049a2:	46bd      	mov	sp, r7
 80049a4:	bd80      	pop	{r7, pc}
 80049a6:	bf00      	nop
 80049a8:	a33fffff 	.word	0xa33fffff

080049ac <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b084      	sub	sp, #16
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4618      	mov	r0, r3
 80049ba:	f7fe fdff 	bl	80035bc <LL_ADC_IsEnabled>
 80049be:	4603      	mov	r3, r0
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d146      	bne.n	8004a52 <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	689a      	ldr	r2, [r3, #8]
 80049ca:	4b24      	ldr	r3, [pc, #144]	; (8004a5c <ADC_Enable+0xb0>)
 80049cc:	4013      	ands	r3, r2
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d00d      	beq.n	80049ee <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049d6:	f043 0210 	orr.w	r2, r3, #16
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049e2:	f043 0201 	orr.w	r2, r3, #1
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 80049ea:	2301      	movs	r3, #1
 80049ec:	e032      	b.n	8004a54 <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	4618      	mov	r0, r3
 80049f4:	f7fe fdba 	bl	800356c <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80049f8:	f7fe fc02 	bl	8003200 <HAL_GetTick>
 80049fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80049fe:	e021      	b.n	8004a44 <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	4618      	mov	r0, r3
 8004a06:	f7fe fdd9 	bl	80035bc <LL_ADC_IsEnabled>
 8004a0a:	4603      	mov	r3, r0
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d104      	bne.n	8004a1a <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	4618      	mov	r0, r3
 8004a16:	f7fe fda9 	bl	800356c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004a1a:	f7fe fbf1 	bl	8003200 <HAL_GetTick>
 8004a1e:	4602      	mov	r2, r0
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	1ad3      	subs	r3, r2, r3
 8004a24:	2b02      	cmp	r3, #2
 8004a26:	d90d      	bls.n	8004a44 <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a2c:	f043 0210 	orr.w	r2, r3, #16
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a38:	f043 0201 	orr.w	r2, r3, #1
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8004a40:	2301      	movs	r3, #1
 8004a42:	e007      	b.n	8004a54 <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f003 0301 	and.w	r3, r3, #1
 8004a4e:	2b01      	cmp	r3, #1
 8004a50:	d1d6      	bne.n	8004a00 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004a52:	2300      	movs	r3, #0
}
 8004a54:	4618      	mov	r0, r3
 8004a56:	3710      	adds	r7, #16
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	bd80      	pop	{r7, pc}
 8004a5c:	8000003f 	.word	0x8000003f

08004a60 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b084      	sub	sp, #16
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	f7fe fdb8 	bl	80035e2 <LL_ADC_IsDisableOngoing>
 8004a72:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	4618      	mov	r0, r3
 8004a7a:	f7fe fd9f 	bl	80035bc <LL_ADC_IsEnabled>
 8004a7e:	4603      	mov	r3, r0
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d040      	beq.n	8004b06 <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d13d      	bne.n	8004b06 <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	689b      	ldr	r3, [r3, #8]
 8004a90:	f003 030d 	and.w	r3, r3, #13
 8004a94:	2b01      	cmp	r3, #1
 8004a96:	d10c      	bne.n	8004ab2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	f7fe fd79 	bl	8003594 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	2203      	movs	r2, #3
 8004aa8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004aaa:	f7fe fba9 	bl	8003200 <HAL_GetTick>
 8004aae:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004ab0:	e022      	b.n	8004af8 <ADC_Disable+0x98>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ab6:	f043 0210 	orr.w	r2, r3, #16
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ac2:	f043 0201 	orr.w	r2, r3, #1
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8004aca:	2301      	movs	r3, #1
 8004acc:	e01c      	b.n	8004b08 <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004ace:	f7fe fb97 	bl	8003200 <HAL_GetTick>
 8004ad2:	4602      	mov	r2, r0
 8004ad4:	68bb      	ldr	r3, [r7, #8]
 8004ad6:	1ad3      	subs	r3, r2, r3
 8004ad8:	2b02      	cmp	r3, #2
 8004ada:	d90d      	bls.n	8004af8 <ADC_Disable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ae0:	f043 0210 	orr.w	r2, r3, #16
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004aec:	f043 0201 	orr.w	r2, r3, #1
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8004af4:	2301      	movs	r3, #1
 8004af6:	e007      	b.n	8004b08 <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	689b      	ldr	r3, [r3, #8]
 8004afe:	f003 0301 	and.w	r3, r3, #1
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d1e3      	bne.n	8004ace <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004b06:	2300      	movs	r3, #0
}
 8004b08:	4618      	mov	r0, r3
 8004b0a:	3710      	adds	r7, #16
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	bd80      	pop	{r7, pc}

08004b10 <LL_ADC_IsEnabled>:
{
 8004b10:	b480      	push	{r7}
 8004b12:	b083      	sub	sp, #12
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	689b      	ldr	r3, [r3, #8]
 8004b1c:	f003 0301 	and.w	r3, r3, #1
 8004b20:	2b01      	cmp	r3, #1
 8004b22:	d101      	bne.n	8004b28 <LL_ADC_IsEnabled+0x18>
 8004b24:	2301      	movs	r3, #1
 8004b26:	e000      	b.n	8004b2a <LL_ADC_IsEnabled+0x1a>
 8004b28:	2300      	movs	r3, #0
}
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	370c      	adds	r7, #12
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b34:	4770      	bx	lr

08004b36 <LL_ADC_REG_IsConversionOngoing>:
{
 8004b36:	b480      	push	{r7}
 8004b38:	b083      	sub	sp, #12
 8004b3a:	af00      	add	r7, sp, #0
 8004b3c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	689b      	ldr	r3, [r3, #8]
 8004b42:	f003 0304 	and.w	r3, r3, #4
 8004b46:	2b04      	cmp	r3, #4
 8004b48:	d101      	bne.n	8004b4e <LL_ADC_REG_IsConversionOngoing+0x18>
 8004b4a:	2301      	movs	r3, #1
 8004b4c:	e000      	b.n	8004b50 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004b4e:	2300      	movs	r3, #0
}
 8004b50:	4618      	mov	r0, r3
 8004b52:	370c      	adds	r7, #12
 8004b54:	46bd      	mov	sp, r7
 8004b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5a:	4770      	bx	lr

08004b5c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004b5c:	b480      	push	{r7}
 8004b5e:	b083      	sub	sp, #12
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8004b64:	bf00      	nop
 8004b66:	370c      	adds	r7, #12
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6e:	4770      	bx	lr

08004b70 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8004b70:	b480      	push	{r7}
 8004b72:	b083      	sub	sp, #12
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8004b78:	bf00      	nop
 8004b7a:	370c      	adds	r7, #12
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b82:	4770      	bx	lr

08004b84 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8004b84:	b480      	push	{r7}
 8004b86:	b083      	sub	sp, #12
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8004b8c:	bf00      	nop
 8004b8e:	370c      	adds	r7, #12
 8004b90:	46bd      	mov	sp, r7
 8004b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b96:	4770      	bx	lr

08004b98 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8004b98:	b480      	push	{r7}
 8004b9a:	b083      	sub	sp, #12
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8004ba0:	bf00      	nop
 8004ba2:	370c      	adds	r7, #12
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004baa:	4770      	bx	lr

08004bac <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8004bac:	b480      	push	{r7}
 8004bae:	b083      	sub	sp, #12
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8004bb4:	bf00      	nop
 8004bb6:	370c      	adds	r7, #12
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bbe:	4770      	bx	lr

08004bc0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8004bc0:	b590      	push	{r4, r7, lr}
 8004bc2:	b09f      	sub	sp, #124	; 0x7c
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
 8004bc8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004bca:	2300      	movs	r3, #0
 8004bcc:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004bd6:	2b01      	cmp	r3, #1
 8004bd8:	d101      	bne.n	8004bde <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004bda:	2302      	movs	r3, #2
 8004bdc:	e08f      	b.n	8004cfe <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2201      	movs	r2, #1
 8004be2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	4a47      	ldr	r2, [pc, #284]	; (8004d08 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8004bec:	4293      	cmp	r3, r2
 8004bee:	d102      	bne.n	8004bf6 <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8004bf0:	4b46      	ldr	r3, [pc, #280]	; (8004d0c <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8004bf2:	60bb      	str	r3, [r7, #8]
 8004bf4:	e001      	b.n	8004bfa <HAL_ADCEx_MultiModeConfigChannel+0x3a>
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8004bfa:	68bb      	ldr	r3, [r7, #8]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d10b      	bne.n	8004c18 <HAL_ADCEx_MultiModeConfigChannel+0x58>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c04:	f043 0220 	orr.w	r2, r3, #32
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2200      	movs	r2, #0
 8004c10:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8004c14:	2301      	movs	r3, #1
 8004c16:	e072      	b.n	8004cfe <HAL_ADCEx_MultiModeConfigChannel+0x13e>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8004c18:	68bb      	ldr	r3, [r7, #8]
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	f7ff ff8b 	bl	8004b36 <LL_ADC_REG_IsConversionOngoing>
 8004c20:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	4618      	mov	r0, r3
 8004c28:	f7ff ff85 	bl	8004b36 <LL_ADC_REG_IsConversionOngoing>
 8004c2c:	4603      	mov	r3, r0
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d154      	bne.n	8004cdc <HAL_ADCEx_MultiModeConfigChannel+0x11c>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8004c32:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d151      	bne.n	8004cdc <HAL_ADCEx_MultiModeConfigChannel+0x11c>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004c38:	4b35      	ldr	r3, [pc, #212]	; (8004d10 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8004c3a:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004c3c:	683b      	ldr	r3, [r7, #0]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d02c      	beq.n	8004c9e <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004c44:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c46:	689b      	ldr	r3, [r3, #8]
 8004c48:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	6859      	ldr	r1, [r3, #4]
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004c56:	035b      	lsls	r3, r3, #13
 8004c58:	430b      	orrs	r3, r1
 8004c5a:	431a      	orrs	r2, r3
 8004c5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c5e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004c60:	4829      	ldr	r0, [pc, #164]	; (8004d08 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8004c62:	f7ff ff55 	bl	8004b10 <LL_ADC_IsEnabled>
 8004c66:	4604      	mov	r4, r0
 8004c68:	4828      	ldr	r0, [pc, #160]	; (8004d0c <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8004c6a:	f7ff ff51 	bl	8004b10 <LL_ADC_IsEnabled>
 8004c6e:	4603      	mov	r3, r0
 8004c70:	431c      	orrs	r4, r3
 8004c72:	4828      	ldr	r0, [pc, #160]	; (8004d14 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8004c74:	f7ff ff4c 	bl	8004b10 <LL_ADC_IsEnabled>
 8004c78:	4603      	mov	r3, r0
 8004c7a:	4323      	orrs	r3, r4
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d137      	bne.n	8004cf0 <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004c80:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c82:	689b      	ldr	r3, [r3, #8]
 8004c84:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8004c88:	f023 030f 	bic.w	r3, r3, #15
 8004c8c:	683a      	ldr	r2, [r7, #0]
 8004c8e:	6811      	ldr	r1, [r2, #0]
 8004c90:	683a      	ldr	r2, [r7, #0]
 8004c92:	6892      	ldr	r2, [r2, #8]
 8004c94:	430a      	orrs	r2, r1
 8004c96:	431a      	orrs	r2, r3
 8004c98:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c9a:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004c9c:	e028      	b.n	8004cf0 <HAL_ADCEx_MultiModeConfigChannel+0x130>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004c9e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ca0:	689b      	ldr	r3, [r3, #8]
 8004ca2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004ca6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ca8:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004caa:	4817      	ldr	r0, [pc, #92]	; (8004d08 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8004cac:	f7ff ff30 	bl	8004b10 <LL_ADC_IsEnabled>
 8004cb0:	4604      	mov	r4, r0
 8004cb2:	4816      	ldr	r0, [pc, #88]	; (8004d0c <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8004cb4:	f7ff ff2c 	bl	8004b10 <LL_ADC_IsEnabled>
 8004cb8:	4603      	mov	r3, r0
 8004cba:	431c      	orrs	r4, r3
 8004cbc:	4815      	ldr	r0, [pc, #84]	; (8004d14 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8004cbe:	f7ff ff27 	bl	8004b10 <LL_ADC_IsEnabled>
 8004cc2:	4603      	mov	r3, r0
 8004cc4:	4323      	orrs	r3, r4
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d112      	bne.n	8004cf0 <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004cca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ccc:	689b      	ldr	r3, [r3, #8]
 8004cce:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8004cd2:	f023 030f 	bic.w	r3, r3, #15
 8004cd6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004cd8:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004cda:	e009      	b.n	8004cf0 <HAL_ADCEx_MultiModeConfigChannel+0x130>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ce0:	f043 0220 	orr.w	r2, r3, #32
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004ce8:	2301      	movs	r3, #1
 8004cea:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8004cee:	e000      	b.n	8004cf2 <HAL_ADCEx_MultiModeConfigChannel+0x132>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004cf0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8004cfa:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8004cfe:	4618      	mov	r0, r3
 8004d00:	377c      	adds	r7, #124	; 0x7c
 8004d02:	46bd      	mov	sp, r7
 8004d04:	bd90      	pop	{r4, r7, pc}
 8004d06:	bf00      	nop
 8004d08:	50040000 	.word	0x50040000
 8004d0c:	50040100 	.word	0x50040100
 8004d10:	50040300 	.word	0x50040300
 8004d14:	50040200 	.word	0x50040200

08004d18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004d18:	b480      	push	{r7}
 8004d1a:	b085      	sub	sp, #20
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	f003 0307 	and.w	r3, r3, #7
 8004d26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004d28:	4b0c      	ldr	r3, [pc, #48]	; (8004d5c <__NVIC_SetPriorityGrouping+0x44>)
 8004d2a:	68db      	ldr	r3, [r3, #12]
 8004d2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004d2e:	68ba      	ldr	r2, [r7, #8]
 8004d30:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004d34:	4013      	ands	r3, r2
 8004d36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004d3c:	68bb      	ldr	r3, [r7, #8]
 8004d3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004d40:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004d44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004d48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004d4a:	4a04      	ldr	r2, [pc, #16]	; (8004d5c <__NVIC_SetPriorityGrouping+0x44>)
 8004d4c:	68bb      	ldr	r3, [r7, #8]
 8004d4e:	60d3      	str	r3, [r2, #12]
}
 8004d50:	bf00      	nop
 8004d52:	3714      	adds	r7, #20
 8004d54:	46bd      	mov	sp, r7
 8004d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5a:	4770      	bx	lr
 8004d5c:	e000ed00 	.word	0xe000ed00

08004d60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004d60:	b480      	push	{r7}
 8004d62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004d64:	4b04      	ldr	r3, [pc, #16]	; (8004d78 <__NVIC_GetPriorityGrouping+0x18>)
 8004d66:	68db      	ldr	r3, [r3, #12]
 8004d68:	0a1b      	lsrs	r3, r3, #8
 8004d6a:	f003 0307 	and.w	r3, r3, #7
}
 8004d6e:	4618      	mov	r0, r3
 8004d70:	46bd      	mov	sp, r7
 8004d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d76:	4770      	bx	lr
 8004d78:	e000ed00 	.word	0xe000ed00

08004d7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004d7c:	b480      	push	{r7}
 8004d7e:	b083      	sub	sp, #12
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	4603      	mov	r3, r0
 8004d84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004d86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	db0b      	blt.n	8004da6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004d8e:	79fb      	ldrb	r3, [r7, #7]
 8004d90:	f003 021f 	and.w	r2, r3, #31
 8004d94:	4907      	ldr	r1, [pc, #28]	; (8004db4 <__NVIC_EnableIRQ+0x38>)
 8004d96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d9a:	095b      	lsrs	r3, r3, #5
 8004d9c:	2001      	movs	r0, #1
 8004d9e:	fa00 f202 	lsl.w	r2, r0, r2
 8004da2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004da6:	bf00      	nop
 8004da8:	370c      	adds	r7, #12
 8004daa:	46bd      	mov	sp, r7
 8004dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db0:	4770      	bx	lr
 8004db2:	bf00      	nop
 8004db4:	e000e100 	.word	0xe000e100

08004db8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004db8:	b480      	push	{r7}
 8004dba:	b083      	sub	sp, #12
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	4603      	mov	r3, r0
 8004dc0:	6039      	str	r1, [r7, #0]
 8004dc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004dc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	db0a      	blt.n	8004de2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	b2da      	uxtb	r2, r3
 8004dd0:	490c      	ldr	r1, [pc, #48]	; (8004e04 <__NVIC_SetPriority+0x4c>)
 8004dd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004dd6:	0112      	lsls	r2, r2, #4
 8004dd8:	b2d2      	uxtb	r2, r2
 8004dda:	440b      	add	r3, r1
 8004ddc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004de0:	e00a      	b.n	8004df8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	b2da      	uxtb	r2, r3
 8004de6:	4908      	ldr	r1, [pc, #32]	; (8004e08 <__NVIC_SetPriority+0x50>)
 8004de8:	79fb      	ldrb	r3, [r7, #7]
 8004dea:	f003 030f 	and.w	r3, r3, #15
 8004dee:	3b04      	subs	r3, #4
 8004df0:	0112      	lsls	r2, r2, #4
 8004df2:	b2d2      	uxtb	r2, r2
 8004df4:	440b      	add	r3, r1
 8004df6:	761a      	strb	r2, [r3, #24]
}
 8004df8:	bf00      	nop
 8004dfa:	370c      	adds	r7, #12
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e02:	4770      	bx	lr
 8004e04:	e000e100 	.word	0xe000e100
 8004e08:	e000ed00 	.word	0xe000ed00

08004e0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004e0c:	b480      	push	{r7}
 8004e0e:	b089      	sub	sp, #36	; 0x24
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	60f8      	str	r0, [r7, #12]
 8004e14:	60b9      	str	r1, [r7, #8]
 8004e16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	f003 0307 	and.w	r3, r3, #7
 8004e1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004e20:	69fb      	ldr	r3, [r7, #28]
 8004e22:	f1c3 0307 	rsb	r3, r3, #7
 8004e26:	2b04      	cmp	r3, #4
 8004e28:	bf28      	it	cs
 8004e2a:	2304      	movcs	r3, #4
 8004e2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004e2e:	69fb      	ldr	r3, [r7, #28]
 8004e30:	3304      	adds	r3, #4
 8004e32:	2b06      	cmp	r3, #6
 8004e34:	d902      	bls.n	8004e3c <NVIC_EncodePriority+0x30>
 8004e36:	69fb      	ldr	r3, [r7, #28]
 8004e38:	3b03      	subs	r3, #3
 8004e3a:	e000      	b.n	8004e3e <NVIC_EncodePriority+0x32>
 8004e3c:	2300      	movs	r3, #0
 8004e3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e40:	f04f 32ff 	mov.w	r2, #4294967295
 8004e44:	69bb      	ldr	r3, [r7, #24]
 8004e46:	fa02 f303 	lsl.w	r3, r2, r3
 8004e4a:	43da      	mvns	r2, r3
 8004e4c:	68bb      	ldr	r3, [r7, #8]
 8004e4e:	401a      	ands	r2, r3
 8004e50:	697b      	ldr	r3, [r7, #20]
 8004e52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004e54:	f04f 31ff 	mov.w	r1, #4294967295
 8004e58:	697b      	ldr	r3, [r7, #20]
 8004e5a:	fa01 f303 	lsl.w	r3, r1, r3
 8004e5e:	43d9      	mvns	r1, r3
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e64:	4313      	orrs	r3, r2
         );
}
 8004e66:	4618      	mov	r0, r3
 8004e68:	3724      	adds	r7, #36	; 0x24
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e70:	4770      	bx	lr
	...

08004e74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	b082      	sub	sp, #8
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	3b01      	subs	r3, #1
 8004e80:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004e84:	d301      	bcc.n	8004e8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004e86:	2301      	movs	r3, #1
 8004e88:	e00f      	b.n	8004eaa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004e8a:	4a0a      	ldr	r2, [pc, #40]	; (8004eb4 <SysTick_Config+0x40>)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	3b01      	subs	r3, #1
 8004e90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004e92:	210f      	movs	r1, #15
 8004e94:	f04f 30ff 	mov.w	r0, #4294967295
 8004e98:	f7ff ff8e 	bl	8004db8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004e9c:	4b05      	ldr	r3, [pc, #20]	; (8004eb4 <SysTick_Config+0x40>)
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004ea2:	4b04      	ldr	r3, [pc, #16]	; (8004eb4 <SysTick_Config+0x40>)
 8004ea4:	2207      	movs	r2, #7
 8004ea6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004ea8:	2300      	movs	r3, #0
}
 8004eaa:	4618      	mov	r0, r3
 8004eac:	3708      	adds	r7, #8
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	bd80      	pop	{r7, pc}
 8004eb2:	bf00      	nop
 8004eb4:	e000e010 	.word	0xe000e010

08004eb8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b082      	sub	sp, #8
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004ec0:	6878      	ldr	r0, [r7, #4]
 8004ec2:	f7ff ff29 	bl	8004d18 <__NVIC_SetPriorityGrouping>
}
 8004ec6:	bf00      	nop
 8004ec8:	3708      	adds	r7, #8
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	bd80      	pop	{r7, pc}

08004ece <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004ece:	b580      	push	{r7, lr}
 8004ed0:	b086      	sub	sp, #24
 8004ed2:	af00      	add	r7, sp, #0
 8004ed4:	4603      	mov	r3, r0
 8004ed6:	60b9      	str	r1, [r7, #8]
 8004ed8:	607a      	str	r2, [r7, #4]
 8004eda:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004edc:	2300      	movs	r3, #0
 8004ede:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004ee0:	f7ff ff3e 	bl	8004d60 <__NVIC_GetPriorityGrouping>
 8004ee4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004ee6:	687a      	ldr	r2, [r7, #4]
 8004ee8:	68b9      	ldr	r1, [r7, #8]
 8004eea:	6978      	ldr	r0, [r7, #20]
 8004eec:	f7ff ff8e 	bl	8004e0c <NVIC_EncodePriority>
 8004ef0:	4602      	mov	r2, r0
 8004ef2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ef6:	4611      	mov	r1, r2
 8004ef8:	4618      	mov	r0, r3
 8004efa:	f7ff ff5d 	bl	8004db8 <__NVIC_SetPriority>
}
 8004efe:	bf00      	nop
 8004f00:	3718      	adds	r7, #24
 8004f02:	46bd      	mov	sp, r7
 8004f04:	bd80      	pop	{r7, pc}

08004f06 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004f06:	b580      	push	{r7, lr}
 8004f08:	b082      	sub	sp, #8
 8004f0a:	af00      	add	r7, sp, #0
 8004f0c:	4603      	mov	r3, r0
 8004f0e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004f10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f14:	4618      	mov	r0, r3
 8004f16:	f7ff ff31 	bl	8004d7c <__NVIC_EnableIRQ>
}
 8004f1a:	bf00      	nop
 8004f1c:	3708      	adds	r7, #8
 8004f1e:	46bd      	mov	sp, r7
 8004f20:	bd80      	pop	{r7, pc}

08004f22 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004f22:	b580      	push	{r7, lr}
 8004f24:	b082      	sub	sp, #8
 8004f26:	af00      	add	r7, sp, #0
 8004f28:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004f2a:	6878      	ldr	r0, [r7, #4]
 8004f2c:	f7ff ffa2 	bl	8004e74 <SysTick_Config>
 8004f30:	4603      	mov	r3, r0
}
 8004f32:	4618      	mov	r0, r3
 8004f34:	3708      	adds	r7, #8
 8004f36:	46bd      	mov	sp, r7
 8004f38:	bd80      	pop	{r7, pc}
	...

08004f3c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004f3c:	b480      	push	{r7}
 8004f3e:	b087      	sub	sp, #28
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
 8004f44:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004f46:	2300      	movs	r3, #0
 8004f48:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004f4a:	e17f      	b.n	800524c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	681a      	ldr	r2, [r3, #0]
 8004f50:	2101      	movs	r1, #1
 8004f52:	697b      	ldr	r3, [r7, #20]
 8004f54:	fa01 f303 	lsl.w	r3, r1, r3
 8004f58:	4013      	ands	r3, r2
 8004f5a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	f000 8171 	beq.w	8005246 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	685b      	ldr	r3, [r3, #4]
 8004f68:	2b02      	cmp	r3, #2
 8004f6a:	d003      	beq.n	8004f74 <HAL_GPIO_Init+0x38>
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	685b      	ldr	r3, [r3, #4]
 8004f70:	2b12      	cmp	r3, #18
 8004f72:	d123      	bne.n	8004fbc <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004f74:	697b      	ldr	r3, [r7, #20]
 8004f76:	08da      	lsrs	r2, r3, #3
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	3208      	adds	r2, #8
 8004f7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f80:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004f82:	697b      	ldr	r3, [r7, #20]
 8004f84:	f003 0307 	and.w	r3, r3, #7
 8004f88:	009b      	lsls	r3, r3, #2
 8004f8a:	220f      	movs	r2, #15
 8004f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f90:	43db      	mvns	r3, r3
 8004f92:	693a      	ldr	r2, [r7, #16]
 8004f94:	4013      	ands	r3, r2
 8004f96:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	691a      	ldr	r2, [r3, #16]
 8004f9c:	697b      	ldr	r3, [r7, #20]
 8004f9e:	f003 0307 	and.w	r3, r3, #7
 8004fa2:	009b      	lsls	r3, r3, #2
 8004fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8004fa8:	693a      	ldr	r2, [r7, #16]
 8004faa:	4313      	orrs	r3, r2
 8004fac:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004fae:	697b      	ldr	r3, [r7, #20]
 8004fb0:	08da      	lsrs	r2, r3, #3
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	3208      	adds	r2, #8
 8004fb6:	6939      	ldr	r1, [r7, #16]
 8004fb8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004fc2:	697b      	ldr	r3, [r7, #20]
 8004fc4:	005b      	lsls	r3, r3, #1
 8004fc6:	2203      	movs	r2, #3
 8004fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8004fcc:	43db      	mvns	r3, r3
 8004fce:	693a      	ldr	r2, [r7, #16]
 8004fd0:	4013      	ands	r3, r2
 8004fd2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004fd4:	683b      	ldr	r3, [r7, #0]
 8004fd6:	685b      	ldr	r3, [r3, #4]
 8004fd8:	f003 0203 	and.w	r2, r3, #3
 8004fdc:	697b      	ldr	r3, [r7, #20]
 8004fde:	005b      	lsls	r3, r3, #1
 8004fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8004fe4:	693a      	ldr	r2, [r7, #16]
 8004fe6:	4313      	orrs	r3, r2
 8004fe8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	693a      	ldr	r2, [r7, #16]
 8004fee:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	685b      	ldr	r3, [r3, #4]
 8004ff4:	2b01      	cmp	r3, #1
 8004ff6:	d00b      	beq.n	8005010 <HAL_GPIO_Init+0xd4>
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	685b      	ldr	r3, [r3, #4]
 8004ffc:	2b02      	cmp	r3, #2
 8004ffe:	d007      	beq.n	8005010 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005000:	683b      	ldr	r3, [r7, #0]
 8005002:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005004:	2b11      	cmp	r3, #17
 8005006:	d003      	beq.n	8005010 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	685b      	ldr	r3, [r3, #4]
 800500c:	2b12      	cmp	r3, #18
 800500e:	d130      	bne.n	8005072 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	689b      	ldr	r3, [r3, #8]
 8005014:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005016:	697b      	ldr	r3, [r7, #20]
 8005018:	005b      	lsls	r3, r3, #1
 800501a:	2203      	movs	r2, #3
 800501c:	fa02 f303 	lsl.w	r3, r2, r3
 8005020:	43db      	mvns	r3, r3
 8005022:	693a      	ldr	r2, [r7, #16]
 8005024:	4013      	ands	r3, r2
 8005026:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	68da      	ldr	r2, [r3, #12]
 800502c:	697b      	ldr	r3, [r7, #20]
 800502e:	005b      	lsls	r3, r3, #1
 8005030:	fa02 f303 	lsl.w	r3, r2, r3
 8005034:	693a      	ldr	r2, [r7, #16]
 8005036:	4313      	orrs	r3, r2
 8005038:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	693a      	ldr	r2, [r7, #16]
 800503e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	685b      	ldr	r3, [r3, #4]
 8005044:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005046:	2201      	movs	r2, #1
 8005048:	697b      	ldr	r3, [r7, #20]
 800504a:	fa02 f303 	lsl.w	r3, r2, r3
 800504e:	43db      	mvns	r3, r3
 8005050:	693a      	ldr	r2, [r7, #16]
 8005052:	4013      	ands	r3, r2
 8005054:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	685b      	ldr	r3, [r3, #4]
 800505a:	091b      	lsrs	r3, r3, #4
 800505c:	f003 0201 	and.w	r2, r3, #1
 8005060:	697b      	ldr	r3, [r7, #20]
 8005062:	fa02 f303 	lsl.w	r3, r2, r3
 8005066:	693a      	ldr	r2, [r7, #16]
 8005068:	4313      	orrs	r3, r2
 800506a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	693a      	ldr	r2, [r7, #16]
 8005070:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	685b      	ldr	r3, [r3, #4]
 8005076:	f003 0303 	and.w	r3, r3, #3
 800507a:	2b03      	cmp	r3, #3
 800507c:	d118      	bne.n	80050b0 <HAL_GPIO_Init+0x174>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005082:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8005084:	2201      	movs	r2, #1
 8005086:	697b      	ldr	r3, [r7, #20]
 8005088:	fa02 f303 	lsl.w	r3, r2, r3
 800508c:	43db      	mvns	r3, r3
 800508e:	693a      	ldr	r2, [r7, #16]
 8005090:	4013      	ands	r3, r2
 8005092:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8005094:	683b      	ldr	r3, [r7, #0]
 8005096:	685b      	ldr	r3, [r3, #4]
 8005098:	08db      	lsrs	r3, r3, #3
 800509a:	f003 0201 	and.w	r2, r3, #1
 800509e:	697b      	ldr	r3, [r7, #20]
 80050a0:	fa02 f303 	lsl.w	r3, r2, r3
 80050a4:	693a      	ldr	r2, [r7, #16]
 80050a6:	4313      	orrs	r3, r2
 80050a8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	693a      	ldr	r2, [r7, #16]
 80050ae:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	68db      	ldr	r3, [r3, #12]
 80050b4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80050b6:	697b      	ldr	r3, [r7, #20]
 80050b8:	005b      	lsls	r3, r3, #1
 80050ba:	2203      	movs	r2, #3
 80050bc:	fa02 f303 	lsl.w	r3, r2, r3
 80050c0:	43db      	mvns	r3, r3
 80050c2:	693a      	ldr	r2, [r7, #16]
 80050c4:	4013      	ands	r3, r2
 80050c6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	689a      	ldr	r2, [r3, #8]
 80050cc:	697b      	ldr	r3, [r7, #20]
 80050ce:	005b      	lsls	r3, r3, #1
 80050d0:	fa02 f303 	lsl.w	r3, r2, r3
 80050d4:	693a      	ldr	r2, [r7, #16]
 80050d6:	4313      	orrs	r3, r2
 80050d8:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	693a      	ldr	r2, [r7, #16]
 80050de:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	685b      	ldr	r3, [r3, #4]
 80050e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	f000 80ac 	beq.w	8005246 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80050ee:	4b5e      	ldr	r3, [pc, #376]	; (8005268 <HAL_GPIO_Init+0x32c>)
 80050f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80050f2:	4a5d      	ldr	r2, [pc, #372]	; (8005268 <HAL_GPIO_Init+0x32c>)
 80050f4:	f043 0301 	orr.w	r3, r3, #1
 80050f8:	6613      	str	r3, [r2, #96]	; 0x60
 80050fa:	4b5b      	ldr	r3, [pc, #364]	; (8005268 <HAL_GPIO_Init+0x32c>)
 80050fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80050fe:	f003 0301 	and.w	r3, r3, #1
 8005102:	60bb      	str	r3, [r7, #8]
 8005104:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005106:	4a59      	ldr	r2, [pc, #356]	; (800526c <HAL_GPIO_Init+0x330>)
 8005108:	697b      	ldr	r3, [r7, #20]
 800510a:	089b      	lsrs	r3, r3, #2
 800510c:	3302      	adds	r3, #2
 800510e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005112:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005114:	697b      	ldr	r3, [r7, #20]
 8005116:	f003 0303 	and.w	r3, r3, #3
 800511a:	009b      	lsls	r3, r3, #2
 800511c:	220f      	movs	r2, #15
 800511e:	fa02 f303 	lsl.w	r3, r2, r3
 8005122:	43db      	mvns	r3, r3
 8005124:	693a      	ldr	r2, [r7, #16]
 8005126:	4013      	ands	r3, r2
 8005128:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005130:	d025      	beq.n	800517e <HAL_GPIO_Init+0x242>
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	4a4e      	ldr	r2, [pc, #312]	; (8005270 <HAL_GPIO_Init+0x334>)
 8005136:	4293      	cmp	r3, r2
 8005138:	d01f      	beq.n	800517a <HAL_GPIO_Init+0x23e>
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	4a4d      	ldr	r2, [pc, #308]	; (8005274 <HAL_GPIO_Init+0x338>)
 800513e:	4293      	cmp	r3, r2
 8005140:	d019      	beq.n	8005176 <HAL_GPIO_Init+0x23a>
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	4a4c      	ldr	r2, [pc, #304]	; (8005278 <HAL_GPIO_Init+0x33c>)
 8005146:	4293      	cmp	r3, r2
 8005148:	d013      	beq.n	8005172 <HAL_GPIO_Init+0x236>
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	4a4b      	ldr	r2, [pc, #300]	; (800527c <HAL_GPIO_Init+0x340>)
 800514e:	4293      	cmp	r3, r2
 8005150:	d00d      	beq.n	800516e <HAL_GPIO_Init+0x232>
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	4a4a      	ldr	r2, [pc, #296]	; (8005280 <HAL_GPIO_Init+0x344>)
 8005156:	4293      	cmp	r3, r2
 8005158:	d007      	beq.n	800516a <HAL_GPIO_Init+0x22e>
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	4a49      	ldr	r2, [pc, #292]	; (8005284 <HAL_GPIO_Init+0x348>)
 800515e:	4293      	cmp	r3, r2
 8005160:	d101      	bne.n	8005166 <HAL_GPIO_Init+0x22a>
 8005162:	2306      	movs	r3, #6
 8005164:	e00c      	b.n	8005180 <HAL_GPIO_Init+0x244>
 8005166:	2307      	movs	r3, #7
 8005168:	e00a      	b.n	8005180 <HAL_GPIO_Init+0x244>
 800516a:	2305      	movs	r3, #5
 800516c:	e008      	b.n	8005180 <HAL_GPIO_Init+0x244>
 800516e:	2304      	movs	r3, #4
 8005170:	e006      	b.n	8005180 <HAL_GPIO_Init+0x244>
 8005172:	2303      	movs	r3, #3
 8005174:	e004      	b.n	8005180 <HAL_GPIO_Init+0x244>
 8005176:	2302      	movs	r3, #2
 8005178:	e002      	b.n	8005180 <HAL_GPIO_Init+0x244>
 800517a:	2301      	movs	r3, #1
 800517c:	e000      	b.n	8005180 <HAL_GPIO_Init+0x244>
 800517e:	2300      	movs	r3, #0
 8005180:	697a      	ldr	r2, [r7, #20]
 8005182:	f002 0203 	and.w	r2, r2, #3
 8005186:	0092      	lsls	r2, r2, #2
 8005188:	4093      	lsls	r3, r2
 800518a:	693a      	ldr	r2, [r7, #16]
 800518c:	4313      	orrs	r3, r2
 800518e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005190:	4936      	ldr	r1, [pc, #216]	; (800526c <HAL_GPIO_Init+0x330>)
 8005192:	697b      	ldr	r3, [r7, #20]
 8005194:	089b      	lsrs	r3, r3, #2
 8005196:	3302      	adds	r3, #2
 8005198:	693a      	ldr	r2, [r7, #16]
 800519a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800519e:	4b3a      	ldr	r3, [pc, #232]	; (8005288 <HAL_GPIO_Init+0x34c>)
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	43db      	mvns	r3, r3
 80051a8:	693a      	ldr	r2, [r7, #16]
 80051aa:	4013      	ands	r3, r2
 80051ac:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	685b      	ldr	r3, [r3, #4]
 80051b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d003      	beq.n	80051c2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80051ba:	693a      	ldr	r2, [r7, #16]
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	4313      	orrs	r3, r2
 80051c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80051c2:	4a31      	ldr	r2, [pc, #196]	; (8005288 <HAL_GPIO_Init+0x34c>)
 80051c4:	693b      	ldr	r3, [r7, #16]
 80051c6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80051c8:	4b2f      	ldr	r3, [pc, #188]	; (8005288 <HAL_GPIO_Init+0x34c>)
 80051ca:	685b      	ldr	r3, [r3, #4]
 80051cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	43db      	mvns	r3, r3
 80051d2:	693a      	ldr	r2, [r7, #16]
 80051d4:	4013      	ands	r3, r2
 80051d6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80051d8:	683b      	ldr	r3, [r7, #0]
 80051da:	685b      	ldr	r3, [r3, #4]
 80051dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d003      	beq.n	80051ec <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80051e4:	693a      	ldr	r2, [r7, #16]
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	4313      	orrs	r3, r2
 80051ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80051ec:	4a26      	ldr	r2, [pc, #152]	; (8005288 <HAL_GPIO_Init+0x34c>)
 80051ee:	693b      	ldr	r3, [r7, #16]
 80051f0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80051f2:	4b25      	ldr	r3, [pc, #148]	; (8005288 <HAL_GPIO_Init+0x34c>)
 80051f4:	689b      	ldr	r3, [r3, #8]
 80051f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	43db      	mvns	r3, r3
 80051fc:	693a      	ldr	r2, [r7, #16]
 80051fe:	4013      	ands	r3, r2
 8005200:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005202:	683b      	ldr	r3, [r7, #0]
 8005204:	685b      	ldr	r3, [r3, #4]
 8005206:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800520a:	2b00      	cmp	r3, #0
 800520c:	d003      	beq.n	8005216 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800520e:	693a      	ldr	r2, [r7, #16]
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	4313      	orrs	r3, r2
 8005214:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005216:	4a1c      	ldr	r2, [pc, #112]	; (8005288 <HAL_GPIO_Init+0x34c>)
 8005218:	693b      	ldr	r3, [r7, #16]
 800521a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800521c:	4b1a      	ldr	r3, [pc, #104]	; (8005288 <HAL_GPIO_Init+0x34c>)
 800521e:	68db      	ldr	r3, [r3, #12]
 8005220:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	43db      	mvns	r3, r3
 8005226:	693a      	ldr	r2, [r7, #16]
 8005228:	4013      	ands	r3, r2
 800522a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	685b      	ldr	r3, [r3, #4]
 8005230:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005234:	2b00      	cmp	r3, #0
 8005236:	d003      	beq.n	8005240 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8005238:	693a      	ldr	r2, [r7, #16]
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	4313      	orrs	r3, r2
 800523e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005240:	4a11      	ldr	r2, [pc, #68]	; (8005288 <HAL_GPIO_Init+0x34c>)
 8005242:	693b      	ldr	r3, [r7, #16]
 8005244:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8005246:	697b      	ldr	r3, [r7, #20]
 8005248:	3301      	adds	r3, #1
 800524a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	681a      	ldr	r2, [r3, #0]
 8005250:	697b      	ldr	r3, [r7, #20]
 8005252:	fa22 f303 	lsr.w	r3, r2, r3
 8005256:	2b00      	cmp	r3, #0
 8005258:	f47f ae78 	bne.w	8004f4c <HAL_GPIO_Init+0x10>
  }
}
 800525c:	bf00      	nop
 800525e:	371c      	adds	r7, #28
 8005260:	46bd      	mov	sp, r7
 8005262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005266:	4770      	bx	lr
 8005268:	40021000 	.word	0x40021000
 800526c:	40010000 	.word	0x40010000
 8005270:	48000400 	.word	0x48000400
 8005274:	48000800 	.word	0x48000800
 8005278:	48000c00 	.word	0x48000c00
 800527c:	48001000 	.word	0x48001000
 8005280:	48001400 	.word	0x48001400
 8005284:	48001800 	.word	0x48001800
 8005288:	40010400 	.word	0x40010400

0800528c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800528c:	b480      	push	{r7}
 800528e:	b085      	sub	sp, #20
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
 8005294:	460b      	mov	r3, r1
 8005296:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	691a      	ldr	r2, [r3, #16]
 800529c:	887b      	ldrh	r3, [r7, #2]
 800529e:	4013      	ands	r3, r2
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d002      	beq.n	80052aa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80052a4:	2301      	movs	r3, #1
 80052a6:	73fb      	strb	r3, [r7, #15]
 80052a8:	e001      	b.n	80052ae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80052aa:	2300      	movs	r3, #0
 80052ac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80052ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80052b0:	4618      	mov	r0, r3
 80052b2:	3714      	adds	r7, #20
 80052b4:	46bd      	mov	sp, r7
 80052b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ba:	4770      	bx	lr

080052bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80052bc:	b480      	push	{r7}
 80052be:	b083      	sub	sp, #12
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	6078      	str	r0, [r7, #4]
 80052c4:	460b      	mov	r3, r1
 80052c6:	807b      	strh	r3, [r7, #2]
 80052c8:	4613      	mov	r3, r2
 80052ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80052cc:	787b      	ldrb	r3, [r7, #1]
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d003      	beq.n	80052da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80052d2:	887a      	ldrh	r2, [r7, #2]
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80052d8:	e002      	b.n	80052e0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80052da:	887a      	ldrh	r2, [r7, #2]
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	629a      	str	r2, [r3, #40]	; 0x28
}
 80052e0:	bf00      	nop
 80052e2:	370c      	adds	r7, #12
 80052e4:	46bd      	mov	sp, r7
 80052e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ea:	4770      	bx	lr

080052ec <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80052ec:	b480      	push	{r7}
 80052ee:	b083      	sub	sp, #12
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
 80052f4:	460b      	mov	r3, r1
 80052f6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	695a      	ldr	r2, [r3, #20]
 80052fc:	887b      	ldrh	r3, [r7, #2]
 80052fe:	4013      	ands	r3, r2
 8005300:	2b00      	cmp	r3, #0
 8005302:	d003      	beq.n	800530c <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005304:	887a      	ldrh	r2, [r7, #2]
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	629a      	str	r2, [r3, #40]	; 0x28
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 800530a:	e002      	b.n	8005312 <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800530c:	887a      	ldrh	r2, [r7, #2]
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	619a      	str	r2, [r3, #24]
}
 8005312:	bf00      	nop
 8005314:	370c      	adds	r7, #12
 8005316:	46bd      	mov	sp, r7
 8005318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531c:	4770      	bx	lr

0800531e <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 800531e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005320:	b08f      	sub	sp, #60	; 0x3c
 8005322:	af0a      	add	r7, sp, #40	; 0x28
 8005324:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2b00      	cmp	r3, #0
 800532a:	d101      	bne.n	8005330 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 800532c:	2301      	movs	r3, #1
 800532e:	e054      	b.n	80053da <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	f893 32b9 	ldrb.w	r3, [r3, #697]	; 0x2b9
 800533c:	b2db      	uxtb	r3, r3
 800533e:	2b00      	cmp	r3, #0
 8005340:	d106      	bne.n	8005350 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2200      	movs	r2, #0
 8005346:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 800534a:	6878      	ldr	r0, [r7, #4]
 800534c:	f006 fd66 	bl	800be1c <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2203      	movs	r2, #3
 8005354:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800535c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005360:	2b00      	cmp	r3, #0
 8005362:	d102      	bne.n	800536a <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2200      	movs	r2, #0
 8005368:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	4618      	mov	r0, r3
 8005370:	f004 fefa 	bl	800a168 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	603b      	str	r3, [r7, #0]
 800537a:	687e      	ldr	r6, [r7, #4]
 800537c:	466d      	mov	r5, sp
 800537e:	f106 0410 	add.w	r4, r6, #16
 8005382:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005384:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005386:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005388:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800538a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800538e:	e885 0003 	stmia.w	r5, {r0, r1}
 8005392:	1d33      	adds	r3, r6, #4
 8005394:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005396:	6838      	ldr	r0, [r7, #0]
 8005398:	f004 fe83 	bl	800a0a2 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	2101      	movs	r1, #1
 80053a2:	4618      	mov	r0, r3
 80053a4:	f004 fef1 	bl	800a18a <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	603b      	str	r3, [r7, #0]
 80053ae:	687e      	ldr	r6, [r7, #4]
 80053b0:	466d      	mov	r5, sp
 80053b2:	f106 0410 	add.w	r4, r6, #16
 80053b6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80053b8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80053ba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80053bc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80053be:	e894 0003 	ldmia.w	r4, {r0, r1}
 80053c2:	e885 0003 	stmia.w	r5, {r0, r1}
 80053c6:	1d33      	adds	r3, r6, #4
 80053c8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80053ca:	6838      	ldr	r0, [r7, #0]
 80053cc:	f005 f800 	bl	800a3d0 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2201      	movs	r2, #1
 80053d4:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  return HAL_OK;
 80053d8:	2300      	movs	r3, #0
}
 80053da:	4618      	mov	r0, r3
 80053dc:	3714      	adds	r7, #20
 80053de:	46bd      	mov	sp, r7
 80053e0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080053e2 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 80053e2:	b590      	push	{r4, r7, lr}
 80053e4:	b089      	sub	sp, #36	; 0x24
 80053e6:	af04      	add	r7, sp, #16
 80053e8:	6078      	str	r0, [r7, #4]
 80053ea:	4608      	mov	r0, r1
 80053ec:	4611      	mov	r1, r2
 80053ee:	461a      	mov	r2, r3
 80053f0:	4603      	mov	r3, r0
 80053f2:	70fb      	strb	r3, [r7, #3]
 80053f4:	460b      	mov	r3, r1
 80053f6:	70bb      	strb	r3, [r7, #2]
 80053f8:	4613      	mov	r3, r2
 80053fa:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8005402:	2b01      	cmp	r3, #1
 8005404:	d101      	bne.n	800540a <HAL_HCD_HC_Init+0x28>
 8005406:	2302      	movs	r3, #2
 8005408:	e07f      	b.n	800550a <HAL_HCD_HC_Init+0x128>
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	2201      	movs	r2, #1
 800540e:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  hhcd->hc[ch_num].do_ping = 0U;
 8005412:	78fa      	ldrb	r2, [r7, #3]
 8005414:	6879      	ldr	r1, [r7, #4]
 8005416:	4613      	mov	r3, r2
 8005418:	009b      	lsls	r3, r3, #2
 800541a:	4413      	add	r3, r2
 800541c:	00db      	lsls	r3, r3, #3
 800541e:	440b      	add	r3, r1
 8005420:	333d      	adds	r3, #61	; 0x3d
 8005422:	2200      	movs	r2, #0
 8005424:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8005426:	78fa      	ldrb	r2, [r7, #3]
 8005428:	6879      	ldr	r1, [r7, #4]
 800542a:	4613      	mov	r3, r2
 800542c:	009b      	lsls	r3, r3, #2
 800542e:	4413      	add	r3, r2
 8005430:	00db      	lsls	r3, r3, #3
 8005432:	440b      	add	r3, r1
 8005434:	3338      	adds	r3, #56	; 0x38
 8005436:	787a      	ldrb	r2, [r7, #1]
 8005438:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 800543a:	78fa      	ldrb	r2, [r7, #3]
 800543c:	6879      	ldr	r1, [r7, #4]
 800543e:	4613      	mov	r3, r2
 8005440:	009b      	lsls	r3, r3, #2
 8005442:	4413      	add	r3, r2
 8005444:	00db      	lsls	r3, r3, #3
 8005446:	440b      	add	r3, r1
 8005448:	3340      	adds	r3, #64	; 0x40
 800544a:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800544c:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800544e:	78fa      	ldrb	r2, [r7, #3]
 8005450:	6879      	ldr	r1, [r7, #4]
 8005452:	4613      	mov	r3, r2
 8005454:	009b      	lsls	r3, r3, #2
 8005456:	4413      	add	r3, r2
 8005458:	00db      	lsls	r3, r3, #3
 800545a:	440b      	add	r3, r1
 800545c:	3339      	adds	r3, #57	; 0x39
 800545e:	78fa      	ldrb	r2, [r7, #3]
 8005460:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8005462:	78fa      	ldrb	r2, [r7, #3]
 8005464:	6879      	ldr	r1, [r7, #4]
 8005466:	4613      	mov	r3, r2
 8005468:	009b      	lsls	r3, r3, #2
 800546a:	4413      	add	r3, r2
 800546c:	00db      	lsls	r3, r3, #3
 800546e:	440b      	add	r3, r1
 8005470:	333f      	adds	r3, #63	; 0x3f
 8005472:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8005476:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8005478:	78fa      	ldrb	r2, [r7, #3]
 800547a:	78bb      	ldrb	r3, [r7, #2]
 800547c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005480:	b2d8      	uxtb	r0, r3
 8005482:	6879      	ldr	r1, [r7, #4]
 8005484:	4613      	mov	r3, r2
 8005486:	009b      	lsls	r3, r3, #2
 8005488:	4413      	add	r3, r2
 800548a:	00db      	lsls	r3, r3, #3
 800548c:	440b      	add	r3, r1
 800548e:	333a      	adds	r3, #58	; 0x3a
 8005490:	4602      	mov	r2, r0
 8005492:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8005494:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005498:	2b00      	cmp	r3, #0
 800549a:	da0a      	bge.n	80054b2 <HAL_HCD_HC_Init+0xd0>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 800549c:	78fa      	ldrb	r2, [r7, #3]
 800549e:	6879      	ldr	r1, [r7, #4]
 80054a0:	4613      	mov	r3, r2
 80054a2:	009b      	lsls	r3, r3, #2
 80054a4:	4413      	add	r3, r2
 80054a6:	00db      	lsls	r3, r3, #3
 80054a8:	440b      	add	r3, r1
 80054aa:	333b      	adds	r3, #59	; 0x3b
 80054ac:	2201      	movs	r2, #1
 80054ae:	701a      	strb	r2, [r3, #0]
 80054b0:	e009      	b.n	80054c6 <HAL_HCD_HC_Init+0xe4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80054b2:	78fa      	ldrb	r2, [r7, #3]
 80054b4:	6879      	ldr	r1, [r7, #4]
 80054b6:	4613      	mov	r3, r2
 80054b8:	009b      	lsls	r3, r3, #2
 80054ba:	4413      	add	r3, r2
 80054bc:	00db      	lsls	r3, r3, #3
 80054be:	440b      	add	r3, r1
 80054c0:	333b      	adds	r3, #59	; 0x3b
 80054c2:	2200      	movs	r2, #0
 80054c4:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 80054c6:	78fa      	ldrb	r2, [r7, #3]
 80054c8:	6879      	ldr	r1, [r7, #4]
 80054ca:	4613      	mov	r3, r2
 80054cc:	009b      	lsls	r3, r3, #2
 80054ce:	4413      	add	r3, r2
 80054d0:	00db      	lsls	r3, r3, #3
 80054d2:	440b      	add	r3, r1
 80054d4:	333c      	adds	r3, #60	; 0x3c
 80054d6:	f897 2020 	ldrb.w	r2, [r7, #32]
 80054da:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6818      	ldr	r0, [r3, #0]
 80054e0:	787c      	ldrb	r4, [r7, #1]
 80054e2:	78ba      	ldrb	r2, [r7, #2]
 80054e4:	78f9      	ldrb	r1, [r7, #3]
 80054e6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80054e8:	9302      	str	r3, [sp, #8]
 80054ea:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80054ee:	9301      	str	r3, [sp, #4]
 80054f0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80054f4:	9300      	str	r3, [sp, #0]
 80054f6:	4623      	mov	r3, r4
 80054f8:	f005 f86c 	bl	800a5d4 <USB_HC_Init>
 80054fc:	4603      	mov	r3, r0
 80054fe:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2200      	movs	r2, #0
 8005504:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8005508:	7bfb      	ldrb	r3, [r7, #15]
}
 800550a:	4618      	mov	r0, r3
 800550c:	3714      	adds	r7, #20
 800550e:	46bd      	mov	sp, r7
 8005510:	bd90      	pop	{r4, r7, pc}

08005512 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8005512:	b580      	push	{r7, lr}
 8005514:	b084      	sub	sp, #16
 8005516:	af00      	add	r7, sp, #0
 8005518:	6078      	str	r0, [r7, #4]
 800551a:	460b      	mov	r3, r1
 800551c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 800551e:	2300      	movs	r3, #0
 8005520:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8005528:	2b01      	cmp	r3, #1
 800552a:	d101      	bne.n	8005530 <HAL_HCD_HC_Halt+0x1e>
 800552c:	2302      	movs	r3, #2
 800552e:	e00f      	b.n	8005550 <HAL_HCD_HC_Halt+0x3e>
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2201      	movs	r2, #1
 8005534:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	78fa      	ldrb	r2, [r7, #3]
 800553e:	4611      	mov	r1, r2
 8005540:	4618      	mov	r0, r3
 8005542:	f005 fa4a 	bl	800a9da <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	2200      	movs	r2, #0
 800554a:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 800554e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005550:	4618      	mov	r0, r3
 8005552:	3710      	adds	r7, #16
 8005554:	46bd      	mov	sp, r7
 8005556:	bd80      	pop	{r7, pc}

08005558 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b082      	sub	sp, #8
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
 8005560:	4608      	mov	r0, r1
 8005562:	4611      	mov	r1, r2
 8005564:	461a      	mov	r2, r3
 8005566:	4603      	mov	r3, r0
 8005568:	70fb      	strb	r3, [r7, #3]
 800556a:	460b      	mov	r3, r1
 800556c:	70bb      	strb	r3, [r7, #2]
 800556e:	4613      	mov	r3, r2
 8005570:	707b      	strb	r3, [r7, #1]
  UNUSED(do_ping);

  hhcd->hc[ch_num].ep_is_in = direction;
 8005572:	78fa      	ldrb	r2, [r7, #3]
 8005574:	6879      	ldr	r1, [r7, #4]
 8005576:	4613      	mov	r3, r2
 8005578:	009b      	lsls	r3, r3, #2
 800557a:	4413      	add	r3, r2
 800557c:	00db      	lsls	r3, r3, #3
 800557e:	440b      	add	r3, r1
 8005580:	333b      	adds	r3, #59	; 0x3b
 8005582:	78ba      	ldrb	r2, [r7, #2]
 8005584:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8005586:	78fa      	ldrb	r2, [r7, #3]
 8005588:	6879      	ldr	r1, [r7, #4]
 800558a:	4613      	mov	r3, r2
 800558c:	009b      	lsls	r3, r3, #2
 800558e:	4413      	add	r3, r2
 8005590:	00db      	lsls	r3, r3, #3
 8005592:	440b      	add	r3, r1
 8005594:	333f      	adds	r3, #63	; 0x3f
 8005596:	787a      	ldrb	r2, [r7, #1]
 8005598:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 800559a:	7c3b      	ldrb	r3, [r7, #16]
 800559c:	2b00      	cmp	r3, #0
 800559e:	d10a      	bne.n	80055b6 <HAL_HCD_HC_SubmitRequest+0x5e>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80055a0:	78fa      	ldrb	r2, [r7, #3]
 80055a2:	6879      	ldr	r1, [r7, #4]
 80055a4:	4613      	mov	r3, r2
 80055a6:	009b      	lsls	r3, r3, #2
 80055a8:	4413      	add	r3, r2
 80055aa:	00db      	lsls	r3, r3, #3
 80055ac:	440b      	add	r3, r1
 80055ae:	3342      	adds	r3, #66	; 0x42
 80055b0:	2203      	movs	r2, #3
 80055b2:	701a      	strb	r2, [r3, #0]
 80055b4:	e009      	b.n	80055ca <HAL_HCD_HC_SubmitRequest+0x72>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80055b6:	78fa      	ldrb	r2, [r7, #3]
 80055b8:	6879      	ldr	r1, [r7, #4]
 80055ba:	4613      	mov	r3, r2
 80055bc:	009b      	lsls	r3, r3, #2
 80055be:	4413      	add	r3, r2
 80055c0:	00db      	lsls	r3, r3, #3
 80055c2:	440b      	add	r3, r1
 80055c4:	3342      	adds	r3, #66	; 0x42
 80055c6:	2202      	movs	r2, #2
 80055c8:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 80055ca:	787b      	ldrb	r3, [r7, #1]
 80055cc:	2b03      	cmp	r3, #3
 80055ce:	f200 80d6 	bhi.w	800577e <HAL_HCD_HC_SubmitRequest+0x226>
 80055d2:	a201      	add	r2, pc, #4	; (adr r2, 80055d8 <HAL_HCD_HC_SubmitRequest+0x80>)
 80055d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055d8:	080055e9 	.word	0x080055e9
 80055dc:	08005769 	.word	0x08005769
 80055e0:	08005655 	.word	0x08005655
 80055e4:	080056df 	.word	0x080056df
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 80055e8:	7c3b      	ldrb	r3, [r7, #16]
 80055ea:	2b01      	cmp	r3, #1
 80055ec:	f040 80c9 	bne.w	8005782 <HAL_HCD_HC_SubmitRequest+0x22a>
 80055f0:	78bb      	ldrb	r3, [r7, #2]
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	f040 80c5 	bne.w	8005782 <HAL_HCD_HC_SubmitRequest+0x22a>
      {
        if (length == 0U)
 80055f8:	8b3b      	ldrh	r3, [r7, #24]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d109      	bne.n	8005612 <HAL_HCD_HC_SubmitRequest+0xba>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 80055fe:	78fa      	ldrb	r2, [r7, #3]
 8005600:	6879      	ldr	r1, [r7, #4]
 8005602:	4613      	mov	r3, r2
 8005604:	009b      	lsls	r3, r3, #2
 8005606:	4413      	add	r3, r2
 8005608:	00db      	lsls	r3, r3, #3
 800560a:	440b      	add	r3, r1
 800560c:	3351      	adds	r3, #81	; 0x51
 800560e:	2201      	movs	r2, #1
 8005610:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8005612:	78fa      	ldrb	r2, [r7, #3]
 8005614:	6879      	ldr	r1, [r7, #4]
 8005616:	4613      	mov	r3, r2
 8005618:	009b      	lsls	r3, r3, #2
 800561a:	4413      	add	r3, r2
 800561c:	00db      	lsls	r3, r3, #3
 800561e:	440b      	add	r3, r1
 8005620:	3351      	adds	r3, #81	; 0x51
 8005622:	781b      	ldrb	r3, [r3, #0]
 8005624:	2b00      	cmp	r3, #0
 8005626:	d10a      	bne.n	800563e <HAL_HCD_HC_SubmitRequest+0xe6>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005628:	78fa      	ldrb	r2, [r7, #3]
 800562a:	6879      	ldr	r1, [r7, #4]
 800562c:	4613      	mov	r3, r2
 800562e:	009b      	lsls	r3, r3, #2
 8005630:	4413      	add	r3, r2
 8005632:	00db      	lsls	r3, r3, #3
 8005634:	440b      	add	r3, r1
 8005636:	3342      	adds	r3, #66	; 0x42
 8005638:	2200      	movs	r2, #0
 800563a:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800563c:	e0a1      	b.n	8005782 <HAL_HCD_HC_SubmitRequest+0x22a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800563e:	78fa      	ldrb	r2, [r7, #3]
 8005640:	6879      	ldr	r1, [r7, #4]
 8005642:	4613      	mov	r3, r2
 8005644:	009b      	lsls	r3, r3, #2
 8005646:	4413      	add	r3, r2
 8005648:	00db      	lsls	r3, r3, #3
 800564a:	440b      	add	r3, r1
 800564c:	3342      	adds	r3, #66	; 0x42
 800564e:	2202      	movs	r2, #2
 8005650:	701a      	strb	r2, [r3, #0]
      break;
 8005652:	e096      	b.n	8005782 <HAL_HCD_HC_SubmitRequest+0x22a>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8005654:	78bb      	ldrb	r3, [r7, #2]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d120      	bne.n	800569c <HAL_HCD_HC_SubmitRequest+0x144>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800565a:	78fa      	ldrb	r2, [r7, #3]
 800565c:	6879      	ldr	r1, [r7, #4]
 800565e:	4613      	mov	r3, r2
 8005660:	009b      	lsls	r3, r3, #2
 8005662:	4413      	add	r3, r2
 8005664:	00db      	lsls	r3, r3, #3
 8005666:	440b      	add	r3, r1
 8005668:	3351      	adds	r3, #81	; 0x51
 800566a:	781b      	ldrb	r3, [r3, #0]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d10a      	bne.n	8005686 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005670:	78fa      	ldrb	r2, [r7, #3]
 8005672:	6879      	ldr	r1, [r7, #4]
 8005674:	4613      	mov	r3, r2
 8005676:	009b      	lsls	r3, r3, #2
 8005678:	4413      	add	r3, r2
 800567a:	00db      	lsls	r3, r3, #3
 800567c:	440b      	add	r3, r1
 800567e:	3342      	adds	r3, #66	; 0x42
 8005680:	2200      	movs	r2, #0
 8005682:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8005684:	e07e      	b.n	8005784 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005686:	78fa      	ldrb	r2, [r7, #3]
 8005688:	6879      	ldr	r1, [r7, #4]
 800568a:	4613      	mov	r3, r2
 800568c:	009b      	lsls	r3, r3, #2
 800568e:	4413      	add	r3, r2
 8005690:	00db      	lsls	r3, r3, #3
 8005692:	440b      	add	r3, r1
 8005694:	3342      	adds	r3, #66	; 0x42
 8005696:	2202      	movs	r2, #2
 8005698:	701a      	strb	r2, [r3, #0]
      break;
 800569a:	e073      	b.n	8005784 <HAL_HCD_HC_SubmitRequest+0x22c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800569c:	78fa      	ldrb	r2, [r7, #3]
 800569e:	6879      	ldr	r1, [r7, #4]
 80056a0:	4613      	mov	r3, r2
 80056a2:	009b      	lsls	r3, r3, #2
 80056a4:	4413      	add	r3, r2
 80056a6:	00db      	lsls	r3, r3, #3
 80056a8:	440b      	add	r3, r1
 80056aa:	3350      	adds	r3, #80	; 0x50
 80056ac:	781b      	ldrb	r3, [r3, #0]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d10a      	bne.n	80056c8 <HAL_HCD_HC_SubmitRequest+0x170>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80056b2:	78fa      	ldrb	r2, [r7, #3]
 80056b4:	6879      	ldr	r1, [r7, #4]
 80056b6:	4613      	mov	r3, r2
 80056b8:	009b      	lsls	r3, r3, #2
 80056ba:	4413      	add	r3, r2
 80056bc:	00db      	lsls	r3, r3, #3
 80056be:	440b      	add	r3, r1
 80056c0:	3342      	adds	r3, #66	; 0x42
 80056c2:	2200      	movs	r2, #0
 80056c4:	701a      	strb	r2, [r3, #0]
      break;
 80056c6:	e05d      	b.n	8005784 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80056c8:	78fa      	ldrb	r2, [r7, #3]
 80056ca:	6879      	ldr	r1, [r7, #4]
 80056cc:	4613      	mov	r3, r2
 80056ce:	009b      	lsls	r3, r3, #2
 80056d0:	4413      	add	r3, r2
 80056d2:	00db      	lsls	r3, r3, #3
 80056d4:	440b      	add	r3, r1
 80056d6:	3342      	adds	r3, #66	; 0x42
 80056d8:	2202      	movs	r2, #2
 80056da:	701a      	strb	r2, [r3, #0]
      break;
 80056dc:	e052      	b.n	8005784 <HAL_HCD_HC_SubmitRequest+0x22c>
    case EP_TYPE_INTR:
      if (direction == 0U)
 80056de:	78bb      	ldrb	r3, [r7, #2]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d120      	bne.n	8005726 <HAL_HCD_HC_SubmitRequest+0x1ce>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80056e4:	78fa      	ldrb	r2, [r7, #3]
 80056e6:	6879      	ldr	r1, [r7, #4]
 80056e8:	4613      	mov	r3, r2
 80056ea:	009b      	lsls	r3, r3, #2
 80056ec:	4413      	add	r3, r2
 80056ee:	00db      	lsls	r3, r3, #3
 80056f0:	440b      	add	r3, r1
 80056f2:	3351      	adds	r3, #81	; 0x51
 80056f4:	781b      	ldrb	r3, [r3, #0]
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d10a      	bne.n	8005710 <HAL_HCD_HC_SubmitRequest+0x1b8>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80056fa:	78fa      	ldrb	r2, [r7, #3]
 80056fc:	6879      	ldr	r1, [r7, #4]
 80056fe:	4613      	mov	r3, r2
 8005700:	009b      	lsls	r3, r3, #2
 8005702:	4413      	add	r3, r2
 8005704:	00db      	lsls	r3, r3, #3
 8005706:	440b      	add	r3, r1
 8005708:	3342      	adds	r3, #66	; 0x42
 800570a:	2200      	movs	r2, #0
 800570c:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800570e:	e039      	b.n	8005784 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005710:	78fa      	ldrb	r2, [r7, #3]
 8005712:	6879      	ldr	r1, [r7, #4]
 8005714:	4613      	mov	r3, r2
 8005716:	009b      	lsls	r3, r3, #2
 8005718:	4413      	add	r3, r2
 800571a:	00db      	lsls	r3, r3, #3
 800571c:	440b      	add	r3, r1
 800571e:	3342      	adds	r3, #66	; 0x42
 8005720:	2202      	movs	r2, #2
 8005722:	701a      	strb	r2, [r3, #0]
      break;
 8005724:	e02e      	b.n	8005784 <HAL_HCD_HC_SubmitRequest+0x22c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8005726:	78fa      	ldrb	r2, [r7, #3]
 8005728:	6879      	ldr	r1, [r7, #4]
 800572a:	4613      	mov	r3, r2
 800572c:	009b      	lsls	r3, r3, #2
 800572e:	4413      	add	r3, r2
 8005730:	00db      	lsls	r3, r3, #3
 8005732:	440b      	add	r3, r1
 8005734:	3350      	adds	r3, #80	; 0x50
 8005736:	781b      	ldrb	r3, [r3, #0]
 8005738:	2b00      	cmp	r3, #0
 800573a:	d10a      	bne.n	8005752 <HAL_HCD_HC_SubmitRequest+0x1fa>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800573c:	78fa      	ldrb	r2, [r7, #3]
 800573e:	6879      	ldr	r1, [r7, #4]
 8005740:	4613      	mov	r3, r2
 8005742:	009b      	lsls	r3, r3, #2
 8005744:	4413      	add	r3, r2
 8005746:	00db      	lsls	r3, r3, #3
 8005748:	440b      	add	r3, r1
 800574a:	3342      	adds	r3, #66	; 0x42
 800574c:	2200      	movs	r2, #0
 800574e:	701a      	strb	r2, [r3, #0]
      break;
 8005750:	e018      	b.n	8005784 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005752:	78fa      	ldrb	r2, [r7, #3]
 8005754:	6879      	ldr	r1, [r7, #4]
 8005756:	4613      	mov	r3, r2
 8005758:	009b      	lsls	r3, r3, #2
 800575a:	4413      	add	r3, r2
 800575c:	00db      	lsls	r3, r3, #3
 800575e:	440b      	add	r3, r1
 8005760:	3342      	adds	r3, #66	; 0x42
 8005762:	2202      	movs	r2, #2
 8005764:	701a      	strb	r2, [r3, #0]
      break;
 8005766:	e00d      	b.n	8005784 <HAL_HCD_HC_SubmitRequest+0x22c>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005768:	78fa      	ldrb	r2, [r7, #3]
 800576a:	6879      	ldr	r1, [r7, #4]
 800576c:	4613      	mov	r3, r2
 800576e:	009b      	lsls	r3, r3, #2
 8005770:	4413      	add	r3, r2
 8005772:	00db      	lsls	r3, r3, #3
 8005774:	440b      	add	r3, r1
 8005776:	3342      	adds	r3, #66	; 0x42
 8005778:	2200      	movs	r2, #0
 800577a:	701a      	strb	r2, [r3, #0]
      break;
 800577c:	e002      	b.n	8005784 <HAL_HCD_HC_SubmitRequest+0x22c>

    default:
      break;
 800577e:	bf00      	nop
 8005780:	e000      	b.n	8005784 <HAL_HCD_HC_SubmitRequest+0x22c>
      break;
 8005782:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8005784:	78fa      	ldrb	r2, [r7, #3]
 8005786:	6879      	ldr	r1, [r7, #4]
 8005788:	4613      	mov	r3, r2
 800578a:	009b      	lsls	r3, r3, #2
 800578c:	4413      	add	r3, r2
 800578e:	00db      	lsls	r3, r3, #3
 8005790:	440b      	add	r3, r1
 8005792:	3344      	adds	r3, #68	; 0x44
 8005794:	697a      	ldr	r2, [r7, #20]
 8005796:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8005798:	78fa      	ldrb	r2, [r7, #3]
 800579a:	8b39      	ldrh	r1, [r7, #24]
 800579c:	6878      	ldr	r0, [r7, #4]
 800579e:	4613      	mov	r3, r2
 80057a0:	009b      	lsls	r3, r3, #2
 80057a2:	4413      	add	r3, r2
 80057a4:	00db      	lsls	r3, r3, #3
 80057a6:	4403      	add	r3, r0
 80057a8:	3348      	adds	r3, #72	; 0x48
 80057aa:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80057ac:	78fa      	ldrb	r2, [r7, #3]
 80057ae:	6879      	ldr	r1, [r7, #4]
 80057b0:	4613      	mov	r3, r2
 80057b2:	009b      	lsls	r3, r3, #2
 80057b4:	4413      	add	r3, r2
 80057b6:	00db      	lsls	r3, r3, #3
 80057b8:	440b      	add	r3, r1
 80057ba:	335c      	adds	r3, #92	; 0x5c
 80057bc:	2200      	movs	r2, #0
 80057be:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80057c0:	78fa      	ldrb	r2, [r7, #3]
 80057c2:	6879      	ldr	r1, [r7, #4]
 80057c4:	4613      	mov	r3, r2
 80057c6:	009b      	lsls	r3, r3, #2
 80057c8:	4413      	add	r3, r2
 80057ca:	00db      	lsls	r3, r3, #3
 80057cc:	440b      	add	r3, r1
 80057ce:	334c      	adds	r3, #76	; 0x4c
 80057d0:	2200      	movs	r2, #0
 80057d2:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80057d4:	78fa      	ldrb	r2, [r7, #3]
 80057d6:	6879      	ldr	r1, [r7, #4]
 80057d8:	4613      	mov	r3, r2
 80057da:	009b      	lsls	r3, r3, #2
 80057dc:	4413      	add	r3, r2
 80057de:	00db      	lsls	r3, r3, #3
 80057e0:	440b      	add	r3, r1
 80057e2:	3339      	adds	r3, #57	; 0x39
 80057e4:	78fa      	ldrb	r2, [r7, #3]
 80057e6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80057e8:	78fa      	ldrb	r2, [r7, #3]
 80057ea:	6879      	ldr	r1, [r7, #4]
 80057ec:	4613      	mov	r3, r2
 80057ee:	009b      	lsls	r3, r3, #2
 80057f0:	4413      	add	r3, r2
 80057f2:	00db      	lsls	r3, r3, #3
 80057f4:	440b      	add	r3, r1
 80057f6:	335d      	adds	r3, #93	; 0x5d
 80057f8:	2200      	movs	r2, #0
 80057fa:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num]);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	6818      	ldr	r0, [r3, #0]
 8005800:	78fa      	ldrb	r2, [r7, #3]
 8005802:	4613      	mov	r3, r2
 8005804:	009b      	lsls	r3, r3, #2
 8005806:	4413      	add	r3, r2
 8005808:	00db      	lsls	r3, r3, #3
 800580a:	3338      	adds	r3, #56	; 0x38
 800580c:	687a      	ldr	r2, [r7, #4]
 800580e:	4413      	add	r3, r2
 8005810:	4619      	mov	r1, r3
 8005812:	f004 ffd1 	bl	800a7b8 <USB_HC_StartXfer>
 8005816:	4603      	mov	r3, r0
}
 8005818:	4618      	mov	r0, r3
 800581a:	3708      	adds	r7, #8
 800581c:	46bd      	mov	sp, r7
 800581e:	bd80      	pop	{r7, pc}

08005820 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005820:	b580      	push	{r7, lr}
 8005822:	b086      	sub	sp, #24
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800582e:	693b      	ldr	r3, [r7, #16]
 8005830:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	4618      	mov	r0, r3
 8005838:	f004 fd87 	bl	800a34a <USB_GetMode>
 800583c:	4603      	mov	r3, r0
 800583e:	2b01      	cmp	r3, #1
 8005840:	f040 80f1 	bne.w	8005a26 <HAL_HCD_IRQHandler+0x206>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	4618      	mov	r0, r3
 800584a:	f004 fd6b 	bl	800a324 <USB_ReadInterrupts>
 800584e:	4603      	mov	r3, r0
 8005850:	2b00      	cmp	r3, #0
 8005852:	f000 80e7 	beq.w	8005a24 <HAL_HCD_IRQHandler+0x204>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	4618      	mov	r0, r3
 800585c:	f004 fd62 	bl	800a324 <USB_ReadInterrupts>
 8005860:	4603      	mov	r3, r0
 8005862:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005866:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800586a:	d104      	bne.n	8005876 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8005874:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	4618      	mov	r0, r3
 800587c:	f004 fd52 	bl	800a324 <USB_ReadInterrupts>
 8005880:	4603      	mov	r3, r0
 8005882:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005886:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800588a:	d104      	bne.n	8005896 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8005894:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	4618      	mov	r0, r3
 800589c:	f004 fd42 	bl	800a324 <USB_ReadInterrupts>
 80058a0:	4603      	mov	r3, r0
 80058a2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80058a6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80058aa:	d104      	bne.n	80058b6 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80058b4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	4618      	mov	r0, r3
 80058bc:	f004 fd32 	bl	800a324 <USB_ReadInterrupts>
 80058c0:	4603      	mov	r3, r0
 80058c2:	f003 0302 	and.w	r3, r3, #2
 80058c6:	2b02      	cmp	r3, #2
 80058c8:	d103      	bne.n	80058d2 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	2202      	movs	r2, #2
 80058d0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	4618      	mov	r0, r3
 80058d8:	f004 fd24 	bl	800a324 <USB_ReadInterrupts>
 80058dc:	4603      	mov	r3, r0
 80058de:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80058e2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80058e6:	d117      	bne.n	8005918 <HAL_HCD_IRQHandler+0xf8>
    {

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	68fa      	ldr	r2, [r7, #12]
 80058f2:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80058f6:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80058fa:	6013      	str	r3, [r2, #0]

      /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->DisconnectCallback(hhcd);
#else
      HAL_HCD_Disconnect_Callback(hhcd);
 80058fc:	6878      	ldr	r0, [r7, #4]
 80058fe:	f006 fb0f 	bl	800bf20 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	2101      	movs	r1, #1
 8005908:	4618      	mov	r0, r3
 800590a:	f004 fddf 	bl	800a4cc <USB_InitFSLSPClkSel>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8005916:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	4618      	mov	r0, r3
 800591e:	f004 fd01 	bl	800a324 <USB_ReadInterrupts>
 8005922:	4603      	mov	r3, r0
 8005924:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005928:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800592c:	d102      	bne.n	8005934 <HAL_HCD_IRQHandler+0x114>
    {
      HCD_Port_IRQHandler(hhcd);
 800592e:	6878      	ldr	r0, [r7, #4]
 8005930:	f001 f868 	bl	8006a04 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	4618      	mov	r0, r3
 800593a:	f004 fcf3 	bl	800a324 <USB_ReadInterrupts>
 800593e:	4603      	mov	r3, r0
 8005940:	f003 0308 	and.w	r3, r3, #8
 8005944:	2b08      	cmp	r3, #8
 8005946:	d106      	bne.n	8005956 <HAL_HCD_IRQHandler+0x136>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8005948:	6878      	ldr	r0, [r7, #4]
 800594a:	f006 facd 	bl	800bee8 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	2208      	movs	r2, #8
 8005954:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	4618      	mov	r0, r3
 800595c:	f004 fce2 	bl	800a324 <USB_ReadInterrupts>
 8005960:	4603      	mov	r3, r0
 8005962:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005966:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800596a:	d138      	bne.n	80059de <HAL_HCD_IRQHandler+0x1be>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	4618      	mov	r0, r3
 8005972:	f005 f821 	bl	800a9b8 <USB_HC_ReadInterrupt>
 8005976:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8005978:	2300      	movs	r3, #0
 800597a:	617b      	str	r3, [r7, #20]
 800597c:	e025      	b.n	80059ca <HAL_HCD_IRQHandler+0x1aa>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 800597e:	697b      	ldr	r3, [r7, #20]
 8005980:	f003 030f 	and.w	r3, r3, #15
 8005984:	68ba      	ldr	r2, [r7, #8]
 8005986:	fa22 f303 	lsr.w	r3, r2, r3
 800598a:	f003 0301 	and.w	r3, r3, #1
 800598e:	2b00      	cmp	r3, #0
 8005990:	d018      	beq.n	80059c4 <HAL_HCD_IRQHandler+0x1a4>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8005992:	697b      	ldr	r3, [r7, #20]
 8005994:	015a      	lsls	r2, r3, #5
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	4413      	add	r3, r2
 800599a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80059a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80059a8:	d106      	bne.n	80059b8 <HAL_HCD_IRQHandler+0x198>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80059aa:	697b      	ldr	r3, [r7, #20]
 80059ac:	b2db      	uxtb	r3, r3
 80059ae:	4619      	mov	r1, r3
 80059b0:	6878      	ldr	r0, [r7, #4]
 80059b2:	f000 f8b3 	bl	8005b1c <HCD_HC_IN_IRQHandler>
 80059b6:	e005      	b.n	80059c4 <HAL_HCD_IRQHandler+0x1a4>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80059b8:	697b      	ldr	r3, [r7, #20]
 80059ba:	b2db      	uxtb	r3, r3
 80059bc:	4619      	mov	r1, r3
 80059be:	6878      	ldr	r0, [r7, #4]
 80059c0:	f000 fc1f 	bl	8006202 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80059c4:	697b      	ldr	r3, [r7, #20]
 80059c6:	3301      	adds	r3, #1
 80059c8:	617b      	str	r3, [r7, #20]
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	689b      	ldr	r3, [r3, #8]
 80059ce:	697a      	ldr	r2, [r7, #20]
 80059d0:	429a      	cmp	r2, r3
 80059d2:	d3d4      	bcc.n	800597e <HAL_HCD_IRQHandler+0x15e>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80059dc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	4618      	mov	r0, r3
 80059e4:	f004 fc9e 	bl	800a324 <USB_ReadInterrupts>
 80059e8:	4603      	mov	r3, r0
 80059ea:	f003 0310 	and.w	r3, r3, #16
 80059ee:	2b10      	cmp	r3, #16
 80059f0:	d101      	bne.n	80059f6 <HAL_HCD_IRQHandler+0x1d6>
 80059f2:	2301      	movs	r3, #1
 80059f4:	e000      	b.n	80059f8 <HAL_HCD_IRQHandler+0x1d8>
 80059f6:	2300      	movs	r3, #0
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d014      	beq.n	8005a26 <HAL_HCD_IRQHandler+0x206>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	699a      	ldr	r2, [r3, #24]
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f022 0210 	bic.w	r2, r2, #16
 8005a0a:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8005a0c:	6878      	ldr	r0, [r7, #4]
 8005a0e:	f000 ff4d 	bl	80068ac <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	699a      	ldr	r2, [r3, #24]
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f042 0210 	orr.w	r2, r2, #16
 8005a20:	619a      	str	r2, [r3, #24]
 8005a22:	e000      	b.n	8005a26 <HAL_HCD_IRQHandler+0x206>
      return;
 8005a24:	bf00      	nop
    }
  }
}
 8005a26:	3718      	adds	r7, #24
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	bd80      	pop	{r7, pc}

08005a2c <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b082      	sub	sp, #8
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8005a3a:	2b01      	cmp	r3, #1
 8005a3c:	d101      	bne.n	8005a42 <HAL_HCD_Start+0x16>
 8005a3e:	2302      	movs	r3, #2
 8005a40:	e013      	b.n	8005a6a <HAL_HCD_Start+0x3e>
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2201      	movs	r2, #1
 8005a46:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	4618      	mov	r0, r3
 8005a50:	f004 fb79 	bl	800a146 <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	2101      	movs	r1, #1
 8005a5a:	4618      	mov	r0, r3
 8005a5c:	f004 fd70 	bl	800a540 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2200      	movs	r2, #0
 8005a64:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 8005a68:	2300      	movs	r3, #0
}
 8005a6a:	4618      	mov	r0, r3
 8005a6c:	3708      	adds	r7, #8
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	bd80      	pop	{r7, pc}

08005a72 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8005a72:	b580      	push	{r7, lr}
 8005a74:	b082      	sub	sp, #8
 8005a76:	af00      	add	r7, sp, #0
 8005a78:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8005a80:	2b01      	cmp	r3, #1
 8005a82:	d101      	bne.n	8005a88 <HAL_HCD_Stop+0x16>
 8005a84:	2302      	movs	r3, #2
 8005a86:	e00d      	b.n	8005aa4 <HAL_HCD_Stop+0x32>
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2201      	movs	r2, #1
 8005a8c:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	4618      	mov	r0, r3
 8005a96:	f005 f89f 	bl	800abd8 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 8005aa2:	2300      	movs	r3, #0
}
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	3708      	adds	r7, #8
 8005aa8:	46bd      	mov	sp, r7
 8005aaa:	bd80      	pop	{r7, pc}

08005aac <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005aac:	b480      	push	{r7}
 8005aae:	b083      	sub	sp, #12
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	6078      	str	r0, [r7, #4]
 8005ab4:	460b      	mov	r3, r1
 8005ab6:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8005ab8:	78fa      	ldrb	r2, [r7, #3]
 8005aba:	6879      	ldr	r1, [r7, #4]
 8005abc:	4613      	mov	r3, r2
 8005abe:	009b      	lsls	r3, r3, #2
 8005ac0:	4413      	add	r3, r2
 8005ac2:	00db      	lsls	r3, r3, #3
 8005ac4:	440b      	add	r3, r1
 8005ac6:	335c      	adds	r3, #92	; 0x5c
 8005ac8:	781b      	ldrb	r3, [r3, #0]
}
 8005aca:	4618      	mov	r0, r3
 8005acc:	370c      	adds	r7, #12
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad4:	4770      	bx	lr

08005ad6 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005ad6:	b480      	push	{r7}
 8005ad8:	b083      	sub	sp, #12
 8005ada:	af00      	add	r7, sp, #0
 8005adc:	6078      	str	r0, [r7, #4]
 8005ade:	460b      	mov	r3, r1
 8005ae0:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8005ae2:	78fa      	ldrb	r2, [r7, #3]
 8005ae4:	6879      	ldr	r1, [r7, #4]
 8005ae6:	4613      	mov	r3, r2
 8005ae8:	009b      	lsls	r3, r3, #2
 8005aea:	4413      	add	r3, r2
 8005aec:	00db      	lsls	r3, r3, #3
 8005aee:	440b      	add	r3, r1
 8005af0:	334c      	adds	r3, #76	; 0x4c
 8005af2:	681b      	ldr	r3, [r3, #0]
}
 8005af4:	4618      	mov	r0, r3
 8005af6:	370c      	adds	r7, #12
 8005af8:	46bd      	mov	sp, r7
 8005afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afe:	4770      	bx	lr

08005b00 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8005b00:	b580      	push	{r7, lr}
 8005b02:	b082      	sub	sp, #8
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	4618      	mov	r0, r3
 8005b0e:	f004 fd50 	bl	800a5b2 <USB_GetCurrentFrame>
 8005b12:	4603      	mov	r3, r0
}
 8005b14:	4618      	mov	r0, r3
 8005b16:	3708      	adds	r7, #8
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	bd80      	pop	{r7, pc}

08005b1c <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005b1c:	b580      	push	{r7, lr}
 8005b1e:	b086      	sub	sp, #24
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	6078      	str	r0, [r7, #4]
 8005b24:	460b      	mov	r3, r1
 8005b26:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b2e:	697b      	ldr	r3, [r7, #20]
 8005b30:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8005b32:	78fb      	ldrb	r3, [r7, #3]
 8005b34:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	015a      	lsls	r2, r3, #5
 8005b3a:	693b      	ldr	r3, [r7, #16]
 8005b3c:	4413      	add	r3, r2
 8005b3e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b42:	689b      	ldr	r3, [r3, #8]
 8005b44:	f003 0304 	and.w	r3, r3, #4
 8005b48:	2b04      	cmp	r3, #4
 8005b4a:	d119      	bne.n	8005b80 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	015a      	lsls	r2, r3, #5
 8005b50:	693b      	ldr	r3, [r7, #16]
 8005b52:	4413      	add	r3, r2
 8005b54:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b58:	461a      	mov	r2, r3
 8005b5a:	2304      	movs	r3, #4
 8005b5c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	015a      	lsls	r2, r3, #5
 8005b62:	693b      	ldr	r3, [r7, #16]
 8005b64:	4413      	add	r3, r2
 8005b66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b6a:	68db      	ldr	r3, [r3, #12]
 8005b6c:	68fa      	ldr	r2, [r7, #12]
 8005b6e:	0151      	lsls	r1, r2, #5
 8005b70:	693a      	ldr	r2, [r7, #16]
 8005b72:	440a      	add	r2, r1
 8005b74:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005b78:	f043 0302 	orr.w	r3, r3, #2
 8005b7c:	60d3      	str	r3, [r2, #12]
 8005b7e:	e095      	b.n	8005cac <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	015a      	lsls	r2, r3, #5
 8005b84:	693b      	ldr	r3, [r7, #16]
 8005b86:	4413      	add	r3, r2
 8005b88:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b8c:	689b      	ldr	r3, [r3, #8]
 8005b8e:	f003 0320 	and.w	r3, r3, #32
 8005b92:	2b20      	cmp	r3, #32
 8005b94:	d109      	bne.n	8005baa <HCD_HC_IN_IRQHandler+0x8e>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	015a      	lsls	r2, r3, #5
 8005b9a:	693b      	ldr	r3, [r7, #16]
 8005b9c:	4413      	add	r3, r2
 8005b9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ba2:	461a      	mov	r2, r3
 8005ba4:	2320      	movs	r3, #32
 8005ba6:	6093      	str	r3, [r2, #8]
 8005ba8:	e080      	b.n	8005cac <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	015a      	lsls	r2, r3, #5
 8005bae:	693b      	ldr	r3, [r7, #16]
 8005bb0:	4413      	add	r3, r2
 8005bb2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bb6:	689b      	ldr	r3, [r3, #8]
 8005bb8:	f003 0308 	and.w	r3, r3, #8
 8005bbc:	2b08      	cmp	r3, #8
 8005bbe:	d134      	bne.n	8005c2a <HCD_HC_IN_IRQHandler+0x10e>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	015a      	lsls	r2, r3, #5
 8005bc4:	693b      	ldr	r3, [r7, #16]
 8005bc6:	4413      	add	r3, r2
 8005bc8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bcc:	68db      	ldr	r3, [r3, #12]
 8005bce:	68fa      	ldr	r2, [r7, #12]
 8005bd0:	0151      	lsls	r1, r2, #5
 8005bd2:	693a      	ldr	r2, [r7, #16]
 8005bd4:	440a      	add	r2, r1
 8005bd6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005bda:	f043 0302 	orr.w	r3, r3, #2
 8005bde:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8005be0:	6879      	ldr	r1, [r7, #4]
 8005be2:	68fa      	ldr	r2, [r7, #12]
 8005be4:	4613      	mov	r3, r2
 8005be6:	009b      	lsls	r3, r3, #2
 8005be8:	4413      	add	r3, r2
 8005bea:	00db      	lsls	r3, r3, #3
 8005bec:	440b      	add	r3, r1
 8005bee:	335d      	adds	r3, #93	; 0x5d
 8005bf0:	2205      	movs	r2, #5
 8005bf2:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	015a      	lsls	r2, r3, #5
 8005bf8:	693b      	ldr	r3, [r7, #16]
 8005bfa:	4413      	add	r3, r2
 8005bfc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c00:	461a      	mov	r2, r3
 8005c02:	2310      	movs	r3, #16
 8005c04:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	015a      	lsls	r2, r3, #5
 8005c0a:	693b      	ldr	r3, [r7, #16]
 8005c0c:	4413      	add	r3, r2
 8005c0e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c12:	461a      	mov	r2, r3
 8005c14:	2308      	movs	r3, #8
 8005c16:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	68fa      	ldr	r2, [r7, #12]
 8005c1e:	b2d2      	uxtb	r2, r2
 8005c20:	4611      	mov	r1, r2
 8005c22:	4618      	mov	r0, r3
 8005c24:	f004 fed9 	bl	800a9da <USB_HC_Halt>
 8005c28:	e040      	b.n	8005cac <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	015a      	lsls	r2, r3, #5
 8005c2e:	693b      	ldr	r3, [r7, #16]
 8005c30:	4413      	add	r3, r2
 8005c32:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c36:	689b      	ldr	r3, [r3, #8]
 8005c38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c40:	d134      	bne.n	8005cac <HCD_HC_IN_IRQHandler+0x190>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	015a      	lsls	r2, r3, #5
 8005c46:	693b      	ldr	r3, [r7, #16]
 8005c48:	4413      	add	r3, r2
 8005c4a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c4e:	68db      	ldr	r3, [r3, #12]
 8005c50:	68fa      	ldr	r2, [r7, #12]
 8005c52:	0151      	lsls	r1, r2, #5
 8005c54:	693a      	ldr	r2, [r7, #16]
 8005c56:	440a      	add	r2, r1
 8005c58:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005c5c:	f043 0302 	orr.w	r3, r3, #2
 8005c60:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	68fa      	ldr	r2, [r7, #12]
 8005c68:	b2d2      	uxtb	r2, r2
 8005c6a:	4611      	mov	r1, r2
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	f004 feb4 	bl	800a9da <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	015a      	lsls	r2, r3, #5
 8005c76:	693b      	ldr	r3, [r7, #16]
 8005c78:	4413      	add	r3, r2
 8005c7a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c7e:	461a      	mov	r2, r3
 8005c80:	2310      	movs	r3, #16
 8005c82:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8005c84:	6879      	ldr	r1, [r7, #4]
 8005c86:	68fa      	ldr	r2, [r7, #12]
 8005c88:	4613      	mov	r3, r2
 8005c8a:	009b      	lsls	r3, r3, #2
 8005c8c:	4413      	add	r3, r2
 8005c8e:	00db      	lsls	r3, r3, #3
 8005c90:	440b      	add	r3, r1
 8005c92:	335d      	adds	r3, #93	; 0x5d
 8005c94:	2208      	movs	r2, #8
 8005c96:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	015a      	lsls	r2, r3, #5
 8005c9c:	693b      	ldr	r3, [r7, #16]
 8005c9e:	4413      	add	r3, r2
 8005ca0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ca4:	461a      	mov	r2, r3
 8005ca6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005caa:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	015a      	lsls	r2, r3, #5
 8005cb0:	693b      	ldr	r3, [r7, #16]
 8005cb2:	4413      	add	r3, r2
 8005cb4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cb8:	689b      	ldr	r3, [r3, #8]
 8005cba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005cbe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005cc2:	d122      	bne.n	8005d0a <HCD_HC_IN_IRQHandler+0x1ee>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	015a      	lsls	r2, r3, #5
 8005cc8:	693b      	ldr	r3, [r7, #16]
 8005cca:	4413      	add	r3, r2
 8005ccc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cd0:	68db      	ldr	r3, [r3, #12]
 8005cd2:	68fa      	ldr	r2, [r7, #12]
 8005cd4:	0151      	lsls	r1, r2, #5
 8005cd6:	693a      	ldr	r2, [r7, #16]
 8005cd8:	440a      	add	r2, r1
 8005cda:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005cde:	f043 0302 	orr.w	r3, r3, #2
 8005ce2:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	68fa      	ldr	r2, [r7, #12]
 8005cea:	b2d2      	uxtb	r2, r2
 8005cec:	4611      	mov	r1, r2
 8005cee:	4618      	mov	r0, r3
 8005cf0:	f004 fe73 	bl	800a9da <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	015a      	lsls	r2, r3, #5
 8005cf8:	693b      	ldr	r3, [r7, #16]
 8005cfa:	4413      	add	r3, r2
 8005cfc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d00:	461a      	mov	r2, r3
 8005d02:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005d06:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8005d08:	e277      	b.n	80061fa <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	015a      	lsls	r2, r3, #5
 8005d0e:	693b      	ldr	r3, [r7, #16]
 8005d10:	4413      	add	r3, r2
 8005d12:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d16:	689b      	ldr	r3, [r3, #8]
 8005d18:	f003 0301 	and.w	r3, r3, #1
 8005d1c:	2b01      	cmp	r3, #1
 8005d1e:	f040 80a1 	bne.w	8005e64 <HCD_HC_IN_IRQHandler+0x348>
    hhcd->hc[ch_num].state = HC_XFRC;
 8005d22:	6879      	ldr	r1, [r7, #4]
 8005d24:	68fa      	ldr	r2, [r7, #12]
 8005d26:	4613      	mov	r3, r2
 8005d28:	009b      	lsls	r3, r3, #2
 8005d2a:	4413      	add	r3, r2
 8005d2c:	00db      	lsls	r3, r3, #3
 8005d2e:	440b      	add	r3, r1
 8005d30:	335d      	adds	r3, #93	; 0x5d
 8005d32:	2201      	movs	r2, #1
 8005d34:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8005d36:	6879      	ldr	r1, [r7, #4]
 8005d38:	68fa      	ldr	r2, [r7, #12]
 8005d3a:	4613      	mov	r3, r2
 8005d3c:	009b      	lsls	r3, r3, #2
 8005d3e:	4413      	add	r3, r2
 8005d40:	00db      	lsls	r3, r3, #3
 8005d42:	440b      	add	r3, r1
 8005d44:	3358      	adds	r3, #88	; 0x58
 8005d46:	2200      	movs	r2, #0
 8005d48:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	015a      	lsls	r2, r3, #5
 8005d4e:	693b      	ldr	r3, [r7, #16]
 8005d50:	4413      	add	r3, r2
 8005d52:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d56:	461a      	mov	r2, r3
 8005d58:	2301      	movs	r3, #1
 8005d5a:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8005d5c:	6879      	ldr	r1, [r7, #4]
 8005d5e:	68fa      	ldr	r2, [r7, #12]
 8005d60:	4613      	mov	r3, r2
 8005d62:	009b      	lsls	r3, r3, #2
 8005d64:	4413      	add	r3, r2
 8005d66:	00db      	lsls	r3, r3, #3
 8005d68:	440b      	add	r3, r1
 8005d6a:	333f      	adds	r3, #63	; 0x3f
 8005d6c:	781b      	ldrb	r3, [r3, #0]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d00a      	beq.n	8005d88 <HCD_HC_IN_IRQHandler+0x26c>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8005d72:	6879      	ldr	r1, [r7, #4]
 8005d74:	68fa      	ldr	r2, [r7, #12]
 8005d76:	4613      	mov	r3, r2
 8005d78:	009b      	lsls	r3, r3, #2
 8005d7a:	4413      	add	r3, r2
 8005d7c:	00db      	lsls	r3, r3, #3
 8005d7e:	440b      	add	r3, r1
 8005d80:	333f      	adds	r3, #63	; 0x3f
 8005d82:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8005d84:	2b02      	cmp	r3, #2
 8005d86:	d121      	bne.n	8005dcc <HCD_HC_IN_IRQHandler+0x2b0>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	015a      	lsls	r2, r3, #5
 8005d8c:	693b      	ldr	r3, [r7, #16]
 8005d8e:	4413      	add	r3, r2
 8005d90:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d94:	68db      	ldr	r3, [r3, #12]
 8005d96:	68fa      	ldr	r2, [r7, #12]
 8005d98:	0151      	lsls	r1, r2, #5
 8005d9a:	693a      	ldr	r2, [r7, #16]
 8005d9c:	440a      	add	r2, r1
 8005d9e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005da2:	f043 0302 	orr.w	r3, r3, #2
 8005da6:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	68fa      	ldr	r2, [r7, #12]
 8005dae:	b2d2      	uxtb	r2, r2
 8005db0:	4611      	mov	r1, r2
 8005db2:	4618      	mov	r0, r3
 8005db4:	f004 fe11 	bl	800a9da <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	015a      	lsls	r2, r3, #5
 8005dbc:	693b      	ldr	r3, [r7, #16]
 8005dbe:	4413      	add	r3, r2
 8005dc0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005dc4:	461a      	mov	r2, r3
 8005dc6:	2310      	movs	r3, #16
 8005dc8:	6093      	str	r3, [r2, #8]
 8005dca:	e034      	b.n	8005e36 <HCD_HC_IN_IRQHandler+0x31a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8005dcc:	6879      	ldr	r1, [r7, #4]
 8005dce:	68fa      	ldr	r2, [r7, #12]
 8005dd0:	4613      	mov	r3, r2
 8005dd2:	009b      	lsls	r3, r3, #2
 8005dd4:	4413      	add	r3, r2
 8005dd6:	00db      	lsls	r3, r3, #3
 8005dd8:	440b      	add	r3, r1
 8005dda:	333f      	adds	r3, #63	; 0x3f
 8005ddc:	781b      	ldrb	r3, [r3, #0]
 8005dde:	2b03      	cmp	r3, #3
 8005de0:	d129      	bne.n	8005e36 <HCD_HC_IN_IRQHandler+0x31a>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	015a      	lsls	r2, r3, #5
 8005de6:	693b      	ldr	r3, [r7, #16]
 8005de8:	4413      	add	r3, r2
 8005dea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	68fa      	ldr	r2, [r7, #12]
 8005df2:	0151      	lsls	r1, r2, #5
 8005df4:	693a      	ldr	r2, [r7, #16]
 8005df6:	440a      	add	r2, r1
 8005df8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005dfc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005e00:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8005e02:	6879      	ldr	r1, [r7, #4]
 8005e04:	68fa      	ldr	r2, [r7, #12]
 8005e06:	4613      	mov	r3, r2
 8005e08:	009b      	lsls	r3, r3, #2
 8005e0a:	4413      	add	r3, r2
 8005e0c:	00db      	lsls	r3, r3, #3
 8005e0e:	440b      	add	r3, r1
 8005e10:	335c      	adds	r3, #92	; 0x5c
 8005e12:	2201      	movs	r2, #1
 8005e14:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	b2d8      	uxtb	r0, r3
 8005e1a:	6879      	ldr	r1, [r7, #4]
 8005e1c:	68fa      	ldr	r2, [r7, #12]
 8005e1e:	4613      	mov	r3, r2
 8005e20:	009b      	lsls	r3, r3, #2
 8005e22:	4413      	add	r3, r2
 8005e24:	00db      	lsls	r3, r3, #3
 8005e26:	440b      	add	r3, r1
 8005e28:	335c      	adds	r3, #92	; 0x5c
 8005e2a:	781b      	ldrb	r3, [r3, #0]
 8005e2c:	461a      	mov	r2, r3
 8005e2e:	4601      	mov	r1, r0
 8005e30:	6878      	ldr	r0, [r7, #4]
 8005e32:	f006 f883 	bl	800bf3c <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 8005e36:	6879      	ldr	r1, [r7, #4]
 8005e38:	68fa      	ldr	r2, [r7, #12]
 8005e3a:	4613      	mov	r3, r2
 8005e3c:	009b      	lsls	r3, r3, #2
 8005e3e:	4413      	add	r3, r2
 8005e40:	00db      	lsls	r3, r3, #3
 8005e42:	440b      	add	r3, r1
 8005e44:	3350      	adds	r3, #80	; 0x50
 8005e46:	781b      	ldrb	r3, [r3, #0]
 8005e48:	f083 0301 	eor.w	r3, r3, #1
 8005e4c:	b2d8      	uxtb	r0, r3
 8005e4e:	6879      	ldr	r1, [r7, #4]
 8005e50:	68fa      	ldr	r2, [r7, #12]
 8005e52:	4613      	mov	r3, r2
 8005e54:	009b      	lsls	r3, r3, #2
 8005e56:	4413      	add	r3, r2
 8005e58:	00db      	lsls	r3, r3, #3
 8005e5a:	440b      	add	r3, r1
 8005e5c:	3350      	adds	r3, #80	; 0x50
 8005e5e:	4602      	mov	r2, r0
 8005e60:	701a      	strb	r2, [r3, #0]
}
 8005e62:	e1ca      	b.n	80061fa <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	015a      	lsls	r2, r3, #5
 8005e68:	693b      	ldr	r3, [r7, #16]
 8005e6a:	4413      	add	r3, r2
 8005e6c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e70:	689b      	ldr	r3, [r3, #8]
 8005e72:	f003 0302 	and.w	r3, r3, #2
 8005e76:	2b02      	cmp	r3, #2
 8005e78:	f040 80f1 	bne.w	800605e <HCD_HC_IN_IRQHandler+0x542>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	015a      	lsls	r2, r3, #5
 8005e80:	693b      	ldr	r3, [r7, #16]
 8005e82:	4413      	add	r3, r2
 8005e84:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e88:	68db      	ldr	r3, [r3, #12]
 8005e8a:	68fa      	ldr	r2, [r7, #12]
 8005e8c:	0151      	lsls	r1, r2, #5
 8005e8e:	693a      	ldr	r2, [r7, #16]
 8005e90:	440a      	add	r2, r1
 8005e92:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005e96:	f023 0302 	bic.w	r3, r3, #2
 8005e9a:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8005e9c:	6879      	ldr	r1, [r7, #4]
 8005e9e:	68fa      	ldr	r2, [r7, #12]
 8005ea0:	4613      	mov	r3, r2
 8005ea2:	009b      	lsls	r3, r3, #2
 8005ea4:	4413      	add	r3, r2
 8005ea6:	00db      	lsls	r3, r3, #3
 8005ea8:	440b      	add	r3, r1
 8005eaa:	335d      	adds	r3, #93	; 0x5d
 8005eac:	781b      	ldrb	r3, [r3, #0]
 8005eae:	2b01      	cmp	r3, #1
 8005eb0:	d10a      	bne.n	8005ec8 <HCD_HC_IN_IRQHandler+0x3ac>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8005eb2:	6879      	ldr	r1, [r7, #4]
 8005eb4:	68fa      	ldr	r2, [r7, #12]
 8005eb6:	4613      	mov	r3, r2
 8005eb8:	009b      	lsls	r3, r3, #2
 8005eba:	4413      	add	r3, r2
 8005ebc:	00db      	lsls	r3, r3, #3
 8005ebe:	440b      	add	r3, r1
 8005ec0:	335c      	adds	r3, #92	; 0x5c
 8005ec2:	2201      	movs	r2, #1
 8005ec4:	701a      	strb	r2, [r3, #0]
 8005ec6:	e0b0      	b.n	800602a <HCD_HC_IN_IRQHandler+0x50e>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8005ec8:	6879      	ldr	r1, [r7, #4]
 8005eca:	68fa      	ldr	r2, [r7, #12]
 8005ecc:	4613      	mov	r3, r2
 8005ece:	009b      	lsls	r3, r3, #2
 8005ed0:	4413      	add	r3, r2
 8005ed2:	00db      	lsls	r3, r3, #3
 8005ed4:	440b      	add	r3, r1
 8005ed6:	335d      	adds	r3, #93	; 0x5d
 8005ed8:	781b      	ldrb	r3, [r3, #0]
 8005eda:	2b05      	cmp	r3, #5
 8005edc:	d10a      	bne.n	8005ef4 <HCD_HC_IN_IRQHandler+0x3d8>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8005ede:	6879      	ldr	r1, [r7, #4]
 8005ee0:	68fa      	ldr	r2, [r7, #12]
 8005ee2:	4613      	mov	r3, r2
 8005ee4:	009b      	lsls	r3, r3, #2
 8005ee6:	4413      	add	r3, r2
 8005ee8:	00db      	lsls	r3, r3, #3
 8005eea:	440b      	add	r3, r1
 8005eec:	335c      	adds	r3, #92	; 0x5c
 8005eee:	2205      	movs	r2, #5
 8005ef0:	701a      	strb	r2, [r3, #0]
 8005ef2:	e09a      	b.n	800602a <HCD_HC_IN_IRQHandler+0x50e>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8005ef4:	6879      	ldr	r1, [r7, #4]
 8005ef6:	68fa      	ldr	r2, [r7, #12]
 8005ef8:	4613      	mov	r3, r2
 8005efa:	009b      	lsls	r3, r3, #2
 8005efc:	4413      	add	r3, r2
 8005efe:	00db      	lsls	r3, r3, #3
 8005f00:	440b      	add	r3, r1
 8005f02:	335d      	adds	r3, #93	; 0x5d
 8005f04:	781b      	ldrb	r3, [r3, #0]
 8005f06:	2b06      	cmp	r3, #6
 8005f08:	d00a      	beq.n	8005f20 <HCD_HC_IN_IRQHandler+0x404>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8005f0a:	6879      	ldr	r1, [r7, #4]
 8005f0c:	68fa      	ldr	r2, [r7, #12]
 8005f0e:	4613      	mov	r3, r2
 8005f10:	009b      	lsls	r3, r3, #2
 8005f12:	4413      	add	r3, r2
 8005f14:	00db      	lsls	r3, r3, #3
 8005f16:	440b      	add	r3, r1
 8005f18:	335d      	adds	r3, #93	; 0x5d
 8005f1a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8005f1c:	2b08      	cmp	r3, #8
 8005f1e:	d156      	bne.n	8005fce <HCD_HC_IN_IRQHandler+0x4b2>
      hhcd->hc[ch_num].ErrCnt++;
 8005f20:	6879      	ldr	r1, [r7, #4]
 8005f22:	68fa      	ldr	r2, [r7, #12]
 8005f24:	4613      	mov	r3, r2
 8005f26:	009b      	lsls	r3, r3, #2
 8005f28:	4413      	add	r3, r2
 8005f2a:	00db      	lsls	r3, r3, #3
 8005f2c:	440b      	add	r3, r1
 8005f2e:	3358      	adds	r3, #88	; 0x58
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	1c59      	adds	r1, r3, #1
 8005f34:	6878      	ldr	r0, [r7, #4]
 8005f36:	68fa      	ldr	r2, [r7, #12]
 8005f38:	4613      	mov	r3, r2
 8005f3a:	009b      	lsls	r3, r3, #2
 8005f3c:	4413      	add	r3, r2
 8005f3e:	00db      	lsls	r3, r3, #3
 8005f40:	4403      	add	r3, r0
 8005f42:	3358      	adds	r3, #88	; 0x58
 8005f44:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8005f46:	6879      	ldr	r1, [r7, #4]
 8005f48:	68fa      	ldr	r2, [r7, #12]
 8005f4a:	4613      	mov	r3, r2
 8005f4c:	009b      	lsls	r3, r3, #2
 8005f4e:	4413      	add	r3, r2
 8005f50:	00db      	lsls	r3, r3, #3
 8005f52:	440b      	add	r3, r1
 8005f54:	3358      	adds	r3, #88	; 0x58
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	2b03      	cmp	r3, #3
 8005f5a:	d914      	bls.n	8005f86 <HCD_HC_IN_IRQHandler+0x46a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8005f5c:	6879      	ldr	r1, [r7, #4]
 8005f5e:	68fa      	ldr	r2, [r7, #12]
 8005f60:	4613      	mov	r3, r2
 8005f62:	009b      	lsls	r3, r3, #2
 8005f64:	4413      	add	r3, r2
 8005f66:	00db      	lsls	r3, r3, #3
 8005f68:	440b      	add	r3, r1
 8005f6a:	3358      	adds	r3, #88	; 0x58
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8005f70:	6879      	ldr	r1, [r7, #4]
 8005f72:	68fa      	ldr	r2, [r7, #12]
 8005f74:	4613      	mov	r3, r2
 8005f76:	009b      	lsls	r3, r3, #2
 8005f78:	4413      	add	r3, r2
 8005f7a:	00db      	lsls	r3, r3, #3
 8005f7c:	440b      	add	r3, r1
 8005f7e:	335c      	adds	r3, #92	; 0x5c
 8005f80:	2204      	movs	r2, #4
 8005f82:	701a      	strb	r2, [r3, #0]
 8005f84:	e009      	b.n	8005f9a <HCD_HC_IN_IRQHandler+0x47e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8005f86:	6879      	ldr	r1, [r7, #4]
 8005f88:	68fa      	ldr	r2, [r7, #12]
 8005f8a:	4613      	mov	r3, r2
 8005f8c:	009b      	lsls	r3, r3, #2
 8005f8e:	4413      	add	r3, r2
 8005f90:	00db      	lsls	r3, r3, #3
 8005f92:	440b      	add	r3, r1
 8005f94:	335c      	adds	r3, #92	; 0x5c
 8005f96:	2202      	movs	r2, #2
 8005f98:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	015a      	lsls	r2, r3, #5
 8005f9e:	693b      	ldr	r3, [r7, #16]
 8005fa0:	4413      	add	r3, r2
 8005fa2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005faa:	68bb      	ldr	r3, [r7, #8]
 8005fac:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005fb0:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005fb2:	68bb      	ldr	r3, [r7, #8]
 8005fb4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005fb8:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	015a      	lsls	r2, r3, #5
 8005fbe:	693b      	ldr	r3, [r7, #16]
 8005fc0:	4413      	add	r3, r2
 8005fc2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005fc6:	461a      	mov	r2, r3
 8005fc8:	68bb      	ldr	r3, [r7, #8]
 8005fca:	6013      	str	r3, [r2, #0]
 8005fcc:	e02d      	b.n	800602a <HCD_HC_IN_IRQHandler+0x50e>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8005fce:	6879      	ldr	r1, [r7, #4]
 8005fd0:	68fa      	ldr	r2, [r7, #12]
 8005fd2:	4613      	mov	r3, r2
 8005fd4:	009b      	lsls	r3, r3, #2
 8005fd6:	4413      	add	r3, r2
 8005fd8:	00db      	lsls	r3, r3, #3
 8005fda:	440b      	add	r3, r1
 8005fdc:	335d      	adds	r3, #93	; 0x5d
 8005fde:	781b      	ldrb	r3, [r3, #0]
 8005fe0:	2b03      	cmp	r3, #3
 8005fe2:	d122      	bne.n	800602a <HCD_HC_IN_IRQHandler+0x50e>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8005fe4:	6879      	ldr	r1, [r7, #4]
 8005fe6:	68fa      	ldr	r2, [r7, #12]
 8005fe8:	4613      	mov	r3, r2
 8005fea:	009b      	lsls	r3, r3, #2
 8005fec:	4413      	add	r3, r2
 8005fee:	00db      	lsls	r3, r3, #3
 8005ff0:	440b      	add	r3, r1
 8005ff2:	335c      	adds	r3, #92	; 0x5c
 8005ff4:	2202      	movs	r2, #2
 8005ff6:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	015a      	lsls	r2, r3, #5
 8005ffc:	693b      	ldr	r3, [r7, #16]
 8005ffe:	4413      	add	r3, r2
 8006000:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006008:	68bb      	ldr	r3, [r7, #8]
 800600a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800600e:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006010:	68bb      	ldr	r3, [r7, #8]
 8006012:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006016:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	015a      	lsls	r2, r3, #5
 800601c:	693b      	ldr	r3, [r7, #16]
 800601e:	4413      	add	r3, r2
 8006020:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006024:	461a      	mov	r2, r3
 8006026:	68bb      	ldr	r3, [r7, #8]
 8006028:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	015a      	lsls	r2, r3, #5
 800602e:	693b      	ldr	r3, [r7, #16]
 8006030:	4413      	add	r3, r2
 8006032:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006036:	461a      	mov	r2, r3
 8006038:	2302      	movs	r3, #2
 800603a:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	b2d8      	uxtb	r0, r3
 8006040:	6879      	ldr	r1, [r7, #4]
 8006042:	68fa      	ldr	r2, [r7, #12]
 8006044:	4613      	mov	r3, r2
 8006046:	009b      	lsls	r3, r3, #2
 8006048:	4413      	add	r3, r2
 800604a:	00db      	lsls	r3, r3, #3
 800604c:	440b      	add	r3, r1
 800604e:	335c      	adds	r3, #92	; 0x5c
 8006050:	781b      	ldrb	r3, [r3, #0]
 8006052:	461a      	mov	r2, r3
 8006054:	4601      	mov	r1, r0
 8006056:	6878      	ldr	r0, [r7, #4]
 8006058:	f005 ff70 	bl	800bf3c <HAL_HCD_HC_NotifyURBChange_Callback>
}
 800605c:	e0cd      	b.n	80061fa <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	015a      	lsls	r2, r3, #5
 8006062:	693b      	ldr	r3, [r7, #16]
 8006064:	4413      	add	r3, r2
 8006066:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800606a:	689b      	ldr	r3, [r3, #8]
 800606c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006070:	2b80      	cmp	r3, #128	; 0x80
 8006072:	d13e      	bne.n	80060f2 <HCD_HC_IN_IRQHandler+0x5d6>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	015a      	lsls	r2, r3, #5
 8006078:	693b      	ldr	r3, [r7, #16]
 800607a:	4413      	add	r3, r2
 800607c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006080:	68db      	ldr	r3, [r3, #12]
 8006082:	68fa      	ldr	r2, [r7, #12]
 8006084:	0151      	lsls	r1, r2, #5
 8006086:	693a      	ldr	r2, [r7, #16]
 8006088:	440a      	add	r2, r1
 800608a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800608e:	f043 0302 	orr.w	r3, r3, #2
 8006092:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].ErrCnt++;
 8006094:	6879      	ldr	r1, [r7, #4]
 8006096:	68fa      	ldr	r2, [r7, #12]
 8006098:	4613      	mov	r3, r2
 800609a:	009b      	lsls	r3, r3, #2
 800609c:	4413      	add	r3, r2
 800609e:	00db      	lsls	r3, r3, #3
 80060a0:	440b      	add	r3, r1
 80060a2:	3358      	adds	r3, #88	; 0x58
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	1c59      	adds	r1, r3, #1
 80060a8:	6878      	ldr	r0, [r7, #4]
 80060aa:	68fa      	ldr	r2, [r7, #12]
 80060ac:	4613      	mov	r3, r2
 80060ae:	009b      	lsls	r3, r3, #2
 80060b0:	4413      	add	r3, r2
 80060b2:	00db      	lsls	r3, r3, #3
 80060b4:	4403      	add	r3, r0
 80060b6:	3358      	adds	r3, #88	; 0x58
 80060b8:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80060ba:	6879      	ldr	r1, [r7, #4]
 80060bc:	68fa      	ldr	r2, [r7, #12]
 80060be:	4613      	mov	r3, r2
 80060c0:	009b      	lsls	r3, r3, #2
 80060c2:	4413      	add	r3, r2
 80060c4:	00db      	lsls	r3, r3, #3
 80060c6:	440b      	add	r3, r1
 80060c8:	335d      	adds	r3, #93	; 0x5d
 80060ca:	2206      	movs	r2, #6
 80060cc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	68fa      	ldr	r2, [r7, #12]
 80060d4:	b2d2      	uxtb	r2, r2
 80060d6:	4611      	mov	r1, r2
 80060d8:	4618      	mov	r0, r3
 80060da:	f004 fc7e 	bl	800a9da <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	015a      	lsls	r2, r3, #5
 80060e2:	693b      	ldr	r3, [r7, #16]
 80060e4:	4413      	add	r3, r2
 80060e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060ea:	461a      	mov	r2, r3
 80060ec:	2380      	movs	r3, #128	; 0x80
 80060ee:	6093      	str	r3, [r2, #8]
}
 80060f0:	e083      	b.n	80061fa <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	015a      	lsls	r2, r3, #5
 80060f6:	693b      	ldr	r3, [r7, #16]
 80060f8:	4413      	add	r3, r2
 80060fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060fe:	689b      	ldr	r3, [r3, #8]
 8006100:	f003 0310 	and.w	r3, r3, #16
 8006104:	2b10      	cmp	r3, #16
 8006106:	d178      	bne.n	80061fa <HCD_HC_IN_IRQHandler+0x6de>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8006108:	6879      	ldr	r1, [r7, #4]
 800610a:	68fa      	ldr	r2, [r7, #12]
 800610c:	4613      	mov	r3, r2
 800610e:	009b      	lsls	r3, r3, #2
 8006110:	4413      	add	r3, r2
 8006112:	00db      	lsls	r3, r3, #3
 8006114:	440b      	add	r3, r1
 8006116:	333f      	adds	r3, #63	; 0x3f
 8006118:	781b      	ldrb	r3, [r3, #0]
 800611a:	2b03      	cmp	r3, #3
 800611c:	d122      	bne.n	8006164 <HCD_HC_IN_IRQHandler+0x648>
      hhcd->hc[ch_num].ErrCnt = 0U;
 800611e:	6879      	ldr	r1, [r7, #4]
 8006120:	68fa      	ldr	r2, [r7, #12]
 8006122:	4613      	mov	r3, r2
 8006124:	009b      	lsls	r3, r3, #2
 8006126:	4413      	add	r3, r2
 8006128:	00db      	lsls	r3, r3, #3
 800612a:	440b      	add	r3, r1
 800612c:	3358      	adds	r3, #88	; 0x58
 800612e:	2200      	movs	r2, #0
 8006130:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	015a      	lsls	r2, r3, #5
 8006136:	693b      	ldr	r3, [r7, #16]
 8006138:	4413      	add	r3, r2
 800613a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800613e:	68db      	ldr	r3, [r3, #12]
 8006140:	68fa      	ldr	r2, [r7, #12]
 8006142:	0151      	lsls	r1, r2, #5
 8006144:	693a      	ldr	r2, [r7, #16]
 8006146:	440a      	add	r2, r1
 8006148:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800614c:	f043 0302 	orr.w	r3, r3, #2
 8006150:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	68fa      	ldr	r2, [r7, #12]
 8006158:	b2d2      	uxtb	r2, r2
 800615a:	4611      	mov	r1, r2
 800615c:	4618      	mov	r0, r3
 800615e:	f004 fc3c 	bl	800a9da <USB_HC_Halt>
 8006162:	e041      	b.n	80061e8 <HCD_HC_IN_IRQHandler+0x6cc>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8006164:	6879      	ldr	r1, [r7, #4]
 8006166:	68fa      	ldr	r2, [r7, #12]
 8006168:	4613      	mov	r3, r2
 800616a:	009b      	lsls	r3, r3, #2
 800616c:	4413      	add	r3, r2
 800616e:	00db      	lsls	r3, r3, #3
 8006170:	440b      	add	r3, r1
 8006172:	333f      	adds	r3, #63	; 0x3f
 8006174:	781b      	ldrb	r3, [r3, #0]
 8006176:	2b00      	cmp	r3, #0
 8006178:	d00a      	beq.n	8006190 <HCD_HC_IN_IRQHandler+0x674>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 800617a:	6879      	ldr	r1, [r7, #4]
 800617c:	68fa      	ldr	r2, [r7, #12]
 800617e:	4613      	mov	r3, r2
 8006180:	009b      	lsls	r3, r3, #2
 8006182:	4413      	add	r3, r2
 8006184:	00db      	lsls	r3, r3, #3
 8006186:	440b      	add	r3, r1
 8006188:	333f      	adds	r3, #63	; 0x3f
 800618a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800618c:	2b02      	cmp	r3, #2
 800618e:	d12b      	bne.n	80061e8 <HCD_HC_IN_IRQHandler+0x6cc>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8006190:	6879      	ldr	r1, [r7, #4]
 8006192:	68fa      	ldr	r2, [r7, #12]
 8006194:	4613      	mov	r3, r2
 8006196:	009b      	lsls	r3, r3, #2
 8006198:	4413      	add	r3, r2
 800619a:	00db      	lsls	r3, r3, #3
 800619c:	440b      	add	r3, r1
 800619e:	3358      	adds	r3, #88	; 0x58
 80061a0:	2200      	movs	r2, #0
 80061a2:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].state = HC_NAK;
 80061a4:	6879      	ldr	r1, [r7, #4]
 80061a6:	68fa      	ldr	r2, [r7, #12]
 80061a8:	4613      	mov	r3, r2
 80061aa:	009b      	lsls	r3, r3, #2
 80061ac:	4413      	add	r3, r2
 80061ae:	00db      	lsls	r3, r3, #3
 80061b0:	440b      	add	r3, r1
 80061b2:	335d      	adds	r3, #93	; 0x5d
 80061b4:	2203      	movs	r2, #3
 80061b6:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	015a      	lsls	r2, r3, #5
 80061bc:	693b      	ldr	r3, [r7, #16]
 80061be:	4413      	add	r3, r2
 80061c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061c4:	68db      	ldr	r3, [r3, #12]
 80061c6:	68fa      	ldr	r2, [r7, #12]
 80061c8:	0151      	lsls	r1, r2, #5
 80061ca:	693a      	ldr	r2, [r7, #16]
 80061cc:	440a      	add	r2, r1
 80061ce:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80061d2:	f043 0302 	orr.w	r3, r3, #2
 80061d6:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	68fa      	ldr	r2, [r7, #12]
 80061de:	b2d2      	uxtb	r2, r2
 80061e0:	4611      	mov	r1, r2
 80061e2:	4618      	mov	r0, r3
 80061e4:	f004 fbf9 	bl	800a9da <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	015a      	lsls	r2, r3, #5
 80061ec:	693b      	ldr	r3, [r7, #16]
 80061ee:	4413      	add	r3, r2
 80061f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061f4:	461a      	mov	r2, r3
 80061f6:	2310      	movs	r3, #16
 80061f8:	6093      	str	r3, [r2, #8]
}
 80061fa:	bf00      	nop
 80061fc:	3718      	adds	r7, #24
 80061fe:	46bd      	mov	sp, r7
 8006200:	bd80      	pop	{r7, pc}

08006202 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8006202:	b580      	push	{r7, lr}
 8006204:	b086      	sub	sp, #24
 8006206:	af00      	add	r7, sp, #0
 8006208:	6078      	str	r0, [r7, #4]
 800620a:	460b      	mov	r3, r1
 800620c:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006214:	697b      	ldr	r3, [r7, #20]
 8006216:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8006218:	78fb      	ldrb	r3, [r7, #3]
 800621a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	015a      	lsls	r2, r3, #5
 8006220:	693b      	ldr	r3, [r7, #16]
 8006222:	4413      	add	r3, r2
 8006224:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006228:	689b      	ldr	r3, [r3, #8]
 800622a:	f003 0304 	and.w	r3, r3, #4
 800622e:	2b04      	cmp	r3, #4
 8006230:	d119      	bne.n	8006266 <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	015a      	lsls	r2, r3, #5
 8006236:	693b      	ldr	r3, [r7, #16]
 8006238:	4413      	add	r3, r2
 800623a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800623e:	461a      	mov	r2, r3
 8006240:	2304      	movs	r3, #4
 8006242:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	015a      	lsls	r2, r3, #5
 8006248:	693b      	ldr	r3, [r7, #16]
 800624a:	4413      	add	r3, r2
 800624c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006250:	68db      	ldr	r3, [r3, #12]
 8006252:	68fa      	ldr	r2, [r7, #12]
 8006254:	0151      	lsls	r1, r2, #5
 8006256:	693a      	ldr	r2, [r7, #16]
 8006258:	440a      	add	r2, r1
 800625a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800625e:	f043 0302 	orr.w	r3, r3, #2
 8006262:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8006264:	e31e      	b.n	80068a4 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	015a      	lsls	r2, r3, #5
 800626a:	693b      	ldr	r3, [r7, #16]
 800626c:	4413      	add	r3, r2
 800626e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006272:	689b      	ldr	r3, [r3, #8]
 8006274:	f003 0320 	and.w	r3, r3, #32
 8006278:	2b20      	cmp	r3, #32
 800627a:	d141      	bne.n	8006300 <HCD_HC_OUT_IRQHandler+0xfe>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	015a      	lsls	r2, r3, #5
 8006280:	693b      	ldr	r3, [r7, #16]
 8006282:	4413      	add	r3, r2
 8006284:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006288:	461a      	mov	r2, r3
 800628a:	2320      	movs	r3, #32
 800628c:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 800628e:	6879      	ldr	r1, [r7, #4]
 8006290:	68fa      	ldr	r2, [r7, #12]
 8006292:	4613      	mov	r3, r2
 8006294:	009b      	lsls	r3, r3, #2
 8006296:	4413      	add	r3, r2
 8006298:	00db      	lsls	r3, r3, #3
 800629a:	440b      	add	r3, r1
 800629c:	333d      	adds	r3, #61	; 0x3d
 800629e:	781b      	ldrb	r3, [r3, #0]
 80062a0:	2b01      	cmp	r3, #1
 80062a2:	f040 82ff 	bne.w	80068a4 <HCD_HC_OUT_IRQHandler+0x6a2>
      hhcd->hc[ch_num].do_ping = 0U;
 80062a6:	6879      	ldr	r1, [r7, #4]
 80062a8:	68fa      	ldr	r2, [r7, #12]
 80062aa:	4613      	mov	r3, r2
 80062ac:	009b      	lsls	r3, r3, #2
 80062ae:	4413      	add	r3, r2
 80062b0:	00db      	lsls	r3, r3, #3
 80062b2:	440b      	add	r3, r1
 80062b4:	333d      	adds	r3, #61	; 0x3d
 80062b6:	2200      	movs	r2, #0
 80062b8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80062ba:	6879      	ldr	r1, [r7, #4]
 80062bc:	68fa      	ldr	r2, [r7, #12]
 80062be:	4613      	mov	r3, r2
 80062c0:	009b      	lsls	r3, r3, #2
 80062c2:	4413      	add	r3, r2
 80062c4:	00db      	lsls	r3, r3, #3
 80062c6:	440b      	add	r3, r1
 80062c8:	335c      	adds	r3, #92	; 0x5c
 80062ca:	2202      	movs	r2, #2
 80062cc:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	015a      	lsls	r2, r3, #5
 80062d2:	693b      	ldr	r3, [r7, #16]
 80062d4:	4413      	add	r3, r2
 80062d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062da:	68db      	ldr	r3, [r3, #12]
 80062dc:	68fa      	ldr	r2, [r7, #12]
 80062de:	0151      	lsls	r1, r2, #5
 80062e0:	693a      	ldr	r2, [r7, #16]
 80062e2:	440a      	add	r2, r1
 80062e4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80062e8:	f043 0302 	orr.w	r3, r3, #2
 80062ec:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	68fa      	ldr	r2, [r7, #12]
 80062f4:	b2d2      	uxtb	r2, r2
 80062f6:	4611      	mov	r1, r2
 80062f8:	4618      	mov	r0, r3
 80062fa:	f004 fb6e 	bl	800a9da <USB_HC_Halt>
}
 80062fe:	e2d1      	b.n	80068a4 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	015a      	lsls	r2, r3, #5
 8006304:	693b      	ldr	r3, [r7, #16]
 8006306:	4413      	add	r3, r2
 8006308:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800630c:	689b      	ldr	r3, [r3, #8]
 800630e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006312:	2b40      	cmp	r3, #64	; 0x40
 8006314:	d13f      	bne.n	8006396 <HCD_HC_OUT_IRQHandler+0x194>
    hhcd->hc[ch_num].state = HC_NYET;
 8006316:	6879      	ldr	r1, [r7, #4]
 8006318:	68fa      	ldr	r2, [r7, #12]
 800631a:	4613      	mov	r3, r2
 800631c:	009b      	lsls	r3, r3, #2
 800631e:	4413      	add	r3, r2
 8006320:	00db      	lsls	r3, r3, #3
 8006322:	440b      	add	r3, r1
 8006324:	335d      	adds	r3, #93	; 0x5d
 8006326:	2204      	movs	r2, #4
 8006328:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 800632a:	6879      	ldr	r1, [r7, #4]
 800632c:	68fa      	ldr	r2, [r7, #12]
 800632e:	4613      	mov	r3, r2
 8006330:	009b      	lsls	r3, r3, #2
 8006332:	4413      	add	r3, r2
 8006334:	00db      	lsls	r3, r3, #3
 8006336:	440b      	add	r3, r1
 8006338:	333d      	adds	r3, #61	; 0x3d
 800633a:	2201      	movs	r2, #1
 800633c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800633e:	6879      	ldr	r1, [r7, #4]
 8006340:	68fa      	ldr	r2, [r7, #12]
 8006342:	4613      	mov	r3, r2
 8006344:	009b      	lsls	r3, r3, #2
 8006346:	4413      	add	r3, r2
 8006348:	00db      	lsls	r3, r3, #3
 800634a:	440b      	add	r3, r1
 800634c:	3358      	adds	r3, #88	; 0x58
 800634e:	2200      	movs	r2, #0
 8006350:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	015a      	lsls	r2, r3, #5
 8006356:	693b      	ldr	r3, [r7, #16]
 8006358:	4413      	add	r3, r2
 800635a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800635e:	68db      	ldr	r3, [r3, #12]
 8006360:	68fa      	ldr	r2, [r7, #12]
 8006362:	0151      	lsls	r1, r2, #5
 8006364:	693a      	ldr	r2, [r7, #16]
 8006366:	440a      	add	r2, r1
 8006368:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800636c:	f043 0302 	orr.w	r3, r3, #2
 8006370:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	68fa      	ldr	r2, [r7, #12]
 8006378:	b2d2      	uxtb	r2, r2
 800637a:	4611      	mov	r1, r2
 800637c:	4618      	mov	r0, r3
 800637e:	f004 fb2c 	bl	800a9da <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	015a      	lsls	r2, r3, #5
 8006386:	693b      	ldr	r3, [r7, #16]
 8006388:	4413      	add	r3, r2
 800638a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800638e:	461a      	mov	r2, r3
 8006390:	2340      	movs	r3, #64	; 0x40
 8006392:	6093      	str	r3, [r2, #8]
}
 8006394:	e286      	b.n	80068a4 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	015a      	lsls	r2, r3, #5
 800639a:	693b      	ldr	r3, [r7, #16]
 800639c:	4413      	add	r3, r2
 800639e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80063a2:	689b      	ldr	r3, [r3, #8]
 80063a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80063a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80063ac:	d122      	bne.n	80063f4 <HCD_HC_OUT_IRQHandler+0x1f2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	015a      	lsls	r2, r3, #5
 80063b2:	693b      	ldr	r3, [r7, #16]
 80063b4:	4413      	add	r3, r2
 80063b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80063ba:	68db      	ldr	r3, [r3, #12]
 80063bc:	68fa      	ldr	r2, [r7, #12]
 80063be:	0151      	lsls	r1, r2, #5
 80063c0:	693a      	ldr	r2, [r7, #16]
 80063c2:	440a      	add	r2, r1
 80063c4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80063c8:	f043 0302 	orr.w	r3, r3, #2
 80063cc:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	68fa      	ldr	r2, [r7, #12]
 80063d4:	b2d2      	uxtb	r2, r2
 80063d6:	4611      	mov	r1, r2
 80063d8:	4618      	mov	r0, r3
 80063da:	f004 fafe 	bl	800a9da <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	015a      	lsls	r2, r3, #5
 80063e2:	693b      	ldr	r3, [r7, #16]
 80063e4:	4413      	add	r3, r2
 80063e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80063ea:	461a      	mov	r2, r3
 80063ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80063f0:	6093      	str	r3, [r2, #8]
}
 80063f2:	e257      	b.n	80068a4 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	015a      	lsls	r2, r3, #5
 80063f8:	693b      	ldr	r3, [r7, #16]
 80063fa:	4413      	add	r3, r2
 80063fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006400:	689b      	ldr	r3, [r3, #8]
 8006402:	f003 0301 	and.w	r3, r3, #1
 8006406:	2b01      	cmp	r3, #1
 8006408:	d135      	bne.n	8006476 <HCD_HC_OUT_IRQHandler+0x274>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800640a:	6879      	ldr	r1, [r7, #4]
 800640c:	68fa      	ldr	r2, [r7, #12]
 800640e:	4613      	mov	r3, r2
 8006410:	009b      	lsls	r3, r3, #2
 8006412:	4413      	add	r3, r2
 8006414:	00db      	lsls	r3, r3, #3
 8006416:	440b      	add	r3, r1
 8006418:	3358      	adds	r3, #88	; 0x58
 800641a:	2200      	movs	r2, #0
 800641c:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	015a      	lsls	r2, r3, #5
 8006422:	693b      	ldr	r3, [r7, #16]
 8006424:	4413      	add	r3, r2
 8006426:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800642a:	68db      	ldr	r3, [r3, #12]
 800642c:	68fa      	ldr	r2, [r7, #12]
 800642e:	0151      	lsls	r1, r2, #5
 8006430:	693a      	ldr	r2, [r7, #16]
 8006432:	440a      	add	r2, r1
 8006434:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006438:	f043 0302 	orr.w	r3, r3, #2
 800643c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	68fa      	ldr	r2, [r7, #12]
 8006444:	b2d2      	uxtb	r2, r2
 8006446:	4611      	mov	r1, r2
 8006448:	4618      	mov	r0, r3
 800644a:	f004 fac6 	bl	800a9da <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	015a      	lsls	r2, r3, #5
 8006452:	693b      	ldr	r3, [r7, #16]
 8006454:	4413      	add	r3, r2
 8006456:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800645a:	461a      	mov	r2, r3
 800645c:	2301      	movs	r3, #1
 800645e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8006460:	6879      	ldr	r1, [r7, #4]
 8006462:	68fa      	ldr	r2, [r7, #12]
 8006464:	4613      	mov	r3, r2
 8006466:	009b      	lsls	r3, r3, #2
 8006468:	4413      	add	r3, r2
 800646a:	00db      	lsls	r3, r3, #3
 800646c:	440b      	add	r3, r1
 800646e:	335d      	adds	r3, #93	; 0x5d
 8006470:	2201      	movs	r2, #1
 8006472:	701a      	strb	r2, [r3, #0]
}
 8006474:	e216      	b.n	80068a4 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	015a      	lsls	r2, r3, #5
 800647a:	693b      	ldr	r3, [r7, #16]
 800647c:	4413      	add	r3, r2
 800647e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006482:	689b      	ldr	r3, [r3, #8]
 8006484:	f003 0308 	and.w	r3, r3, #8
 8006488:	2b08      	cmp	r3, #8
 800648a:	d12b      	bne.n	80064e4 <HCD_HC_OUT_IRQHandler+0x2e2>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	015a      	lsls	r2, r3, #5
 8006490:	693b      	ldr	r3, [r7, #16]
 8006492:	4413      	add	r3, r2
 8006494:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006498:	461a      	mov	r2, r3
 800649a:	2308      	movs	r3, #8
 800649c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	015a      	lsls	r2, r3, #5
 80064a2:	693b      	ldr	r3, [r7, #16]
 80064a4:	4413      	add	r3, r2
 80064a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064aa:	68db      	ldr	r3, [r3, #12]
 80064ac:	68fa      	ldr	r2, [r7, #12]
 80064ae:	0151      	lsls	r1, r2, #5
 80064b0:	693a      	ldr	r2, [r7, #16]
 80064b2:	440a      	add	r2, r1
 80064b4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80064b8:	f043 0302 	orr.w	r3, r3, #2
 80064bc:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	68fa      	ldr	r2, [r7, #12]
 80064c4:	b2d2      	uxtb	r2, r2
 80064c6:	4611      	mov	r1, r2
 80064c8:	4618      	mov	r0, r3
 80064ca:	f004 fa86 	bl	800a9da <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 80064ce:	6879      	ldr	r1, [r7, #4]
 80064d0:	68fa      	ldr	r2, [r7, #12]
 80064d2:	4613      	mov	r3, r2
 80064d4:	009b      	lsls	r3, r3, #2
 80064d6:	4413      	add	r3, r2
 80064d8:	00db      	lsls	r3, r3, #3
 80064da:	440b      	add	r3, r1
 80064dc:	335d      	adds	r3, #93	; 0x5d
 80064de:	2205      	movs	r2, #5
 80064e0:	701a      	strb	r2, [r3, #0]
}
 80064e2:	e1df      	b.n	80068a4 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	015a      	lsls	r2, r3, #5
 80064e8:	693b      	ldr	r3, [r7, #16]
 80064ea:	4413      	add	r3, r2
 80064ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064f0:	689b      	ldr	r3, [r3, #8]
 80064f2:	f003 0310 	and.w	r3, r3, #16
 80064f6:	2b10      	cmp	r3, #16
 80064f8:	d135      	bne.n	8006566 <HCD_HC_OUT_IRQHandler+0x364>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80064fa:	6879      	ldr	r1, [r7, #4]
 80064fc:	68fa      	ldr	r2, [r7, #12]
 80064fe:	4613      	mov	r3, r2
 8006500:	009b      	lsls	r3, r3, #2
 8006502:	4413      	add	r3, r2
 8006504:	00db      	lsls	r3, r3, #3
 8006506:	440b      	add	r3, r1
 8006508:	3358      	adds	r3, #88	; 0x58
 800650a:	2200      	movs	r2, #0
 800650c:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 800650e:	6879      	ldr	r1, [r7, #4]
 8006510:	68fa      	ldr	r2, [r7, #12]
 8006512:	4613      	mov	r3, r2
 8006514:	009b      	lsls	r3, r3, #2
 8006516:	4413      	add	r3, r2
 8006518:	00db      	lsls	r3, r3, #3
 800651a:	440b      	add	r3, r1
 800651c:	335d      	adds	r3, #93	; 0x5d
 800651e:	2203      	movs	r2, #3
 8006520:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	015a      	lsls	r2, r3, #5
 8006526:	693b      	ldr	r3, [r7, #16]
 8006528:	4413      	add	r3, r2
 800652a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800652e:	68db      	ldr	r3, [r3, #12]
 8006530:	68fa      	ldr	r2, [r7, #12]
 8006532:	0151      	lsls	r1, r2, #5
 8006534:	693a      	ldr	r2, [r7, #16]
 8006536:	440a      	add	r2, r1
 8006538:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800653c:	f043 0302 	orr.w	r3, r3, #2
 8006540:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	68fa      	ldr	r2, [r7, #12]
 8006548:	b2d2      	uxtb	r2, r2
 800654a:	4611      	mov	r1, r2
 800654c:	4618      	mov	r0, r3
 800654e:	f004 fa44 	bl	800a9da <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	015a      	lsls	r2, r3, #5
 8006556:	693b      	ldr	r3, [r7, #16]
 8006558:	4413      	add	r3, r2
 800655a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800655e:	461a      	mov	r2, r3
 8006560:	2310      	movs	r3, #16
 8006562:	6093      	str	r3, [r2, #8]
}
 8006564:	e19e      	b.n	80068a4 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	015a      	lsls	r2, r3, #5
 800656a:	693b      	ldr	r3, [r7, #16]
 800656c:	4413      	add	r3, r2
 800656e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006572:	689b      	ldr	r3, [r3, #8]
 8006574:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006578:	2b80      	cmp	r3, #128	; 0x80
 800657a:	d12b      	bne.n	80065d4 <HCD_HC_OUT_IRQHandler+0x3d2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	015a      	lsls	r2, r3, #5
 8006580:	693b      	ldr	r3, [r7, #16]
 8006582:	4413      	add	r3, r2
 8006584:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006588:	68db      	ldr	r3, [r3, #12]
 800658a:	68fa      	ldr	r2, [r7, #12]
 800658c:	0151      	lsls	r1, r2, #5
 800658e:	693a      	ldr	r2, [r7, #16]
 8006590:	440a      	add	r2, r1
 8006592:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006596:	f043 0302 	orr.w	r3, r3, #2
 800659a:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	68fa      	ldr	r2, [r7, #12]
 80065a2:	b2d2      	uxtb	r2, r2
 80065a4:	4611      	mov	r1, r2
 80065a6:	4618      	mov	r0, r3
 80065a8:	f004 fa17 	bl	800a9da <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 80065ac:	6879      	ldr	r1, [r7, #4]
 80065ae:	68fa      	ldr	r2, [r7, #12]
 80065b0:	4613      	mov	r3, r2
 80065b2:	009b      	lsls	r3, r3, #2
 80065b4:	4413      	add	r3, r2
 80065b6:	00db      	lsls	r3, r3, #3
 80065b8:	440b      	add	r3, r1
 80065ba:	335d      	adds	r3, #93	; 0x5d
 80065bc:	2206      	movs	r2, #6
 80065be:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	015a      	lsls	r2, r3, #5
 80065c4:	693b      	ldr	r3, [r7, #16]
 80065c6:	4413      	add	r3, r2
 80065c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065cc:	461a      	mov	r2, r3
 80065ce:	2380      	movs	r3, #128	; 0x80
 80065d0:	6093      	str	r3, [r2, #8]
}
 80065d2:	e167      	b.n	80068a4 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	015a      	lsls	r2, r3, #5
 80065d8:	693b      	ldr	r3, [r7, #16]
 80065da:	4413      	add	r3, r2
 80065dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065e0:	689b      	ldr	r3, [r3, #8]
 80065e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80065e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80065ea:	d135      	bne.n	8006658 <HCD_HC_OUT_IRQHandler+0x456>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	015a      	lsls	r2, r3, #5
 80065f0:	693b      	ldr	r3, [r7, #16]
 80065f2:	4413      	add	r3, r2
 80065f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065f8:	68db      	ldr	r3, [r3, #12]
 80065fa:	68fa      	ldr	r2, [r7, #12]
 80065fc:	0151      	lsls	r1, r2, #5
 80065fe:	693a      	ldr	r2, [r7, #16]
 8006600:	440a      	add	r2, r1
 8006602:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006606:	f043 0302 	orr.w	r3, r3, #2
 800660a:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	68fa      	ldr	r2, [r7, #12]
 8006612:	b2d2      	uxtb	r2, r2
 8006614:	4611      	mov	r1, r2
 8006616:	4618      	mov	r0, r3
 8006618:	f004 f9df 	bl	800a9da <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	015a      	lsls	r2, r3, #5
 8006620:	693b      	ldr	r3, [r7, #16]
 8006622:	4413      	add	r3, r2
 8006624:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006628:	461a      	mov	r2, r3
 800662a:	2310      	movs	r3, #16
 800662c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	015a      	lsls	r2, r3, #5
 8006632:	693b      	ldr	r3, [r7, #16]
 8006634:	4413      	add	r3, r2
 8006636:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800663a:	461a      	mov	r2, r3
 800663c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006640:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8006642:	6879      	ldr	r1, [r7, #4]
 8006644:	68fa      	ldr	r2, [r7, #12]
 8006646:	4613      	mov	r3, r2
 8006648:	009b      	lsls	r3, r3, #2
 800664a:	4413      	add	r3, r2
 800664c:	00db      	lsls	r3, r3, #3
 800664e:	440b      	add	r3, r1
 8006650:	335d      	adds	r3, #93	; 0x5d
 8006652:	2208      	movs	r2, #8
 8006654:	701a      	strb	r2, [r3, #0]
}
 8006656:	e125      	b.n	80068a4 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	015a      	lsls	r2, r3, #5
 800665c:	693b      	ldr	r3, [r7, #16]
 800665e:	4413      	add	r3, r2
 8006660:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006664:	689b      	ldr	r3, [r3, #8]
 8006666:	f003 0302 	and.w	r3, r3, #2
 800666a:	2b02      	cmp	r3, #2
 800666c:	f040 811a 	bne.w	80068a4 <HCD_HC_OUT_IRQHandler+0x6a2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	015a      	lsls	r2, r3, #5
 8006674:	693b      	ldr	r3, [r7, #16]
 8006676:	4413      	add	r3, r2
 8006678:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800667c:	68db      	ldr	r3, [r3, #12]
 800667e:	68fa      	ldr	r2, [r7, #12]
 8006680:	0151      	lsls	r1, r2, #5
 8006682:	693a      	ldr	r2, [r7, #16]
 8006684:	440a      	add	r2, r1
 8006686:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800668a:	f023 0302 	bic.w	r3, r3, #2
 800668e:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8006690:	6879      	ldr	r1, [r7, #4]
 8006692:	68fa      	ldr	r2, [r7, #12]
 8006694:	4613      	mov	r3, r2
 8006696:	009b      	lsls	r3, r3, #2
 8006698:	4413      	add	r3, r2
 800669a:	00db      	lsls	r3, r3, #3
 800669c:	440b      	add	r3, r1
 800669e:	335d      	adds	r3, #93	; 0x5d
 80066a0:	781b      	ldrb	r3, [r3, #0]
 80066a2:	2b01      	cmp	r3, #1
 80066a4:	d137      	bne.n	8006716 <HCD_HC_OUT_IRQHandler+0x514>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80066a6:	6879      	ldr	r1, [r7, #4]
 80066a8:	68fa      	ldr	r2, [r7, #12]
 80066aa:	4613      	mov	r3, r2
 80066ac:	009b      	lsls	r3, r3, #2
 80066ae:	4413      	add	r3, r2
 80066b0:	00db      	lsls	r3, r3, #3
 80066b2:	440b      	add	r3, r1
 80066b4:	335c      	adds	r3, #92	; 0x5c
 80066b6:	2201      	movs	r2, #1
 80066b8:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80066ba:	6879      	ldr	r1, [r7, #4]
 80066bc:	68fa      	ldr	r2, [r7, #12]
 80066be:	4613      	mov	r3, r2
 80066c0:	009b      	lsls	r3, r3, #2
 80066c2:	4413      	add	r3, r2
 80066c4:	00db      	lsls	r3, r3, #3
 80066c6:	440b      	add	r3, r1
 80066c8:	333f      	adds	r3, #63	; 0x3f
 80066ca:	781b      	ldrb	r3, [r3, #0]
 80066cc:	2b02      	cmp	r3, #2
 80066ce:	d00b      	beq.n	80066e8 <HCD_HC_OUT_IRQHandler+0x4e6>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 80066d0:	6879      	ldr	r1, [r7, #4]
 80066d2:	68fa      	ldr	r2, [r7, #12]
 80066d4:	4613      	mov	r3, r2
 80066d6:	009b      	lsls	r3, r3, #2
 80066d8:	4413      	add	r3, r2
 80066da:	00db      	lsls	r3, r3, #3
 80066dc:	440b      	add	r3, r1
 80066de:	333f      	adds	r3, #63	; 0x3f
 80066e0:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80066e2:	2b03      	cmp	r3, #3
 80066e4:	f040 80c5 	bne.w	8006872 <HCD_HC_OUT_IRQHandler+0x670>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 80066e8:	6879      	ldr	r1, [r7, #4]
 80066ea:	68fa      	ldr	r2, [r7, #12]
 80066ec:	4613      	mov	r3, r2
 80066ee:	009b      	lsls	r3, r3, #2
 80066f0:	4413      	add	r3, r2
 80066f2:	00db      	lsls	r3, r3, #3
 80066f4:	440b      	add	r3, r1
 80066f6:	3351      	adds	r3, #81	; 0x51
 80066f8:	781b      	ldrb	r3, [r3, #0]
 80066fa:	f083 0301 	eor.w	r3, r3, #1
 80066fe:	b2d8      	uxtb	r0, r3
 8006700:	6879      	ldr	r1, [r7, #4]
 8006702:	68fa      	ldr	r2, [r7, #12]
 8006704:	4613      	mov	r3, r2
 8006706:	009b      	lsls	r3, r3, #2
 8006708:	4413      	add	r3, r2
 800670a:	00db      	lsls	r3, r3, #3
 800670c:	440b      	add	r3, r1
 800670e:	3351      	adds	r3, #81	; 0x51
 8006710:	4602      	mov	r2, r0
 8006712:	701a      	strb	r2, [r3, #0]
 8006714:	e0ad      	b.n	8006872 <HCD_HC_OUT_IRQHandler+0x670>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8006716:	6879      	ldr	r1, [r7, #4]
 8006718:	68fa      	ldr	r2, [r7, #12]
 800671a:	4613      	mov	r3, r2
 800671c:	009b      	lsls	r3, r3, #2
 800671e:	4413      	add	r3, r2
 8006720:	00db      	lsls	r3, r3, #3
 8006722:	440b      	add	r3, r1
 8006724:	335d      	adds	r3, #93	; 0x5d
 8006726:	781b      	ldrb	r3, [r3, #0]
 8006728:	2b03      	cmp	r3, #3
 800672a:	d10a      	bne.n	8006742 <HCD_HC_OUT_IRQHandler+0x540>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800672c:	6879      	ldr	r1, [r7, #4]
 800672e:	68fa      	ldr	r2, [r7, #12]
 8006730:	4613      	mov	r3, r2
 8006732:	009b      	lsls	r3, r3, #2
 8006734:	4413      	add	r3, r2
 8006736:	00db      	lsls	r3, r3, #3
 8006738:	440b      	add	r3, r1
 800673a:	335c      	adds	r3, #92	; 0x5c
 800673c:	2202      	movs	r2, #2
 800673e:	701a      	strb	r2, [r3, #0]
 8006740:	e097      	b.n	8006872 <HCD_HC_OUT_IRQHandler+0x670>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8006742:	6879      	ldr	r1, [r7, #4]
 8006744:	68fa      	ldr	r2, [r7, #12]
 8006746:	4613      	mov	r3, r2
 8006748:	009b      	lsls	r3, r3, #2
 800674a:	4413      	add	r3, r2
 800674c:	00db      	lsls	r3, r3, #3
 800674e:	440b      	add	r3, r1
 8006750:	335d      	adds	r3, #93	; 0x5d
 8006752:	781b      	ldrb	r3, [r3, #0]
 8006754:	2b04      	cmp	r3, #4
 8006756:	d10a      	bne.n	800676e <HCD_HC_OUT_IRQHandler+0x56c>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8006758:	6879      	ldr	r1, [r7, #4]
 800675a:	68fa      	ldr	r2, [r7, #12]
 800675c:	4613      	mov	r3, r2
 800675e:	009b      	lsls	r3, r3, #2
 8006760:	4413      	add	r3, r2
 8006762:	00db      	lsls	r3, r3, #3
 8006764:	440b      	add	r3, r1
 8006766:	335c      	adds	r3, #92	; 0x5c
 8006768:	2202      	movs	r2, #2
 800676a:	701a      	strb	r2, [r3, #0]
 800676c:	e081      	b.n	8006872 <HCD_HC_OUT_IRQHandler+0x670>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 800676e:	6879      	ldr	r1, [r7, #4]
 8006770:	68fa      	ldr	r2, [r7, #12]
 8006772:	4613      	mov	r3, r2
 8006774:	009b      	lsls	r3, r3, #2
 8006776:	4413      	add	r3, r2
 8006778:	00db      	lsls	r3, r3, #3
 800677a:	440b      	add	r3, r1
 800677c:	335d      	adds	r3, #93	; 0x5d
 800677e:	781b      	ldrb	r3, [r3, #0]
 8006780:	2b05      	cmp	r3, #5
 8006782:	d10a      	bne.n	800679a <HCD_HC_OUT_IRQHandler+0x598>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8006784:	6879      	ldr	r1, [r7, #4]
 8006786:	68fa      	ldr	r2, [r7, #12]
 8006788:	4613      	mov	r3, r2
 800678a:	009b      	lsls	r3, r3, #2
 800678c:	4413      	add	r3, r2
 800678e:	00db      	lsls	r3, r3, #3
 8006790:	440b      	add	r3, r1
 8006792:	335c      	adds	r3, #92	; 0x5c
 8006794:	2205      	movs	r2, #5
 8006796:	701a      	strb	r2, [r3, #0]
 8006798:	e06b      	b.n	8006872 <HCD_HC_OUT_IRQHandler+0x670>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800679a:	6879      	ldr	r1, [r7, #4]
 800679c:	68fa      	ldr	r2, [r7, #12]
 800679e:	4613      	mov	r3, r2
 80067a0:	009b      	lsls	r3, r3, #2
 80067a2:	4413      	add	r3, r2
 80067a4:	00db      	lsls	r3, r3, #3
 80067a6:	440b      	add	r3, r1
 80067a8:	335d      	adds	r3, #93	; 0x5d
 80067aa:	781b      	ldrb	r3, [r3, #0]
 80067ac:	2b06      	cmp	r3, #6
 80067ae:	d00a      	beq.n	80067c6 <HCD_HC_OUT_IRQHandler+0x5c4>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80067b0:	6879      	ldr	r1, [r7, #4]
 80067b2:	68fa      	ldr	r2, [r7, #12]
 80067b4:	4613      	mov	r3, r2
 80067b6:	009b      	lsls	r3, r3, #2
 80067b8:	4413      	add	r3, r2
 80067ba:	00db      	lsls	r3, r3, #3
 80067bc:	440b      	add	r3, r1
 80067be:	335d      	adds	r3, #93	; 0x5d
 80067c0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80067c2:	2b08      	cmp	r3, #8
 80067c4:	d155      	bne.n	8006872 <HCD_HC_OUT_IRQHandler+0x670>
      hhcd->hc[ch_num].ErrCnt++;
 80067c6:	6879      	ldr	r1, [r7, #4]
 80067c8:	68fa      	ldr	r2, [r7, #12]
 80067ca:	4613      	mov	r3, r2
 80067cc:	009b      	lsls	r3, r3, #2
 80067ce:	4413      	add	r3, r2
 80067d0:	00db      	lsls	r3, r3, #3
 80067d2:	440b      	add	r3, r1
 80067d4:	3358      	adds	r3, #88	; 0x58
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	1c59      	adds	r1, r3, #1
 80067da:	6878      	ldr	r0, [r7, #4]
 80067dc:	68fa      	ldr	r2, [r7, #12]
 80067de:	4613      	mov	r3, r2
 80067e0:	009b      	lsls	r3, r3, #2
 80067e2:	4413      	add	r3, r2
 80067e4:	00db      	lsls	r3, r3, #3
 80067e6:	4403      	add	r3, r0
 80067e8:	3358      	adds	r3, #88	; 0x58
 80067ea:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 80067ec:	6879      	ldr	r1, [r7, #4]
 80067ee:	68fa      	ldr	r2, [r7, #12]
 80067f0:	4613      	mov	r3, r2
 80067f2:	009b      	lsls	r3, r3, #2
 80067f4:	4413      	add	r3, r2
 80067f6:	00db      	lsls	r3, r3, #3
 80067f8:	440b      	add	r3, r1
 80067fa:	3358      	adds	r3, #88	; 0x58
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	2b03      	cmp	r3, #3
 8006800:	d914      	bls.n	800682c <HCD_HC_OUT_IRQHandler+0x62a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8006802:	6879      	ldr	r1, [r7, #4]
 8006804:	68fa      	ldr	r2, [r7, #12]
 8006806:	4613      	mov	r3, r2
 8006808:	009b      	lsls	r3, r3, #2
 800680a:	4413      	add	r3, r2
 800680c:	00db      	lsls	r3, r3, #3
 800680e:	440b      	add	r3, r1
 8006810:	3358      	adds	r3, #88	; 0x58
 8006812:	2200      	movs	r2, #0
 8006814:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8006816:	6879      	ldr	r1, [r7, #4]
 8006818:	68fa      	ldr	r2, [r7, #12]
 800681a:	4613      	mov	r3, r2
 800681c:	009b      	lsls	r3, r3, #2
 800681e:	4413      	add	r3, r2
 8006820:	00db      	lsls	r3, r3, #3
 8006822:	440b      	add	r3, r1
 8006824:	335c      	adds	r3, #92	; 0x5c
 8006826:	2204      	movs	r2, #4
 8006828:	701a      	strb	r2, [r3, #0]
 800682a:	e009      	b.n	8006840 <HCD_HC_OUT_IRQHandler+0x63e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800682c:	6879      	ldr	r1, [r7, #4]
 800682e:	68fa      	ldr	r2, [r7, #12]
 8006830:	4613      	mov	r3, r2
 8006832:	009b      	lsls	r3, r3, #2
 8006834:	4413      	add	r3, r2
 8006836:	00db      	lsls	r3, r3, #3
 8006838:	440b      	add	r3, r1
 800683a:	335c      	adds	r3, #92	; 0x5c
 800683c:	2202      	movs	r2, #2
 800683e:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	015a      	lsls	r2, r3, #5
 8006844:	693b      	ldr	r3, [r7, #16]
 8006846:	4413      	add	r3, r2
 8006848:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006850:	68bb      	ldr	r3, [r7, #8]
 8006852:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006856:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006858:	68bb      	ldr	r3, [r7, #8]
 800685a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800685e:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	015a      	lsls	r2, r3, #5
 8006864:	693b      	ldr	r3, [r7, #16]
 8006866:	4413      	add	r3, r2
 8006868:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800686c:	461a      	mov	r2, r3
 800686e:	68bb      	ldr	r3, [r7, #8]
 8006870:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	015a      	lsls	r2, r3, #5
 8006876:	693b      	ldr	r3, [r7, #16]
 8006878:	4413      	add	r3, r2
 800687a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800687e:	461a      	mov	r2, r3
 8006880:	2302      	movs	r3, #2
 8006882:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	b2d8      	uxtb	r0, r3
 8006888:	6879      	ldr	r1, [r7, #4]
 800688a:	68fa      	ldr	r2, [r7, #12]
 800688c:	4613      	mov	r3, r2
 800688e:	009b      	lsls	r3, r3, #2
 8006890:	4413      	add	r3, r2
 8006892:	00db      	lsls	r3, r3, #3
 8006894:	440b      	add	r3, r1
 8006896:	335c      	adds	r3, #92	; 0x5c
 8006898:	781b      	ldrb	r3, [r3, #0]
 800689a:	461a      	mov	r2, r3
 800689c:	4601      	mov	r1, r0
 800689e:	6878      	ldr	r0, [r7, #4]
 80068a0:	f005 fb4c 	bl	800bf3c <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80068a4:	bf00      	nop
 80068a6:	3718      	adds	r7, #24
 80068a8:	46bd      	mov	sp, r7
 80068aa:	bd80      	pop	{r7, pc}

080068ac <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80068ac:	b580      	push	{r7, lr}
 80068ae:	b08a      	sub	sp, #40	; 0x28
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068bc:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	6a1b      	ldr	r3, [r3, #32]
 80068c4:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 80068c6:	69fb      	ldr	r3, [r7, #28]
 80068c8:	f003 030f 	and.w	r3, r3, #15
 80068cc:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80068ce:	69fb      	ldr	r3, [r7, #28]
 80068d0:	0c5b      	lsrs	r3, r3, #17
 80068d2:	f003 030f 	and.w	r3, r3, #15
 80068d6:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80068d8:	69fb      	ldr	r3, [r7, #28]
 80068da:	091b      	lsrs	r3, r3, #4
 80068dc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80068e0:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80068e2:	697b      	ldr	r3, [r7, #20]
 80068e4:	2b02      	cmp	r3, #2
 80068e6:	d003      	beq.n	80068f0 <HCD_RXQLVL_IRQHandler+0x44>
 80068e8:	2b05      	cmp	r3, #5
 80068ea:	f000 8082 	beq.w	80069f2 <HCD_RXQLVL_IRQHandler+0x146>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80068ee:	e083      	b.n	80069f8 <HCD_RXQLVL_IRQHandler+0x14c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 80068f0:	693b      	ldr	r3, [r7, #16]
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d07f      	beq.n	80069f6 <HCD_RXQLVL_IRQHandler+0x14a>
 80068f6:	6879      	ldr	r1, [r7, #4]
 80068f8:	69ba      	ldr	r2, [r7, #24]
 80068fa:	4613      	mov	r3, r2
 80068fc:	009b      	lsls	r3, r3, #2
 80068fe:	4413      	add	r3, r2
 8006900:	00db      	lsls	r3, r3, #3
 8006902:	440b      	add	r3, r1
 8006904:	3344      	adds	r3, #68	; 0x44
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	2b00      	cmp	r3, #0
 800690a:	d074      	beq.n	80069f6 <HCD_RXQLVL_IRQHandler+0x14a>
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	6818      	ldr	r0, [r3, #0]
 8006910:	6879      	ldr	r1, [r7, #4]
 8006912:	69ba      	ldr	r2, [r7, #24]
 8006914:	4613      	mov	r3, r2
 8006916:	009b      	lsls	r3, r3, #2
 8006918:	4413      	add	r3, r2
 800691a:	00db      	lsls	r3, r3, #3
 800691c:	440b      	add	r3, r1
 800691e:	3344      	adds	r3, #68	; 0x44
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	693a      	ldr	r2, [r7, #16]
 8006924:	b292      	uxth	r2, r2
 8006926:	4619      	mov	r1, r3
 8006928:	f003 fcd3 	bl	800a2d2 <USB_ReadPacket>
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 800692c:	6879      	ldr	r1, [r7, #4]
 800692e:	69ba      	ldr	r2, [r7, #24]
 8006930:	4613      	mov	r3, r2
 8006932:	009b      	lsls	r3, r3, #2
 8006934:	4413      	add	r3, r2
 8006936:	00db      	lsls	r3, r3, #3
 8006938:	440b      	add	r3, r1
 800693a:	3344      	adds	r3, #68	; 0x44
 800693c:	681a      	ldr	r2, [r3, #0]
 800693e:	693b      	ldr	r3, [r7, #16]
 8006940:	18d1      	adds	r1, r2, r3
 8006942:	6878      	ldr	r0, [r7, #4]
 8006944:	69ba      	ldr	r2, [r7, #24]
 8006946:	4613      	mov	r3, r2
 8006948:	009b      	lsls	r3, r3, #2
 800694a:	4413      	add	r3, r2
 800694c:	00db      	lsls	r3, r3, #3
 800694e:	4403      	add	r3, r0
 8006950:	3344      	adds	r3, #68	; 0x44
 8006952:	6019      	str	r1, [r3, #0]
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 8006954:	6879      	ldr	r1, [r7, #4]
 8006956:	69ba      	ldr	r2, [r7, #24]
 8006958:	4613      	mov	r3, r2
 800695a:	009b      	lsls	r3, r3, #2
 800695c:	4413      	add	r3, r2
 800695e:	00db      	lsls	r3, r3, #3
 8006960:	440b      	add	r3, r1
 8006962:	334c      	adds	r3, #76	; 0x4c
 8006964:	681a      	ldr	r2, [r3, #0]
 8006966:	693b      	ldr	r3, [r7, #16]
 8006968:	18d1      	adds	r1, r2, r3
 800696a:	6878      	ldr	r0, [r7, #4]
 800696c:	69ba      	ldr	r2, [r7, #24]
 800696e:	4613      	mov	r3, r2
 8006970:	009b      	lsls	r3, r3, #2
 8006972:	4413      	add	r3, r2
 8006974:	00db      	lsls	r3, r3, #3
 8006976:	4403      	add	r3, r0
 8006978:	334c      	adds	r3, #76	; 0x4c
 800697a:	6019      	str	r1, [r3, #0]
        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 800697c:	69bb      	ldr	r3, [r7, #24]
 800697e:	015a      	lsls	r2, r3, #5
 8006980:	6a3b      	ldr	r3, [r7, #32]
 8006982:	4413      	add	r3, r2
 8006984:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006988:	691a      	ldr	r2, [r3, #16]
 800698a:	4b1d      	ldr	r3, [pc, #116]	; (8006a00 <HCD_RXQLVL_IRQHandler+0x154>)
 800698c:	4013      	ands	r3, r2
 800698e:	2b00      	cmp	r3, #0
 8006990:	d031      	beq.n	80069f6 <HCD_RXQLVL_IRQHandler+0x14a>
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006992:	69bb      	ldr	r3, [r7, #24]
 8006994:	015a      	lsls	r2, r3, #5
 8006996:	6a3b      	ldr	r3, [r7, #32]
 8006998:	4413      	add	r3, r2
 800699a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80069a8:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80069b0:	60fb      	str	r3, [r7, #12]
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 80069b2:	69bb      	ldr	r3, [r7, #24]
 80069b4:	015a      	lsls	r2, r3, #5
 80069b6:	6a3b      	ldr	r3, [r7, #32]
 80069b8:	4413      	add	r3, r2
 80069ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80069be:	461a      	mov	r2, r3
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	6013      	str	r3, [r2, #0]
          hhcd->hc[ch_num].toggle_in ^= 1U;
 80069c4:	6879      	ldr	r1, [r7, #4]
 80069c6:	69ba      	ldr	r2, [r7, #24]
 80069c8:	4613      	mov	r3, r2
 80069ca:	009b      	lsls	r3, r3, #2
 80069cc:	4413      	add	r3, r2
 80069ce:	00db      	lsls	r3, r3, #3
 80069d0:	440b      	add	r3, r1
 80069d2:	3350      	adds	r3, #80	; 0x50
 80069d4:	781b      	ldrb	r3, [r3, #0]
 80069d6:	f083 0301 	eor.w	r3, r3, #1
 80069da:	b2d8      	uxtb	r0, r3
 80069dc:	6879      	ldr	r1, [r7, #4]
 80069de:	69ba      	ldr	r2, [r7, #24]
 80069e0:	4613      	mov	r3, r2
 80069e2:	009b      	lsls	r3, r3, #2
 80069e4:	4413      	add	r3, r2
 80069e6:	00db      	lsls	r3, r3, #3
 80069e8:	440b      	add	r3, r1
 80069ea:	3350      	adds	r3, #80	; 0x50
 80069ec:	4602      	mov	r2, r0
 80069ee:	701a      	strb	r2, [r3, #0]
      break;
 80069f0:	e001      	b.n	80069f6 <HCD_RXQLVL_IRQHandler+0x14a>
      break;
 80069f2:	bf00      	nop
 80069f4:	e000      	b.n	80069f8 <HCD_RXQLVL_IRQHandler+0x14c>
      break;
 80069f6:	bf00      	nop
  }
}
 80069f8:	bf00      	nop
 80069fa:	3728      	adds	r7, #40	; 0x28
 80069fc:	46bd      	mov	sp, r7
 80069fe:	bd80      	pop	{r7, pc}
 8006a00:	1ff80000 	.word	0x1ff80000

08006a04 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8006a04:	b580      	push	{r7, lr}
 8006a06:	b086      	sub	sp, #24
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a12:	697b      	ldr	r3, [r7, #20]
 8006a14:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8006a16:	693b      	ldr	r3, [r7, #16]
 8006a18:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8006a20:	693b      	ldr	r3, [r7, #16]
 8006a22:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8006a2a:	68bb      	ldr	r3, [r7, #8]
 8006a2c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8006a30:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	f003 0302 	and.w	r3, r3, #2
 8006a38:	2b02      	cmp	r3, #2
 8006a3a:	d113      	bne.n	8006a64 <HCD_Port_IRQHandler+0x60>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	f003 0301 	and.w	r3, r3, #1
 8006a42:	2b01      	cmp	r3, #1
 8006a44:	d10a      	bne.n	8006a5c <HCD_Port_IRQHandler+0x58>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	699a      	ldr	r2, [r3, #24]
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8006a54:	619a      	str	r2, [r3, #24]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8006a56:	6878      	ldr	r0, [r7, #4]
 8006a58:	f005 fa54 	bl	800bf04 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 8006a5c:	68bb      	ldr	r3, [r7, #8]
 8006a5e:	f043 0302 	orr.w	r3, r3, #2
 8006a62:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	f003 0308 	and.w	r3, r3, #8
 8006a6a:	2b08      	cmp	r3, #8
 8006a6c:	d147      	bne.n	8006afe <HCD_Port_IRQHandler+0xfa>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8006a6e:	68bb      	ldr	r3, [r7, #8]
 8006a70:	f043 0308 	orr.w	r3, r3, #8
 8006a74:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	f003 0304 	and.w	r3, r3, #4
 8006a7c:	2b04      	cmp	r3, #4
 8006a7e:	d129      	bne.n	8006ad4 <HCD_Port_IRQHandler+0xd0>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	699b      	ldr	r3, [r3, #24]
 8006a84:	2b02      	cmp	r3, #2
 8006a86:	d113      	bne.n	8006ab0 <HCD_Port_IRQHandler+0xac>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8006a8e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006a92:	d106      	bne.n	8006aa2 <HCD_Port_IRQHandler+0x9e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	2102      	movs	r1, #2
 8006a9a:	4618      	mov	r0, r3
 8006a9c:	f003 fd16 	bl	800a4cc <USB_InitFSLSPClkSel>
 8006aa0:	e011      	b.n	8006ac6 <HCD_Port_IRQHandler+0xc2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	2101      	movs	r1, #1
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	f003 fd0f 	bl	800a4cc <USB_InitFSLSPClkSel>
 8006aae:	e00a      	b.n	8006ac6 <HCD_Port_IRQHandler+0xc2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	68db      	ldr	r3, [r3, #12]
 8006ab4:	2b01      	cmp	r3, #1
 8006ab6:	d106      	bne.n	8006ac6 <HCD_Port_IRQHandler+0xc2>
        {
          USBx_HOST->HFIR = 60000U;
 8006ab8:	693b      	ldr	r3, [r7, #16]
 8006aba:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006abe:	461a      	mov	r2, r3
 8006ac0:	f64e 2360 	movw	r3, #60000	; 0xea60
 8006ac4:	6053      	str	r3, [r2, #4]
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8006ac6:	6878      	ldr	r0, [r7, #4]
 8006ac8:	f005 fa46 	bl	800bf58 <HAL_HCD_PortEnabled_Callback>
      HAL_HCD_Connect_Callback(hhcd);
 8006acc:	6878      	ldr	r0, [r7, #4]
 8006ace:	f005 fa19 	bl	800bf04 <HAL_HCD_Connect_Callback>
 8006ad2:	e014      	b.n	8006afe <HCD_Port_IRQHandler+0xfa>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8006ad4:	6878      	ldr	r0, [r7, #4]
 8006ad6:	f005 fa4d 	bl	800bf74 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8006ada:	693b      	ldr	r3, [r7, #16]
 8006adc:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	693a      	ldr	r2, [r7, #16]
 8006ae4:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8006ae8:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8006aec:	6013      	str	r3, [r2, #0]
                      USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	699a      	ldr	r2, [r3, #24]
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8006afc:	619a      	str	r2, [r3, #24]
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	f003 0320 	and.w	r3, r3, #32
 8006b04:	2b20      	cmp	r3, #32
 8006b06:	d103      	bne.n	8006b10 <HCD_Port_IRQHandler+0x10c>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8006b08:	68bb      	ldr	r3, [r7, #8]
 8006b0a:	f043 0320 	orr.w	r3, r3, #32
 8006b0e:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8006b10:	693b      	ldr	r3, [r7, #16]
 8006b12:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006b16:	461a      	mov	r2, r3
 8006b18:	68bb      	ldr	r3, [r7, #8]
 8006b1a:	6013      	str	r3, [r2, #0]
}
 8006b1c:	bf00      	nop
 8006b1e:	3718      	adds	r7, #24
 8006b20:	46bd      	mov	sp, r7
 8006b22:	bd80      	pop	{r7, pc}

08006b24 <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 8006b24:	b580      	push	{r7, lr}
 8006b26:	b086      	sub	sp, #24
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status;

  /* Check the LCD handle allocation */
  if (hlcd == NULL)
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d101      	bne.n	8006b36 <HAL_LCD_Init+0x12>
  {
    return HAL_ERROR;
 8006b32:	2301      	movs	r3, #1
 8006b34:	e0af      	b.n	8006c96 <HAL_LCD_Init+0x172>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if (hlcd->State == HAL_LCD_STATE_RESET)
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006b3c:	b2db      	uxtb	r3, r3
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d106      	bne.n	8006b50 <HAL_LCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	2200      	movs	r2, #0
 8006b46:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 8006b4a:	6878      	ldr	r0, [r7, #4]
 8006b4c:	f7fb fab8 	bl	80020c0 <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2202      	movs	r2, #2
 8006b54:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	681a      	ldr	r2, [r3, #0]
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	f022 0201 	bic.w	r2, r2, #1
 8006b66:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8006b68:	2300      	movs	r3, #0
 8006b6a:	617b      	str	r3, [r7, #20]
 8006b6c:	e00a      	b.n	8006b84 <HAL_LCD_Init+0x60>
  {
    hlcd->Instance->RAM[counter] = 0;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681a      	ldr	r2, [r3, #0]
 8006b72:	697b      	ldr	r3, [r7, #20]
 8006b74:	3304      	adds	r3, #4
 8006b76:	009b      	lsls	r3, r3, #2
 8006b78:	4413      	add	r3, r2
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	605a      	str	r2, [r3, #4]
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8006b7e:	697b      	ldr	r3, [r7, #20]
 8006b80:	3301      	adds	r3, #1
 8006b82:	617b      	str	r3, [r7, #20]
 8006b84:	697b      	ldr	r3, [r7, #20]
 8006b86:	2b0f      	cmp	r3, #15
 8006b88:	d9f1      	bls.n	8006b6e <HAL_LCD_Init+0x4a>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	689a      	ldr	r2, [r3, #8]
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	f042 0204 	orr.w	r2, r2, #4
 8006b98:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
  MODIFY_REG(hlcd->Instance->FCR, \
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	685a      	ldr	r2, [r3, #4]
 8006ba0:	4b3f      	ldr	r3, [pc, #252]	; (8006ca0 <HAL_LCD_Init+0x17c>)
 8006ba2:	4013      	ands	r3, r2
 8006ba4:	687a      	ldr	r2, [r7, #4]
 8006ba6:	6851      	ldr	r1, [r2, #4]
 8006ba8:	687a      	ldr	r2, [r7, #4]
 8006baa:	6892      	ldr	r2, [r2, #8]
 8006bac:	4311      	orrs	r1, r2
 8006bae:	687a      	ldr	r2, [r7, #4]
 8006bb0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8006bb2:	4311      	orrs	r1, r2
 8006bb4:	687a      	ldr	r2, [r7, #4]
 8006bb6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006bb8:	4311      	orrs	r1, r2
 8006bba:	687a      	ldr	r2, [r7, #4]
 8006bbc:	69d2      	ldr	r2, [r2, #28]
 8006bbe:	4311      	orrs	r1, r2
 8006bc0:	687a      	ldr	r2, [r7, #4]
 8006bc2:	6a12      	ldr	r2, [r2, #32]
 8006bc4:	4311      	orrs	r1, r2
 8006bc6:	687a      	ldr	r2, [r7, #4]
 8006bc8:	6992      	ldr	r2, [r2, #24]
 8006bca:	4311      	orrs	r1, r2
 8006bcc:	687a      	ldr	r2, [r7, #4]
 8006bce:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006bd0:	4311      	orrs	r1, r2
 8006bd2:	687a      	ldr	r2, [r7, #4]
 8006bd4:	6812      	ldr	r2, [r2, #0]
 8006bd6:	430b      	orrs	r3, r1
 8006bd8:	6053      	str	r3, [r2, #4]
              hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  status = LCD_WaitForSynchro(hlcd);
 8006bda:	6878      	ldr	r0, [r7, #4]
 8006bdc:	f000 f94c 	bl	8006e78 <LCD_WaitForSynchro>
 8006be0:	4603      	mov	r3, r0
 8006be2:	74fb      	strb	r3, [r7, #19]
  if (status != HAL_OK)
 8006be4:	7cfb      	ldrb	r3, [r7, #19]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d001      	beq.n	8006bee <HAL_LCD_Init+0xca>
  {
    return status;
 8006bea:	7cfb      	ldrb	r3, [r7, #19]
 8006bec:	e053      	b.n	8006c96 <HAL_LCD_Init+0x172>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	f023 01fe 	bic.w	r1, r3, #254	; 0xfe
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	68da      	ldr	r2, [r3, #12]
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	691b      	ldr	r3, [r3, #16]
 8006c00:	431a      	orrs	r2, r3
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	695b      	ldr	r3, [r3, #20]
 8006c06:	431a      	orrs	r2, r3
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c0c:	431a      	orrs	r2, r3
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	430a      	orrs	r2, r1
 8006c14:	601a      	str	r2, [r3, #0]
             (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
             (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	681a      	ldr	r2, [r3, #0]
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	f042 0201 	orr.w	r2, r2, #1
 8006c24:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8006c26:	f7fc faeb 	bl	8003200 <HAL_GetTick>
 8006c2a:	60f8      	str	r0, [r7, #12]

  /* Wait Until the LCD is enabled */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8006c2c:	e00c      	b.n	8006c48 <HAL_LCD_Init+0x124>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8006c2e:	f7fc fae7 	bl	8003200 <HAL_GetTick>
 8006c32:	4602      	mov	r2, r0
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	1ad3      	subs	r3, r2, r3
 8006c38:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006c3c:	d904      	bls.n	8006c48 <HAL_LCD_Init+0x124>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	2208      	movs	r2, #8
 8006c42:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8006c44:	2303      	movs	r3, #3
 8006c46:	e026      	b.n	8006c96 <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	689b      	ldr	r3, [r3, #8]
 8006c4e:	f003 0301 	and.w	r3, r3, #1
 8006c52:	2b01      	cmp	r3, #1
 8006c54:	d1eb      	bne.n	8006c2e <HAL_LCD_Init+0x10a>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 8006c56:	f7fc fad3 	bl	8003200 <HAL_GetTick>
 8006c5a:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD Booster is ready */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8006c5c:	e00c      	b.n	8006c78 <HAL_LCD_Init+0x154>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8006c5e:	f7fc facf 	bl	8003200 <HAL_GetTick>
 8006c62:	4602      	mov	r2, r0
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	1ad3      	subs	r3, r2, r3
 8006c68:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006c6c:	d904      	bls.n	8006c78 <HAL_LCD_Init+0x154>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	2210      	movs	r2, #16
 8006c72:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8006c74:	2303      	movs	r3, #3
 8006c76:	e00e      	b.n	8006c96 <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	689b      	ldr	r3, [r3, #8]
 8006c7e:	f003 0310 	and.w	r3, r3, #16
 8006c82:	2b10      	cmp	r3, #16
 8006c84:	d1eb      	bne.n	8006c5e <HAL_LCD_Init+0x13a>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	2200      	movs	r2, #0
 8006c8a:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State = HAL_LCD_STATE_READY;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	2201      	movs	r2, #1
 8006c90:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return status;
 8006c94:	7cfb      	ldrb	r3, [r7, #19]
}
 8006c96:	4618      	mov	r0, r3
 8006c98:	3718      	adds	r7, #24
 8006c9a:	46bd      	mov	sp, r7
 8006c9c:	bd80      	pop	{r7, pc}
 8006c9e:	bf00      	nop
 8006ca0:	fc00000e 	.word	0xfc00000e

08006ca4 <HAL_LCD_Write>:
  * @param RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 8006ca4:	b580      	push	{r7, lr}
 8006ca6:	b086      	sub	sp, #24
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	60f8      	str	r0, [r7, #12]
 8006cac:	60b9      	str	r1, [r7, #8]
 8006cae:	607a      	str	r2, [r7, #4]
 8006cb0:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  HAL_LCD_StateTypeDef state = hlcd->State;
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006cb8:	75fb      	strb	r3, [r7, #23]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8006cba:	7dfb      	ldrb	r3, [r7, #23]
 8006cbc:	2b01      	cmp	r3, #1
 8006cbe:	d002      	beq.n	8006cc6 <HAL_LCD_Write+0x22>
 8006cc0:	7dfb      	ldrb	r3, [r7, #23]
 8006cc2:	2b02      	cmp	r3, #2
 8006cc4:	d144      	bne.n	8006d50 <HAL_LCD_Write+0xac>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if (hlcd->State == HAL_LCD_STATE_READY)
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006ccc:	b2db      	uxtb	r3, r3
 8006cce:	2b01      	cmp	r3, #1
 8006cd0:	d12a      	bne.n	8006d28 <HAL_LCD_Write+0x84>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006cd8:	2b01      	cmp	r3, #1
 8006cda:	d101      	bne.n	8006ce0 <HAL_LCD_Write+0x3c>
 8006cdc:	2302      	movs	r3, #2
 8006cde:	e038      	b.n	8006d52 <HAL_LCD_Write+0xae>
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	2201      	movs	r2, #1
 8006ce4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	2202      	movs	r2, #2
 8006cec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 8006cf0:	f7fc fa86 	bl	8003200 <HAL_GetTick>
 8006cf4:	6138      	str	r0, [r7, #16]

      /*!< Wait Until the LCD is ready */
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8006cf6:	e010      	b.n	8006d1a <HAL_LCD_Write+0x76>
      {
        if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8006cf8:	f7fc fa82 	bl	8003200 <HAL_GetTick>
 8006cfc:	4602      	mov	r2, r0
 8006cfe:	693b      	ldr	r3, [r7, #16]
 8006d00:	1ad3      	subs	r3, r2, r3
 8006d02:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006d06:	d908      	bls.n	8006d1a <HAL_LCD_Write+0x76>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	2202      	movs	r2, #2
 8006d0c:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	2200      	movs	r2, #0
 8006d12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 8006d16:	2303      	movs	r3, #3
 8006d18:	e01b      	b.n	8006d52 <HAL_LCD_Write+0xae>
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	689b      	ldr	r3, [r3, #8]
 8006d20:	f003 0304 	and.w	r3, r3, #4
 8006d24:	2b04      	cmp	r3, #4
 8006d26:	d0e7      	beq.n	8006cf8 <HAL_LCD_Write+0x54>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	681a      	ldr	r2, [r3, #0]
 8006d2c:	68bb      	ldr	r3, [r7, #8]
 8006d2e:	3304      	adds	r3, #4
 8006d30:	009b      	lsls	r3, r3, #2
 8006d32:	4413      	add	r3, r2
 8006d34:	685a      	ldr	r2, [r3, #4]
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	401a      	ands	r2, r3
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	6819      	ldr	r1, [r3, #0]
 8006d3e:	683b      	ldr	r3, [r7, #0]
 8006d40:	431a      	orrs	r2, r3
 8006d42:	68bb      	ldr	r3, [r7, #8]
 8006d44:	3304      	adds	r3, #4
 8006d46:	009b      	lsls	r3, r3, #2
 8006d48:	440b      	add	r3, r1
 8006d4a:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8006d4c:	2300      	movs	r3, #0
 8006d4e:	e000      	b.n	8006d52 <HAL_LCD_Write+0xae>
  }
  else
  {
    return HAL_ERROR;
 8006d50:	2301      	movs	r3, #1
  }
}
 8006d52:	4618      	mov	r0, r3
 8006d54:	3718      	adds	r7, #24
 8006d56:	46bd      	mov	sp, r7
 8006d58:	bd80      	pop	{r7, pc}

08006d5a <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 8006d5a:	b580      	push	{r7, lr}
 8006d5c:	b086      	sub	sp, #24
 8006d5e:	af00      	add	r7, sp, #0
 8006d60:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status = HAL_ERROR;
 8006d62:	2301      	movs	r3, #1
 8006d64:	74fb      	strb	r3, [r7, #19]
  HAL_LCD_StateTypeDef state = hlcd->State;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006d6c:	74bb      	strb	r3, [r7, #18]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8006d6e:	7cbb      	ldrb	r3, [r7, #18]
 8006d70:	2b01      	cmp	r3, #1
 8006d72:	d002      	beq.n	8006d7a <HAL_LCD_Clear+0x20>
 8006d74:	7cbb      	ldrb	r3, [r7, #18]
 8006d76:	2b02      	cmp	r3, #2
 8006d78:	d140      	bne.n	8006dfc <HAL_LCD_Clear+0xa2>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006d80:	2b01      	cmp	r3, #1
 8006d82:	d101      	bne.n	8006d88 <HAL_LCD_Clear+0x2e>
 8006d84:	2302      	movs	r3, #2
 8006d86:	e03a      	b.n	8006dfe <HAL_LCD_Clear+0xa4>
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2201      	movs	r2, #1
 8006d8c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2202      	movs	r2, #2
 8006d94:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 8006d98:	f7fc fa32 	bl	8003200 <HAL_GetTick>
 8006d9c:	60f8      	str	r0, [r7, #12]

    /*!< Wait Until the LCD is ready */
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8006d9e:	e010      	b.n	8006dc2 <HAL_LCD_Clear+0x68>
    {
      if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8006da0:	f7fc fa2e 	bl	8003200 <HAL_GetTick>
 8006da4:	4602      	mov	r2, r0
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	1ad3      	subs	r3, r2, r3
 8006daa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006dae:	d908      	bls.n	8006dc2 <HAL_LCD_Clear+0x68>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	2202      	movs	r2, #2
 8006db4:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	2200      	movs	r2, #0
 8006dba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8006dbe:	2303      	movs	r3, #3
 8006dc0:	e01d      	b.n	8006dfe <HAL_LCD_Clear+0xa4>
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	689b      	ldr	r3, [r3, #8]
 8006dc8:	f003 0304 	and.w	r3, r3, #4
 8006dcc:	2b04      	cmp	r3, #4
 8006dce:	d0e7      	beq.n	8006da0 <HAL_LCD_Clear+0x46>
      }
    }
    /* Clear the LCD_RAM registers */
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	617b      	str	r3, [r7, #20]
 8006dd4:	e00a      	b.n	8006dec <HAL_LCD_Clear+0x92>
    {
      hlcd->Instance->RAM[counter] = 0;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681a      	ldr	r2, [r3, #0]
 8006dda:	697b      	ldr	r3, [r7, #20]
 8006ddc:	3304      	adds	r3, #4
 8006dde:	009b      	lsls	r3, r3, #2
 8006de0:	4413      	add	r3, r2
 8006de2:	2200      	movs	r2, #0
 8006de4:	605a      	str	r2, [r3, #4]
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8006de6:	697b      	ldr	r3, [r7, #20]
 8006de8:	3301      	adds	r3, #1
 8006dea:	617b      	str	r3, [r7, #20]
 8006dec:	697b      	ldr	r3, [r7, #20]
 8006dee:	2b0f      	cmp	r3, #15
 8006df0:	d9f1      	bls.n	8006dd6 <HAL_LCD_Clear+0x7c>
    }

    /* Update the LCD display */
    status = HAL_LCD_UpdateDisplayRequest(hlcd);
 8006df2:	6878      	ldr	r0, [r7, #4]
 8006df4:	f000 f807 	bl	8006e06 <HAL_LCD_UpdateDisplayRequest>
 8006df8:	4603      	mov	r3, r0
 8006dfa:	74fb      	strb	r3, [r7, #19]
  }
  return status;
 8006dfc:	7cfb      	ldrb	r3, [r7, #19]
}
 8006dfe:	4618      	mov	r0, r3
 8006e00:	3718      	adds	r7, #24
 8006e02:	46bd      	mov	sp, r7
 8006e04:	bd80      	pop	{r7, pc}

08006e06 <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 8006e06:	b580      	push	{r7, lr}
 8006e08:	b084      	sub	sp, #16
 8006e0a:	af00      	add	r7, sp, #0
 8006e0c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	2208      	movs	r2, #8
 8006e14:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	689a      	ldr	r2, [r3, #8]
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f042 0204 	orr.w	r2, r2, #4
 8006e24:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8006e26:	f7fc f9eb 	bl	8003200 <HAL_GetTick>
 8006e2a:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8006e2c:	e010      	b.n	8006e50 <HAL_LCD_UpdateDisplayRequest+0x4a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8006e2e:	f7fc f9e7 	bl	8003200 <HAL_GetTick>
 8006e32:	4602      	mov	r2, r0
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	1ad3      	subs	r3, r2, r3
 8006e38:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006e3c:	d908      	bls.n	8006e50 <HAL_LCD_UpdateDisplayRequest+0x4a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	2204      	movs	r2, #4
 8006e42:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	2200      	movs	r2, #0
 8006e48:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 8006e4c:	2303      	movs	r3, #3
 8006e4e:	e00f      	b.n	8006e70 <HAL_LCD_UpdateDisplayRequest+0x6a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	689b      	ldr	r3, [r3, #8]
 8006e56:	f003 0308 	and.w	r3, r3, #8
 8006e5a:	2b08      	cmp	r3, #8
 8006e5c:	d1e7      	bne.n	8006e2e <HAL_LCD_UpdateDisplayRequest+0x28>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	2201      	movs	r2, #1
 8006e62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	2200      	movs	r2, #0
 8006e6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8006e6e:	2300      	movs	r3, #0
}
 8006e70:	4618      	mov	r0, r3
 8006e72:	3710      	adds	r7, #16
 8006e74:	46bd      	mov	sp, r7
 8006e76:	bd80      	pop	{r7, pc}

08006e78 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 8006e78:	b580      	push	{r7, lr}
 8006e7a:	b084      	sub	sp, #16
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 8006e80:	f7fc f9be 	bl	8003200 <HAL_GetTick>
 8006e84:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8006e86:	e00c      	b.n	8006ea2 <LCD_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8006e88:	f7fc f9ba 	bl	8003200 <HAL_GetTick>
 8006e8c:	4602      	mov	r2, r0
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	1ad3      	subs	r3, r2, r3
 8006e92:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006e96:	d904      	bls.n	8006ea2 <LCD_WaitForSynchro+0x2a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2201      	movs	r2, #1
 8006e9c:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8006e9e:	2303      	movs	r3, #3
 8006ea0:	e007      	b.n	8006eb2 <LCD_WaitForSynchro+0x3a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	689b      	ldr	r3, [r3, #8]
 8006ea8:	f003 0320 	and.w	r3, r3, #32
 8006eac:	2b20      	cmp	r3, #32
 8006eae:	d1eb      	bne.n	8006e88 <LCD_WaitForSynchro+0x10>
    }
  }

  return HAL_OK;
 8006eb0:	2300      	movs	r3, #0
}
 8006eb2:	4618      	mov	r0, r3
 8006eb4:	3710      	adds	r7, #16
 8006eb6:	46bd      	mov	sp, r7
 8006eb8:	bd80      	pop	{r7, pc}
	...

08006ebc <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8006ebc:	b480      	push	{r7}
 8006ebe:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006ec0:	4b05      	ldr	r3, [pc, #20]	; (8006ed8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	4a04      	ldr	r2, [pc, #16]	; (8006ed8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006ec6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006eca:	6013      	str	r3, [r2, #0]
}
 8006ecc:	bf00      	nop
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed4:	4770      	bx	lr
 8006ed6:	bf00      	nop
 8006ed8:	40007000 	.word	0x40007000

08006edc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8006edc:	b480      	push	{r7}
 8006ede:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8006ee0:	4b04      	ldr	r3, [pc, #16]	; (8006ef4 <HAL_PWREx_GetVoltageRange+0x18>)
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8006ee8:	4618      	mov	r0, r3
 8006eea:	46bd      	mov	sp, r7
 8006eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef0:	4770      	bx	lr
 8006ef2:	bf00      	nop
 8006ef4:	40007000 	.word	0x40007000

08006ef8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006ef8:	b480      	push	{r7}
 8006efa:	b085      	sub	sp, #20
 8006efc:	af00      	add	r7, sp, #0
 8006efe:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006f06:	d130      	bne.n	8006f6a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8006f08:	4b23      	ldr	r3, [pc, #140]	; (8006f98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006f10:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006f14:	d038      	beq.n	8006f88 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006f16:	4b20      	ldr	r3, [pc, #128]	; (8006f98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006f1e:	4a1e      	ldr	r2, [pc, #120]	; (8006f98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006f20:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006f24:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006f26:	4b1d      	ldr	r3, [pc, #116]	; (8006f9c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	2232      	movs	r2, #50	; 0x32
 8006f2c:	fb02 f303 	mul.w	r3, r2, r3
 8006f30:	4a1b      	ldr	r2, [pc, #108]	; (8006fa0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8006f32:	fba2 2303 	umull	r2, r3, r2, r3
 8006f36:	0c9b      	lsrs	r3, r3, #18
 8006f38:	3301      	adds	r3, #1
 8006f3a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006f3c:	e002      	b.n	8006f44 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	3b01      	subs	r3, #1
 8006f42:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006f44:	4b14      	ldr	r3, [pc, #80]	; (8006f98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006f46:	695b      	ldr	r3, [r3, #20]
 8006f48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006f4c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006f50:	d102      	bne.n	8006f58 <HAL_PWREx_ControlVoltageScaling+0x60>
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d1f2      	bne.n	8006f3e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006f58:	4b0f      	ldr	r3, [pc, #60]	; (8006f98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006f5a:	695b      	ldr	r3, [r3, #20]
 8006f5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006f60:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006f64:	d110      	bne.n	8006f88 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8006f66:	2303      	movs	r3, #3
 8006f68:	e00f      	b.n	8006f8a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8006f6a:	4b0b      	ldr	r3, [pc, #44]	; (8006f98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006f72:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006f76:	d007      	beq.n	8006f88 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006f78:	4b07      	ldr	r3, [pc, #28]	; (8006f98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006f80:	4a05      	ldr	r2, [pc, #20]	; (8006f98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006f82:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006f86:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8006f88:	2300      	movs	r3, #0
}
 8006f8a:	4618      	mov	r0, r3
 8006f8c:	3714      	adds	r7, #20
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f94:	4770      	bx	lr
 8006f96:	bf00      	nop
 8006f98:	40007000 	.word	0x40007000
 8006f9c:	20000008 	.word	0x20000008
 8006fa0:	431bde83 	.word	0x431bde83

08006fa4 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8006fa4:	b480      	push	{r7}
 8006fa6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8006fa8:	4b05      	ldr	r3, [pc, #20]	; (8006fc0 <HAL_PWREx_EnableVddUSB+0x1c>)
 8006faa:	685b      	ldr	r3, [r3, #4]
 8006fac:	4a04      	ldr	r2, [pc, #16]	; (8006fc0 <HAL_PWREx_EnableVddUSB+0x1c>)
 8006fae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006fb2:	6053      	str	r3, [r2, #4]
}
 8006fb4:	bf00      	nop
 8006fb6:	46bd      	mov	sp, r7
 8006fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fbc:	4770      	bx	lr
 8006fbe:	bf00      	nop
 8006fc0:	40007000 	.word	0x40007000

08006fc4 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8006fc4:	b580      	push	{r7, lr}
 8006fc6:	b086      	sub	sp, #24
 8006fc8:	af02      	add	r7, sp, #8
 8006fca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8006fcc:	f7fc f918 	bl	8003200 <HAL_GetTick>
 8006fd0:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d101      	bne.n	8006fdc <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8006fd8:	2301      	movs	r3, #1
 8006fda:	e06f      	b.n	80070bc <HAL_QSPI_Init+0xf8>
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  /* Process locked */
  __HAL_LOCK(hqspi);
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006fe2:	b2db      	uxtb	r3, r3
 8006fe4:	2b01      	cmp	r3, #1
 8006fe6:	d101      	bne.n	8006fec <HAL_QSPI_Init+0x28>
 8006fe8:	2302      	movs	r3, #2
 8006fea:	e067      	b.n	80070bc <HAL_QSPI_Init+0xf8>
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	2201      	movs	r2, #1
 8006ff0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006ffa:	b2db      	uxtb	r3, r3
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d10b      	bne.n	8007018 <HAL_QSPI_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2200      	movs	r2, #0
 8007004:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8007008:	6878      	ldr	r0, [r7, #4]
 800700a:	f7fb f8fb 	bl	8002204 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800700e:	f241 3188 	movw	r1, #5000	; 0x1388
 8007012:	6878      	ldr	r0, [r7, #4]
 8007014:	f000 f858 	bl	80070c8 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	689b      	ldr	r3, [r3, #8]
 8007026:	3b01      	subs	r3, #1
 8007028:	021a      	lsls	r2, r3, #8
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	430a      	orrs	r2, r1
 8007030:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007036:	9300      	str	r3, [sp, #0]
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	2200      	movs	r2, #0
 800703c:	2120      	movs	r1, #32
 800703e:	6878      	ldr	r0, [r7, #4]
 8007040:	f000 f850 	bl	80070e4 <QSPI_WaitFlagStateUntilTimeout>
 8007044:	4603      	mov	r3, r0
 8007046:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8007048:	7afb      	ldrb	r3, [r7, #11]
 800704a:	2b00      	cmp	r3, #0
 800704c:	d131      	bne.n	80070b2 <HAL_QSPI_Init+0xee>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8007058:	f023 0310 	bic.w	r3, r3, #16
 800705c:	687a      	ldr	r2, [r7, #4]
 800705e:	6852      	ldr	r2, [r2, #4]
 8007060:	0611      	lsls	r1, r2, #24
 8007062:	687a      	ldr	r2, [r7, #4]
 8007064:	68d2      	ldr	r2, [r2, #12]
 8007066:	4311      	orrs	r1, r2
 8007068:	687a      	ldr	r2, [r7, #4]
 800706a:	6812      	ldr	r2, [r2, #0]
 800706c:	430b      	orrs	r3, r1
 800706e:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	685a      	ldr	r2, [r3, #4]
 8007076:	4b13      	ldr	r3, [pc, #76]	; (80070c4 <HAL_QSPI_Init+0x100>)
 8007078:	4013      	ands	r3, r2
 800707a:	687a      	ldr	r2, [r7, #4]
 800707c:	6912      	ldr	r2, [r2, #16]
 800707e:	0411      	lsls	r1, r2, #16
 8007080:	687a      	ldr	r2, [r7, #4]
 8007082:	6952      	ldr	r2, [r2, #20]
 8007084:	4311      	orrs	r1, r2
 8007086:	687a      	ldr	r2, [r7, #4]
 8007088:	6992      	ldr	r2, [r2, #24]
 800708a:	4311      	orrs	r1, r2
 800708c:	687a      	ldr	r2, [r7, #4]
 800708e:	6812      	ldr	r2, [r2, #0]
 8007090:	430b      	orrs	r3, r1
 8007092:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	681a      	ldr	r2, [r3, #0]
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	f042 0201 	orr.w	r2, r2, #1
 80070a2:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	2200      	movs	r2, #0
 80070a8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	2201      	movs	r2, #1
 80070ae:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	2200      	movs	r2, #0
 80070b6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 80070ba:	7afb      	ldrb	r3, [r7, #11]
}
 80070bc:	4618      	mov	r0, r3
 80070be:	3710      	adds	r7, #16
 80070c0:	46bd      	mov	sp, r7
 80070c2:	bd80      	pop	{r7, pc}
 80070c4:	ffe0f8fe 	.word	0xffe0f8fe

080070c8 <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80070c8:	b480      	push	{r7}
 80070ca:	b083      	sub	sp, #12
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	6078      	str	r0, [r7, #4]
 80070d0:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	683a      	ldr	r2, [r7, #0]
 80070d6:	641a      	str	r2, [r3, #64]	; 0x40
}
 80070d8:	bf00      	nop
 80070da:	370c      	adds	r7, #12
 80070dc:	46bd      	mov	sp, r7
 80070de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e2:	4770      	bx	lr

080070e4 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80070e4:	b580      	push	{r7, lr}
 80070e6:	b084      	sub	sp, #16
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	60f8      	str	r0, [r7, #12]
 80070ec:	60b9      	str	r1, [r7, #8]
 80070ee:	603b      	str	r3, [r7, #0]
 80070f0:	4613      	mov	r3, r2
 80070f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80070f4:	e01a      	b.n	800712c <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80070f6:	69bb      	ldr	r3, [r7, #24]
 80070f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070fc:	d016      	beq.n	800712c <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80070fe:	f7fc f87f 	bl	8003200 <HAL_GetTick>
 8007102:	4602      	mov	r2, r0
 8007104:	683b      	ldr	r3, [r7, #0]
 8007106:	1ad3      	subs	r3, r2, r3
 8007108:	69ba      	ldr	r2, [r7, #24]
 800710a:	429a      	cmp	r2, r3
 800710c:	d302      	bcc.n	8007114 <QSPI_WaitFlagStateUntilTimeout+0x30>
 800710e:	69bb      	ldr	r3, [r7, #24]
 8007110:	2b00      	cmp	r3, #0
 8007112:	d10b      	bne.n	800712c <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	2204      	movs	r2, #4
 8007118:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007120:	f043 0201 	orr.w	r2, r3, #1
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007128:	2301      	movs	r3, #1
 800712a:	e00e      	b.n	800714a <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	689a      	ldr	r2, [r3, #8]
 8007132:	68bb      	ldr	r3, [r7, #8]
 8007134:	4013      	ands	r3, r2
 8007136:	2b00      	cmp	r3, #0
 8007138:	bf14      	ite	ne
 800713a:	2301      	movne	r3, #1
 800713c:	2300      	moveq	r3, #0
 800713e:	b2db      	uxtb	r3, r3
 8007140:	461a      	mov	r2, r3
 8007142:	79fb      	ldrb	r3, [r7, #7]
 8007144:	429a      	cmp	r2, r3
 8007146:	d1d6      	bne.n	80070f6 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007148:	2300      	movs	r3, #0
}
 800714a:	4618      	mov	r0, r3
 800714c:	3710      	adds	r7, #16
 800714e:	46bd      	mov	sp, r7
 8007150:	bd80      	pop	{r7, pc}
	...

08007154 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007154:	b580      	push	{r7, lr}
 8007156:	b088      	sub	sp, #32
 8007158:	af00      	add	r7, sp, #0
 800715a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	2b00      	cmp	r3, #0
 8007160:	d101      	bne.n	8007166 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007162:	2301      	movs	r3, #1
 8007164:	e39d      	b.n	80078a2 <HAL_RCC_OscConfig+0x74e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007166:	4ba4      	ldr	r3, [pc, #656]	; (80073f8 <HAL_RCC_OscConfig+0x2a4>)
 8007168:	689b      	ldr	r3, [r3, #8]
 800716a:	f003 030c 	and.w	r3, r3, #12
 800716e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007170:	4ba1      	ldr	r3, [pc, #644]	; (80073f8 <HAL_RCC_OscConfig+0x2a4>)
 8007172:	68db      	ldr	r3, [r3, #12]
 8007174:	f003 0303 	and.w	r3, r3, #3
 8007178:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	f003 0310 	and.w	r3, r3, #16
 8007182:	2b00      	cmp	r3, #0
 8007184:	f000 80e1 	beq.w	800734a <HAL_RCC_OscConfig+0x1f6>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8007188:	69bb      	ldr	r3, [r7, #24]
 800718a:	2b00      	cmp	r3, #0
 800718c:	d007      	beq.n	800719e <HAL_RCC_OscConfig+0x4a>
 800718e:	69bb      	ldr	r3, [r7, #24]
 8007190:	2b0c      	cmp	r3, #12
 8007192:	f040 8088 	bne.w	80072a6 <HAL_RCC_OscConfig+0x152>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8007196:	697b      	ldr	r3, [r7, #20]
 8007198:	2b01      	cmp	r3, #1
 800719a:	f040 8084 	bne.w	80072a6 <HAL_RCC_OscConfig+0x152>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800719e:	4b96      	ldr	r3, [pc, #600]	; (80073f8 <HAL_RCC_OscConfig+0x2a4>)
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	f003 0302 	and.w	r3, r3, #2
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d005      	beq.n	80071b6 <HAL_RCC_OscConfig+0x62>
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	699b      	ldr	r3, [r3, #24]
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d101      	bne.n	80071b6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80071b2:	2301      	movs	r3, #1
 80071b4:	e375      	b.n	80078a2 <HAL_RCC_OscConfig+0x74e>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	6a1a      	ldr	r2, [r3, #32]
 80071ba:	4b8f      	ldr	r3, [pc, #572]	; (80073f8 <HAL_RCC_OscConfig+0x2a4>)
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	f003 0308 	and.w	r3, r3, #8
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d004      	beq.n	80071d0 <HAL_RCC_OscConfig+0x7c>
 80071c6:	4b8c      	ldr	r3, [pc, #560]	; (80073f8 <HAL_RCC_OscConfig+0x2a4>)
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80071ce:	e005      	b.n	80071dc <HAL_RCC_OscConfig+0x88>
 80071d0:	4b89      	ldr	r3, [pc, #548]	; (80073f8 <HAL_RCC_OscConfig+0x2a4>)
 80071d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80071d6:	091b      	lsrs	r3, r3, #4
 80071d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80071dc:	4293      	cmp	r3, r2
 80071de:	d223      	bcs.n	8007228 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	6a1b      	ldr	r3, [r3, #32]
 80071e4:	4618      	mov	r0, r3
 80071e6:	f000 fd09 	bl	8007bfc <RCC_SetFlashLatencyFromMSIRange>
 80071ea:	4603      	mov	r3, r0
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d001      	beq.n	80071f4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80071f0:	2301      	movs	r3, #1
 80071f2:	e356      	b.n	80078a2 <HAL_RCC_OscConfig+0x74e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80071f4:	4b80      	ldr	r3, [pc, #512]	; (80073f8 <HAL_RCC_OscConfig+0x2a4>)
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	4a7f      	ldr	r2, [pc, #508]	; (80073f8 <HAL_RCC_OscConfig+0x2a4>)
 80071fa:	f043 0308 	orr.w	r3, r3, #8
 80071fe:	6013      	str	r3, [r2, #0]
 8007200:	4b7d      	ldr	r3, [pc, #500]	; (80073f8 <HAL_RCC_OscConfig+0x2a4>)
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	6a1b      	ldr	r3, [r3, #32]
 800720c:	497a      	ldr	r1, [pc, #488]	; (80073f8 <HAL_RCC_OscConfig+0x2a4>)
 800720e:	4313      	orrs	r3, r2
 8007210:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007212:	4b79      	ldr	r3, [pc, #484]	; (80073f8 <HAL_RCC_OscConfig+0x2a4>)
 8007214:	685b      	ldr	r3, [r3, #4]
 8007216:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	69db      	ldr	r3, [r3, #28]
 800721e:	021b      	lsls	r3, r3, #8
 8007220:	4975      	ldr	r1, [pc, #468]	; (80073f8 <HAL_RCC_OscConfig+0x2a4>)
 8007222:	4313      	orrs	r3, r2
 8007224:	604b      	str	r3, [r1, #4]
 8007226:	e022      	b.n	800726e <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007228:	4b73      	ldr	r3, [pc, #460]	; (80073f8 <HAL_RCC_OscConfig+0x2a4>)
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	4a72      	ldr	r2, [pc, #456]	; (80073f8 <HAL_RCC_OscConfig+0x2a4>)
 800722e:	f043 0308 	orr.w	r3, r3, #8
 8007232:	6013      	str	r3, [r2, #0]
 8007234:	4b70      	ldr	r3, [pc, #448]	; (80073f8 <HAL_RCC_OscConfig+0x2a4>)
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	6a1b      	ldr	r3, [r3, #32]
 8007240:	496d      	ldr	r1, [pc, #436]	; (80073f8 <HAL_RCC_OscConfig+0x2a4>)
 8007242:	4313      	orrs	r3, r2
 8007244:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007246:	4b6c      	ldr	r3, [pc, #432]	; (80073f8 <HAL_RCC_OscConfig+0x2a4>)
 8007248:	685b      	ldr	r3, [r3, #4]
 800724a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	69db      	ldr	r3, [r3, #28]
 8007252:	021b      	lsls	r3, r3, #8
 8007254:	4968      	ldr	r1, [pc, #416]	; (80073f8 <HAL_RCC_OscConfig+0x2a4>)
 8007256:	4313      	orrs	r3, r2
 8007258:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	6a1b      	ldr	r3, [r3, #32]
 800725e:	4618      	mov	r0, r3
 8007260:	f000 fccc 	bl	8007bfc <RCC_SetFlashLatencyFromMSIRange>
 8007264:	4603      	mov	r3, r0
 8007266:	2b00      	cmp	r3, #0
 8007268:	d001      	beq.n	800726e <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_ERROR;
 800726a:	2301      	movs	r3, #1
 800726c:	e319      	b.n	80078a2 <HAL_RCC_OscConfig+0x74e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800726e:	f000 fc03 	bl	8007a78 <HAL_RCC_GetSysClockFreq>
 8007272:	4601      	mov	r1, r0
 8007274:	4b60      	ldr	r3, [pc, #384]	; (80073f8 <HAL_RCC_OscConfig+0x2a4>)
 8007276:	689b      	ldr	r3, [r3, #8]
 8007278:	091b      	lsrs	r3, r3, #4
 800727a:	f003 030f 	and.w	r3, r3, #15
 800727e:	4a5f      	ldr	r2, [pc, #380]	; (80073fc <HAL_RCC_OscConfig+0x2a8>)
 8007280:	5cd3      	ldrb	r3, [r2, r3]
 8007282:	f003 031f 	and.w	r3, r3, #31
 8007286:	fa21 f303 	lsr.w	r3, r1, r3
 800728a:	4a5d      	ldr	r2, [pc, #372]	; (8007400 <HAL_RCC_OscConfig+0x2ac>)
 800728c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800728e:	4b5d      	ldr	r3, [pc, #372]	; (8007404 <HAL_RCC_OscConfig+0x2b0>)
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	4618      	mov	r0, r3
 8007294:	f7fb ff68 	bl	8003168 <HAL_InitTick>
 8007298:	4603      	mov	r3, r0
 800729a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800729c:	7bfb      	ldrb	r3, [r7, #15]
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d052      	beq.n	8007348 <HAL_RCC_OscConfig+0x1f4>
        {
          return status;
 80072a2:	7bfb      	ldrb	r3, [r7, #15]
 80072a4:	e2fd      	b.n	80078a2 <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	699b      	ldr	r3, [r3, #24]
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d032      	beq.n	8007314 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80072ae:	4b52      	ldr	r3, [pc, #328]	; (80073f8 <HAL_RCC_OscConfig+0x2a4>)
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	4a51      	ldr	r2, [pc, #324]	; (80073f8 <HAL_RCC_OscConfig+0x2a4>)
 80072b4:	f043 0301 	orr.w	r3, r3, #1
 80072b8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80072ba:	f7fb ffa1 	bl	8003200 <HAL_GetTick>
 80072be:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80072c0:	e008      	b.n	80072d4 <HAL_RCC_OscConfig+0x180>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80072c2:	f7fb ff9d 	bl	8003200 <HAL_GetTick>
 80072c6:	4602      	mov	r2, r0
 80072c8:	693b      	ldr	r3, [r7, #16]
 80072ca:	1ad3      	subs	r3, r2, r3
 80072cc:	2b02      	cmp	r3, #2
 80072ce:	d901      	bls.n	80072d4 <HAL_RCC_OscConfig+0x180>
          {
            return HAL_TIMEOUT;
 80072d0:	2303      	movs	r3, #3
 80072d2:	e2e6      	b.n	80078a2 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80072d4:	4b48      	ldr	r3, [pc, #288]	; (80073f8 <HAL_RCC_OscConfig+0x2a4>)
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	f003 0302 	and.w	r3, r3, #2
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d0f0      	beq.n	80072c2 <HAL_RCC_OscConfig+0x16e>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80072e0:	4b45      	ldr	r3, [pc, #276]	; (80073f8 <HAL_RCC_OscConfig+0x2a4>)
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	4a44      	ldr	r2, [pc, #272]	; (80073f8 <HAL_RCC_OscConfig+0x2a4>)
 80072e6:	f043 0308 	orr.w	r3, r3, #8
 80072ea:	6013      	str	r3, [r2, #0]
 80072ec:	4b42      	ldr	r3, [pc, #264]	; (80073f8 <HAL_RCC_OscConfig+0x2a4>)
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	6a1b      	ldr	r3, [r3, #32]
 80072f8:	493f      	ldr	r1, [pc, #252]	; (80073f8 <HAL_RCC_OscConfig+0x2a4>)
 80072fa:	4313      	orrs	r3, r2
 80072fc:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80072fe:	4b3e      	ldr	r3, [pc, #248]	; (80073f8 <HAL_RCC_OscConfig+0x2a4>)
 8007300:	685b      	ldr	r3, [r3, #4]
 8007302:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	69db      	ldr	r3, [r3, #28]
 800730a:	021b      	lsls	r3, r3, #8
 800730c:	493a      	ldr	r1, [pc, #232]	; (80073f8 <HAL_RCC_OscConfig+0x2a4>)
 800730e:	4313      	orrs	r3, r2
 8007310:	604b      	str	r3, [r1, #4]
 8007312:	e01a      	b.n	800734a <HAL_RCC_OscConfig+0x1f6>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8007314:	4b38      	ldr	r3, [pc, #224]	; (80073f8 <HAL_RCC_OscConfig+0x2a4>)
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	4a37      	ldr	r2, [pc, #220]	; (80073f8 <HAL_RCC_OscConfig+0x2a4>)
 800731a:	f023 0301 	bic.w	r3, r3, #1
 800731e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8007320:	f7fb ff6e 	bl	8003200 <HAL_GetTick>
 8007324:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007326:	e008      	b.n	800733a <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007328:	f7fb ff6a 	bl	8003200 <HAL_GetTick>
 800732c:	4602      	mov	r2, r0
 800732e:	693b      	ldr	r3, [r7, #16]
 8007330:	1ad3      	subs	r3, r2, r3
 8007332:	2b02      	cmp	r3, #2
 8007334:	d901      	bls.n	800733a <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8007336:	2303      	movs	r3, #3
 8007338:	e2b3      	b.n	80078a2 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800733a:	4b2f      	ldr	r3, [pc, #188]	; (80073f8 <HAL_RCC_OscConfig+0x2a4>)
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	f003 0302 	and.w	r3, r3, #2
 8007342:	2b00      	cmp	r3, #0
 8007344:	d1f0      	bne.n	8007328 <HAL_RCC_OscConfig+0x1d4>
 8007346:	e000      	b.n	800734a <HAL_RCC_OscConfig+0x1f6>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007348:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	f003 0301 	and.w	r3, r3, #1
 8007352:	2b00      	cmp	r3, #0
 8007354:	d074      	beq.n	8007440 <HAL_RCC_OscConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8007356:	69bb      	ldr	r3, [r7, #24]
 8007358:	2b08      	cmp	r3, #8
 800735a:	d005      	beq.n	8007368 <HAL_RCC_OscConfig+0x214>
 800735c:	69bb      	ldr	r3, [r7, #24]
 800735e:	2b0c      	cmp	r3, #12
 8007360:	d10e      	bne.n	8007380 <HAL_RCC_OscConfig+0x22c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8007362:	697b      	ldr	r3, [r7, #20]
 8007364:	2b03      	cmp	r3, #3
 8007366:	d10b      	bne.n	8007380 <HAL_RCC_OscConfig+0x22c>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007368:	4b23      	ldr	r3, [pc, #140]	; (80073f8 <HAL_RCC_OscConfig+0x2a4>)
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007370:	2b00      	cmp	r3, #0
 8007372:	d064      	beq.n	800743e <HAL_RCC_OscConfig+0x2ea>
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	685b      	ldr	r3, [r3, #4]
 8007378:	2b00      	cmp	r3, #0
 800737a:	d160      	bne.n	800743e <HAL_RCC_OscConfig+0x2ea>
      {
        return HAL_ERROR;
 800737c:	2301      	movs	r3, #1
 800737e:	e290      	b.n	80078a2 <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	685b      	ldr	r3, [r3, #4]
 8007384:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007388:	d106      	bne.n	8007398 <HAL_RCC_OscConfig+0x244>
 800738a:	4b1b      	ldr	r3, [pc, #108]	; (80073f8 <HAL_RCC_OscConfig+0x2a4>)
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	4a1a      	ldr	r2, [pc, #104]	; (80073f8 <HAL_RCC_OscConfig+0x2a4>)
 8007390:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007394:	6013      	str	r3, [r2, #0]
 8007396:	e01d      	b.n	80073d4 <HAL_RCC_OscConfig+0x280>
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	685b      	ldr	r3, [r3, #4]
 800739c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80073a0:	d10c      	bne.n	80073bc <HAL_RCC_OscConfig+0x268>
 80073a2:	4b15      	ldr	r3, [pc, #84]	; (80073f8 <HAL_RCC_OscConfig+0x2a4>)
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	4a14      	ldr	r2, [pc, #80]	; (80073f8 <HAL_RCC_OscConfig+0x2a4>)
 80073a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80073ac:	6013      	str	r3, [r2, #0]
 80073ae:	4b12      	ldr	r3, [pc, #72]	; (80073f8 <HAL_RCC_OscConfig+0x2a4>)
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	4a11      	ldr	r2, [pc, #68]	; (80073f8 <HAL_RCC_OscConfig+0x2a4>)
 80073b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80073b8:	6013      	str	r3, [r2, #0]
 80073ba:	e00b      	b.n	80073d4 <HAL_RCC_OscConfig+0x280>
 80073bc:	4b0e      	ldr	r3, [pc, #56]	; (80073f8 <HAL_RCC_OscConfig+0x2a4>)
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	4a0d      	ldr	r2, [pc, #52]	; (80073f8 <HAL_RCC_OscConfig+0x2a4>)
 80073c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80073c6:	6013      	str	r3, [r2, #0]
 80073c8:	4b0b      	ldr	r3, [pc, #44]	; (80073f8 <HAL_RCC_OscConfig+0x2a4>)
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	4a0a      	ldr	r2, [pc, #40]	; (80073f8 <HAL_RCC_OscConfig+0x2a4>)
 80073ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80073d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	685b      	ldr	r3, [r3, #4]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d01c      	beq.n	8007416 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073dc:	f7fb ff10 	bl	8003200 <HAL_GetTick>
 80073e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80073e2:	e011      	b.n	8007408 <HAL_RCC_OscConfig+0x2b4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80073e4:	f7fb ff0c 	bl	8003200 <HAL_GetTick>
 80073e8:	4602      	mov	r2, r0
 80073ea:	693b      	ldr	r3, [r7, #16]
 80073ec:	1ad3      	subs	r3, r2, r3
 80073ee:	2b64      	cmp	r3, #100	; 0x64
 80073f0:	d90a      	bls.n	8007408 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80073f2:	2303      	movs	r3, #3
 80073f4:	e255      	b.n	80078a2 <HAL_RCC_OscConfig+0x74e>
 80073f6:	bf00      	nop
 80073f8:	40021000 	.word	0x40021000
 80073fc:	0800eadc 	.word	0x0800eadc
 8007400:	20000008 	.word	0x20000008
 8007404:	20000020 	.word	0x20000020
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007408:	4bae      	ldr	r3, [pc, #696]	; (80076c4 <HAL_RCC_OscConfig+0x570>)
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007410:	2b00      	cmp	r3, #0
 8007412:	d0e7      	beq.n	80073e4 <HAL_RCC_OscConfig+0x290>
 8007414:	e014      	b.n	8007440 <HAL_RCC_OscConfig+0x2ec>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007416:	f7fb fef3 	bl	8003200 <HAL_GetTick>
 800741a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800741c:	e008      	b.n	8007430 <HAL_RCC_OscConfig+0x2dc>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800741e:	f7fb feef 	bl	8003200 <HAL_GetTick>
 8007422:	4602      	mov	r2, r0
 8007424:	693b      	ldr	r3, [r7, #16]
 8007426:	1ad3      	subs	r3, r2, r3
 8007428:	2b64      	cmp	r3, #100	; 0x64
 800742a:	d901      	bls.n	8007430 <HAL_RCC_OscConfig+0x2dc>
          {
            return HAL_TIMEOUT;
 800742c:	2303      	movs	r3, #3
 800742e:	e238      	b.n	80078a2 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007430:	4ba4      	ldr	r3, [pc, #656]	; (80076c4 <HAL_RCC_OscConfig+0x570>)
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007438:	2b00      	cmp	r3, #0
 800743a:	d1f0      	bne.n	800741e <HAL_RCC_OscConfig+0x2ca>
 800743c:	e000      	b.n	8007440 <HAL_RCC_OscConfig+0x2ec>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800743e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	f003 0302 	and.w	r3, r3, #2
 8007448:	2b00      	cmp	r3, #0
 800744a:	d060      	beq.n	800750e <HAL_RCC_OscConfig+0x3ba>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800744c:	69bb      	ldr	r3, [r7, #24]
 800744e:	2b04      	cmp	r3, #4
 8007450:	d005      	beq.n	800745e <HAL_RCC_OscConfig+0x30a>
 8007452:	69bb      	ldr	r3, [r7, #24]
 8007454:	2b0c      	cmp	r3, #12
 8007456:	d119      	bne.n	800748c <HAL_RCC_OscConfig+0x338>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8007458:	697b      	ldr	r3, [r7, #20]
 800745a:	2b02      	cmp	r3, #2
 800745c:	d116      	bne.n	800748c <HAL_RCC_OscConfig+0x338>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800745e:	4b99      	ldr	r3, [pc, #612]	; (80076c4 <HAL_RCC_OscConfig+0x570>)
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007466:	2b00      	cmp	r3, #0
 8007468:	d005      	beq.n	8007476 <HAL_RCC_OscConfig+0x322>
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	68db      	ldr	r3, [r3, #12]
 800746e:	2b00      	cmp	r3, #0
 8007470:	d101      	bne.n	8007476 <HAL_RCC_OscConfig+0x322>
      {
        return HAL_ERROR;
 8007472:	2301      	movs	r3, #1
 8007474:	e215      	b.n	80078a2 <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007476:	4b93      	ldr	r3, [pc, #588]	; (80076c4 <HAL_RCC_OscConfig+0x570>)
 8007478:	685b      	ldr	r3, [r3, #4]
 800747a:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	691b      	ldr	r3, [r3, #16]
 8007482:	061b      	lsls	r3, r3, #24
 8007484:	498f      	ldr	r1, [pc, #572]	; (80076c4 <HAL_RCC_OscConfig+0x570>)
 8007486:	4313      	orrs	r3, r2
 8007488:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800748a:	e040      	b.n	800750e <HAL_RCC_OscConfig+0x3ba>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	68db      	ldr	r3, [r3, #12]
 8007490:	2b00      	cmp	r3, #0
 8007492:	d023      	beq.n	80074dc <HAL_RCC_OscConfig+0x388>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007494:	4b8b      	ldr	r3, [pc, #556]	; (80076c4 <HAL_RCC_OscConfig+0x570>)
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	4a8a      	ldr	r2, [pc, #552]	; (80076c4 <HAL_RCC_OscConfig+0x570>)
 800749a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800749e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074a0:	f7fb feae 	bl	8003200 <HAL_GetTick>
 80074a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80074a6:	e008      	b.n	80074ba <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80074a8:	f7fb feaa 	bl	8003200 <HAL_GetTick>
 80074ac:	4602      	mov	r2, r0
 80074ae:	693b      	ldr	r3, [r7, #16]
 80074b0:	1ad3      	subs	r3, r2, r3
 80074b2:	2b02      	cmp	r3, #2
 80074b4:	d901      	bls.n	80074ba <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 80074b6:	2303      	movs	r3, #3
 80074b8:	e1f3      	b.n	80078a2 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80074ba:	4b82      	ldr	r3, [pc, #520]	; (80076c4 <HAL_RCC_OscConfig+0x570>)
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d0f0      	beq.n	80074a8 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80074c6:	4b7f      	ldr	r3, [pc, #508]	; (80076c4 <HAL_RCC_OscConfig+0x570>)
 80074c8:	685b      	ldr	r3, [r3, #4]
 80074ca:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	691b      	ldr	r3, [r3, #16]
 80074d2:	061b      	lsls	r3, r3, #24
 80074d4:	497b      	ldr	r1, [pc, #492]	; (80076c4 <HAL_RCC_OscConfig+0x570>)
 80074d6:	4313      	orrs	r3, r2
 80074d8:	604b      	str	r3, [r1, #4]
 80074da:	e018      	b.n	800750e <HAL_RCC_OscConfig+0x3ba>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80074dc:	4b79      	ldr	r3, [pc, #484]	; (80076c4 <HAL_RCC_OscConfig+0x570>)
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	4a78      	ldr	r2, [pc, #480]	; (80076c4 <HAL_RCC_OscConfig+0x570>)
 80074e2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80074e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074e8:	f7fb fe8a 	bl	8003200 <HAL_GetTick>
 80074ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80074ee:	e008      	b.n	8007502 <HAL_RCC_OscConfig+0x3ae>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80074f0:	f7fb fe86 	bl	8003200 <HAL_GetTick>
 80074f4:	4602      	mov	r2, r0
 80074f6:	693b      	ldr	r3, [r7, #16]
 80074f8:	1ad3      	subs	r3, r2, r3
 80074fa:	2b02      	cmp	r3, #2
 80074fc:	d901      	bls.n	8007502 <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_TIMEOUT;
 80074fe:	2303      	movs	r3, #3
 8007500:	e1cf      	b.n	80078a2 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007502:	4b70      	ldr	r3, [pc, #448]	; (80076c4 <HAL_RCC_OscConfig+0x570>)
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800750a:	2b00      	cmp	r3, #0
 800750c:	d1f0      	bne.n	80074f0 <HAL_RCC_OscConfig+0x39c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	f003 0308 	and.w	r3, r3, #8
 8007516:	2b00      	cmp	r3, #0
 8007518:	d03c      	beq.n	8007594 <HAL_RCC_OscConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	695b      	ldr	r3, [r3, #20]
 800751e:	2b00      	cmp	r3, #0
 8007520:	d01c      	beq.n	800755c <HAL_RCC_OscConfig+0x408>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007522:	4b68      	ldr	r3, [pc, #416]	; (80076c4 <HAL_RCC_OscConfig+0x570>)
 8007524:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007528:	4a66      	ldr	r2, [pc, #408]	; (80076c4 <HAL_RCC_OscConfig+0x570>)
 800752a:	f043 0301 	orr.w	r3, r3, #1
 800752e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007532:	f7fb fe65 	bl	8003200 <HAL_GetTick>
 8007536:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007538:	e008      	b.n	800754c <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800753a:	f7fb fe61 	bl	8003200 <HAL_GetTick>
 800753e:	4602      	mov	r2, r0
 8007540:	693b      	ldr	r3, [r7, #16]
 8007542:	1ad3      	subs	r3, r2, r3
 8007544:	2b02      	cmp	r3, #2
 8007546:	d901      	bls.n	800754c <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 8007548:	2303      	movs	r3, #3
 800754a:	e1aa      	b.n	80078a2 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800754c:	4b5d      	ldr	r3, [pc, #372]	; (80076c4 <HAL_RCC_OscConfig+0x570>)
 800754e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007552:	f003 0302 	and.w	r3, r3, #2
 8007556:	2b00      	cmp	r3, #0
 8007558:	d0ef      	beq.n	800753a <HAL_RCC_OscConfig+0x3e6>
 800755a:	e01b      	b.n	8007594 <HAL_RCC_OscConfig+0x440>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800755c:	4b59      	ldr	r3, [pc, #356]	; (80076c4 <HAL_RCC_OscConfig+0x570>)
 800755e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007562:	4a58      	ldr	r2, [pc, #352]	; (80076c4 <HAL_RCC_OscConfig+0x570>)
 8007564:	f023 0301 	bic.w	r3, r3, #1
 8007568:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800756c:	f7fb fe48 	bl	8003200 <HAL_GetTick>
 8007570:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007572:	e008      	b.n	8007586 <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007574:	f7fb fe44 	bl	8003200 <HAL_GetTick>
 8007578:	4602      	mov	r2, r0
 800757a:	693b      	ldr	r3, [r7, #16]
 800757c:	1ad3      	subs	r3, r2, r3
 800757e:	2b02      	cmp	r3, #2
 8007580:	d901      	bls.n	8007586 <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 8007582:	2303      	movs	r3, #3
 8007584:	e18d      	b.n	80078a2 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007586:	4b4f      	ldr	r3, [pc, #316]	; (80076c4 <HAL_RCC_OscConfig+0x570>)
 8007588:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800758c:	f003 0302 	and.w	r3, r3, #2
 8007590:	2b00      	cmp	r3, #0
 8007592:	d1ef      	bne.n	8007574 <HAL_RCC_OscConfig+0x420>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f003 0304 	and.w	r3, r3, #4
 800759c:	2b00      	cmp	r3, #0
 800759e:	f000 80a5 	beq.w	80076ec <HAL_RCC_OscConfig+0x598>
  {
    FlagStatus       pwrclkchanged = RESET;
 80075a2:	2300      	movs	r3, #0
 80075a4:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80075a6:	4b47      	ldr	r3, [pc, #284]	; (80076c4 <HAL_RCC_OscConfig+0x570>)
 80075a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80075aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d10d      	bne.n	80075ce <HAL_RCC_OscConfig+0x47a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80075b2:	4b44      	ldr	r3, [pc, #272]	; (80076c4 <HAL_RCC_OscConfig+0x570>)
 80075b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80075b6:	4a43      	ldr	r2, [pc, #268]	; (80076c4 <HAL_RCC_OscConfig+0x570>)
 80075b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80075bc:	6593      	str	r3, [r2, #88]	; 0x58
 80075be:	4b41      	ldr	r3, [pc, #260]	; (80076c4 <HAL_RCC_OscConfig+0x570>)
 80075c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80075c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80075c6:	60bb      	str	r3, [r7, #8]
 80075c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80075ca:	2301      	movs	r3, #1
 80075cc:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80075ce:	4b3e      	ldr	r3, [pc, #248]	; (80076c8 <HAL_RCC_OscConfig+0x574>)
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d118      	bne.n	800760c <HAL_RCC_OscConfig+0x4b8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80075da:	4b3b      	ldr	r3, [pc, #236]	; (80076c8 <HAL_RCC_OscConfig+0x574>)
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	4a3a      	ldr	r2, [pc, #232]	; (80076c8 <HAL_RCC_OscConfig+0x574>)
 80075e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80075e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80075e6:	f7fb fe0b 	bl	8003200 <HAL_GetTick>
 80075ea:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80075ec:	e008      	b.n	8007600 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80075ee:	f7fb fe07 	bl	8003200 <HAL_GetTick>
 80075f2:	4602      	mov	r2, r0
 80075f4:	693b      	ldr	r3, [r7, #16]
 80075f6:	1ad3      	subs	r3, r2, r3
 80075f8:	2b02      	cmp	r3, #2
 80075fa:	d901      	bls.n	8007600 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 80075fc:	2303      	movs	r3, #3
 80075fe:	e150      	b.n	80078a2 <HAL_RCC_OscConfig+0x74e>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007600:	4b31      	ldr	r3, [pc, #196]	; (80076c8 <HAL_RCC_OscConfig+0x574>)
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007608:	2b00      	cmp	r3, #0
 800760a:	d0f0      	beq.n	80075ee <HAL_RCC_OscConfig+0x49a>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	689b      	ldr	r3, [r3, #8]
 8007610:	2b01      	cmp	r3, #1
 8007612:	d108      	bne.n	8007626 <HAL_RCC_OscConfig+0x4d2>
 8007614:	4b2b      	ldr	r3, [pc, #172]	; (80076c4 <HAL_RCC_OscConfig+0x570>)
 8007616:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800761a:	4a2a      	ldr	r2, [pc, #168]	; (80076c4 <HAL_RCC_OscConfig+0x570>)
 800761c:	f043 0301 	orr.w	r3, r3, #1
 8007620:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007624:	e024      	b.n	8007670 <HAL_RCC_OscConfig+0x51c>
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	689b      	ldr	r3, [r3, #8]
 800762a:	2b05      	cmp	r3, #5
 800762c:	d110      	bne.n	8007650 <HAL_RCC_OscConfig+0x4fc>
 800762e:	4b25      	ldr	r3, [pc, #148]	; (80076c4 <HAL_RCC_OscConfig+0x570>)
 8007630:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007634:	4a23      	ldr	r2, [pc, #140]	; (80076c4 <HAL_RCC_OscConfig+0x570>)
 8007636:	f043 0304 	orr.w	r3, r3, #4
 800763a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800763e:	4b21      	ldr	r3, [pc, #132]	; (80076c4 <HAL_RCC_OscConfig+0x570>)
 8007640:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007644:	4a1f      	ldr	r2, [pc, #124]	; (80076c4 <HAL_RCC_OscConfig+0x570>)
 8007646:	f043 0301 	orr.w	r3, r3, #1
 800764a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800764e:	e00f      	b.n	8007670 <HAL_RCC_OscConfig+0x51c>
 8007650:	4b1c      	ldr	r3, [pc, #112]	; (80076c4 <HAL_RCC_OscConfig+0x570>)
 8007652:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007656:	4a1b      	ldr	r2, [pc, #108]	; (80076c4 <HAL_RCC_OscConfig+0x570>)
 8007658:	f023 0301 	bic.w	r3, r3, #1
 800765c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007660:	4b18      	ldr	r3, [pc, #96]	; (80076c4 <HAL_RCC_OscConfig+0x570>)
 8007662:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007666:	4a17      	ldr	r2, [pc, #92]	; (80076c4 <HAL_RCC_OscConfig+0x570>)
 8007668:	f023 0304 	bic.w	r3, r3, #4
 800766c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	689b      	ldr	r3, [r3, #8]
 8007674:	2b00      	cmp	r3, #0
 8007676:	d016      	beq.n	80076a6 <HAL_RCC_OscConfig+0x552>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007678:	f7fb fdc2 	bl	8003200 <HAL_GetTick>
 800767c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800767e:	e00a      	b.n	8007696 <HAL_RCC_OscConfig+0x542>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007680:	f7fb fdbe 	bl	8003200 <HAL_GetTick>
 8007684:	4602      	mov	r2, r0
 8007686:	693b      	ldr	r3, [r7, #16]
 8007688:	1ad3      	subs	r3, r2, r3
 800768a:	f241 3288 	movw	r2, #5000	; 0x1388
 800768e:	4293      	cmp	r3, r2
 8007690:	d901      	bls.n	8007696 <HAL_RCC_OscConfig+0x542>
        {
          return HAL_TIMEOUT;
 8007692:	2303      	movs	r3, #3
 8007694:	e105      	b.n	80078a2 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007696:	4b0b      	ldr	r3, [pc, #44]	; (80076c4 <HAL_RCC_OscConfig+0x570>)
 8007698:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800769c:	f003 0302 	and.w	r3, r3, #2
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d0ed      	beq.n	8007680 <HAL_RCC_OscConfig+0x52c>
 80076a4:	e019      	b.n	80076da <HAL_RCC_OscConfig+0x586>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80076a6:	f7fb fdab 	bl	8003200 <HAL_GetTick>
 80076aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80076ac:	e00e      	b.n	80076cc <HAL_RCC_OscConfig+0x578>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80076ae:	f7fb fda7 	bl	8003200 <HAL_GetTick>
 80076b2:	4602      	mov	r2, r0
 80076b4:	693b      	ldr	r3, [r7, #16]
 80076b6:	1ad3      	subs	r3, r2, r3
 80076b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80076bc:	4293      	cmp	r3, r2
 80076be:	d905      	bls.n	80076cc <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 80076c0:	2303      	movs	r3, #3
 80076c2:	e0ee      	b.n	80078a2 <HAL_RCC_OscConfig+0x74e>
 80076c4:	40021000 	.word	0x40021000
 80076c8:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80076cc:	4b77      	ldr	r3, [pc, #476]	; (80078ac <HAL_RCC_OscConfig+0x758>)
 80076ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80076d2:	f003 0302 	and.w	r3, r3, #2
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d1e9      	bne.n	80076ae <HAL_RCC_OscConfig+0x55a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80076da:	7ffb      	ldrb	r3, [r7, #31]
 80076dc:	2b01      	cmp	r3, #1
 80076de:	d105      	bne.n	80076ec <HAL_RCC_OscConfig+0x598>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80076e0:	4b72      	ldr	r3, [pc, #456]	; (80078ac <HAL_RCC_OscConfig+0x758>)
 80076e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80076e4:	4a71      	ldr	r2, [pc, #452]	; (80078ac <HAL_RCC_OscConfig+0x758>)
 80076e6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80076ea:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	f000 80d5 	beq.w	80078a0 <HAL_RCC_OscConfig+0x74c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 80076f6:	69bb      	ldr	r3, [r7, #24]
 80076f8:	2b0c      	cmp	r3, #12
 80076fa:	f000 808e 	beq.w	800781a <HAL_RCC_OscConfig+0x6c6>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007702:	2b02      	cmp	r3, #2
 8007704:	d15b      	bne.n	80077be <HAL_RCC_OscConfig+0x66a>
#endif /* RCC_PLLP_SUPPORT */
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007706:	4b69      	ldr	r3, [pc, #420]	; (80078ac <HAL_RCC_OscConfig+0x758>)
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	4a68      	ldr	r2, [pc, #416]	; (80078ac <HAL_RCC_OscConfig+0x758>)
 800770c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007710:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007712:	f7fb fd75 	bl	8003200 <HAL_GetTick>
 8007716:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007718:	e008      	b.n	800772c <HAL_RCC_OscConfig+0x5d8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800771a:	f7fb fd71 	bl	8003200 <HAL_GetTick>
 800771e:	4602      	mov	r2, r0
 8007720:	693b      	ldr	r3, [r7, #16]
 8007722:	1ad3      	subs	r3, r2, r3
 8007724:	2b02      	cmp	r3, #2
 8007726:	d901      	bls.n	800772c <HAL_RCC_OscConfig+0x5d8>
          {
            return HAL_TIMEOUT;
 8007728:	2303      	movs	r3, #3
 800772a:	e0ba      	b.n	80078a2 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800772c:	4b5f      	ldr	r3, [pc, #380]	; (80078ac <HAL_RCC_OscConfig+0x758>)
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007734:	2b00      	cmp	r3, #0
 8007736:	d1f0      	bne.n	800771a <HAL_RCC_OscConfig+0x5c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007738:	4b5c      	ldr	r3, [pc, #368]	; (80078ac <HAL_RCC_OscConfig+0x758>)
 800773a:	68da      	ldr	r2, [r3, #12]
 800773c:	4b5c      	ldr	r3, [pc, #368]	; (80078b0 <HAL_RCC_OscConfig+0x75c>)
 800773e:	4013      	ands	r3, r2
 8007740:	687a      	ldr	r2, [r7, #4]
 8007742:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8007744:	687a      	ldr	r2, [r7, #4]
 8007746:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8007748:	3a01      	subs	r2, #1
 800774a:	0112      	lsls	r2, r2, #4
 800774c:	4311      	orrs	r1, r2
 800774e:	687a      	ldr	r2, [r7, #4]
 8007750:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007752:	0212      	lsls	r2, r2, #8
 8007754:	4311      	orrs	r1, r2
 8007756:	687a      	ldr	r2, [r7, #4]
 8007758:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800775a:	0852      	lsrs	r2, r2, #1
 800775c:	3a01      	subs	r2, #1
 800775e:	0552      	lsls	r2, r2, #21
 8007760:	4311      	orrs	r1, r2
 8007762:	687a      	ldr	r2, [r7, #4]
 8007764:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8007766:	0852      	lsrs	r2, r2, #1
 8007768:	3a01      	subs	r2, #1
 800776a:	0652      	lsls	r2, r2, #25
 800776c:	4311      	orrs	r1, r2
 800776e:	687a      	ldr	r2, [r7, #4]
 8007770:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007772:	0912      	lsrs	r2, r2, #4
 8007774:	0452      	lsls	r2, r2, #17
 8007776:	430a      	orrs	r2, r1
 8007778:	494c      	ldr	r1, [pc, #304]	; (80078ac <HAL_RCC_OscConfig+0x758>)
 800777a:	4313      	orrs	r3, r2
 800777c:	60cb      	str	r3, [r1, #12]
#endif
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800777e:	4b4b      	ldr	r3, [pc, #300]	; (80078ac <HAL_RCC_OscConfig+0x758>)
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	4a4a      	ldr	r2, [pc, #296]	; (80078ac <HAL_RCC_OscConfig+0x758>)
 8007784:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007788:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800778a:	4b48      	ldr	r3, [pc, #288]	; (80078ac <HAL_RCC_OscConfig+0x758>)
 800778c:	68db      	ldr	r3, [r3, #12]
 800778e:	4a47      	ldr	r2, [pc, #284]	; (80078ac <HAL_RCC_OscConfig+0x758>)
 8007790:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007794:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007796:	f7fb fd33 	bl	8003200 <HAL_GetTick>
 800779a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800779c:	e008      	b.n	80077b0 <HAL_RCC_OscConfig+0x65c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800779e:	f7fb fd2f 	bl	8003200 <HAL_GetTick>
 80077a2:	4602      	mov	r2, r0
 80077a4:	693b      	ldr	r3, [r7, #16]
 80077a6:	1ad3      	subs	r3, r2, r3
 80077a8:	2b02      	cmp	r3, #2
 80077aa:	d901      	bls.n	80077b0 <HAL_RCC_OscConfig+0x65c>
          {
            return HAL_TIMEOUT;
 80077ac:	2303      	movs	r3, #3
 80077ae:	e078      	b.n	80078a2 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80077b0:	4b3e      	ldr	r3, [pc, #248]	; (80078ac <HAL_RCC_OscConfig+0x758>)
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d0f0      	beq.n	800779e <HAL_RCC_OscConfig+0x64a>
 80077bc:	e070      	b.n	80078a0 <HAL_RCC_OscConfig+0x74c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80077be:	4b3b      	ldr	r3, [pc, #236]	; (80078ac <HAL_RCC_OscConfig+0x758>)
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	4a3a      	ldr	r2, [pc, #232]	; (80078ac <HAL_RCC_OscConfig+0x758>)
 80077c4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80077c8:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80077ca:	4b38      	ldr	r3, [pc, #224]	; (80078ac <HAL_RCC_OscConfig+0x758>)
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d105      	bne.n	80077e2 <HAL_RCC_OscConfig+0x68e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80077d6:	4b35      	ldr	r3, [pc, #212]	; (80078ac <HAL_RCC_OscConfig+0x758>)
 80077d8:	68db      	ldr	r3, [r3, #12]
 80077da:	4a34      	ldr	r2, [pc, #208]	; (80078ac <HAL_RCC_OscConfig+0x758>)
 80077dc:	f023 0303 	bic.w	r3, r3, #3
 80077e0:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80077e2:	4b32      	ldr	r3, [pc, #200]	; (80078ac <HAL_RCC_OscConfig+0x758>)
 80077e4:	68db      	ldr	r3, [r3, #12]
 80077e6:	4a31      	ldr	r2, [pc, #196]	; (80078ac <HAL_RCC_OscConfig+0x758>)
 80077e8:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80077ec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80077f0:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077f2:	f7fb fd05 	bl	8003200 <HAL_GetTick>
 80077f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80077f8:	e008      	b.n	800780c <HAL_RCC_OscConfig+0x6b8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80077fa:	f7fb fd01 	bl	8003200 <HAL_GetTick>
 80077fe:	4602      	mov	r2, r0
 8007800:	693b      	ldr	r3, [r7, #16]
 8007802:	1ad3      	subs	r3, r2, r3
 8007804:	2b02      	cmp	r3, #2
 8007806:	d901      	bls.n	800780c <HAL_RCC_OscConfig+0x6b8>
          {
            return HAL_TIMEOUT;
 8007808:	2303      	movs	r3, #3
 800780a:	e04a      	b.n	80078a2 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800780c:	4b27      	ldr	r3, [pc, #156]	; (80078ac <HAL_RCC_OscConfig+0x758>)
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007814:	2b00      	cmp	r3, #0
 8007816:	d1f0      	bne.n	80077fa <HAL_RCC_OscConfig+0x6a6>
 8007818:	e042      	b.n	80078a0 <HAL_RCC_OscConfig+0x74c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800781e:	2b01      	cmp	r3, #1
 8007820:	d101      	bne.n	8007826 <HAL_RCC_OscConfig+0x6d2>
      {
        return HAL_ERROR;
 8007822:	2301      	movs	r3, #1
 8007824:	e03d      	b.n	80078a2 <HAL_RCC_OscConfig+0x74e>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 8007826:	4b21      	ldr	r3, [pc, #132]	; (80078ac <HAL_RCC_OscConfig+0x758>)
 8007828:	68db      	ldr	r3, [r3, #12]
 800782a:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800782c:	697b      	ldr	r3, [r7, #20]
 800782e:	f003 0203 	and.w	r2, r3, #3
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007836:	429a      	cmp	r2, r3
 8007838:	d130      	bne.n	800789c <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800783a:	697b      	ldr	r3, [r7, #20]
 800783c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007844:	3b01      	subs	r3, #1
 8007846:	011b      	lsls	r3, r3, #4
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007848:	429a      	cmp	r2, r3
 800784a:	d127      	bne.n	800789c <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800784c:	697b      	ldr	r3, [r7, #20]
 800784e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007856:	021b      	lsls	r3, r3, #8
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007858:	429a      	cmp	r2, r3
 800785a:	d11f      	bne.n	800789c <HAL_RCC_OscConfig+0x748>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800785c:	697b      	ldr	r3, [r7, #20]
 800785e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007862:	687a      	ldr	r2, [r7, #4]
 8007864:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007866:	2a07      	cmp	r2, #7
 8007868:	bf14      	ite	ne
 800786a:	2201      	movne	r2, #1
 800786c:	2200      	moveq	r2, #0
 800786e:	b2d2      	uxtb	r2, r2
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007870:	4293      	cmp	r3, r2
 8007872:	d113      	bne.n	800789c <HAL_RCC_OscConfig+0x748>
#endif
#endif
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007874:	697b      	ldr	r3, [r7, #20]
 8007876:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800787e:	085b      	lsrs	r3, r3, #1
 8007880:	3b01      	subs	r3, #1
 8007882:	055b      	lsls	r3, r3, #21
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8007884:	429a      	cmp	r2, r3
 8007886:	d109      	bne.n	800789c <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007888:	697b      	ldr	r3, [r7, #20]
 800788a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007892:	085b      	lsrs	r3, r3, #1
 8007894:	3b01      	subs	r3, #1
 8007896:	065b      	lsls	r3, r3, #25
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007898:	429a      	cmp	r2, r3
 800789a:	d001      	beq.n	80078a0 <HAL_RCC_OscConfig+0x74c>
        {
          return HAL_ERROR;
 800789c:	2301      	movs	r3, #1
 800789e:	e000      	b.n	80078a2 <HAL_RCC_OscConfig+0x74e>
        }
      }
    }
  }
  return HAL_OK;
 80078a0:	2300      	movs	r3, #0
}
 80078a2:	4618      	mov	r0, r3
 80078a4:	3720      	adds	r7, #32
 80078a6:	46bd      	mov	sp, r7
 80078a8:	bd80      	pop	{r7, pc}
 80078aa:	bf00      	nop
 80078ac:	40021000 	.word	0x40021000
 80078b0:	f99d808c 	.word	0xf99d808c

080078b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80078b4:	b580      	push	{r7, lr}
 80078b6:	b084      	sub	sp, #16
 80078b8:	af00      	add	r7, sp, #0
 80078ba:	6078      	str	r0, [r7, #4]
 80078bc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d101      	bne.n	80078c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80078c4:	2301      	movs	r3, #1
 80078c6:	e0c8      	b.n	8007a5a <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80078c8:	4b66      	ldr	r3, [pc, #408]	; (8007a64 <HAL_RCC_ClockConfig+0x1b0>)
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	f003 0307 	and.w	r3, r3, #7
 80078d0:	683a      	ldr	r2, [r7, #0]
 80078d2:	429a      	cmp	r2, r3
 80078d4:	d910      	bls.n	80078f8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80078d6:	4b63      	ldr	r3, [pc, #396]	; (8007a64 <HAL_RCC_ClockConfig+0x1b0>)
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	f023 0207 	bic.w	r2, r3, #7
 80078de:	4961      	ldr	r1, [pc, #388]	; (8007a64 <HAL_RCC_ClockConfig+0x1b0>)
 80078e0:	683b      	ldr	r3, [r7, #0]
 80078e2:	4313      	orrs	r3, r2
 80078e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80078e6:	4b5f      	ldr	r3, [pc, #380]	; (8007a64 <HAL_RCC_ClockConfig+0x1b0>)
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	f003 0307 	and.w	r3, r3, #7
 80078ee:	683a      	ldr	r2, [r7, #0]
 80078f0:	429a      	cmp	r2, r3
 80078f2:	d001      	beq.n	80078f8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80078f4:	2301      	movs	r3, #1
 80078f6:	e0b0      	b.n	8007a5a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	f003 0301 	and.w	r3, r3, #1
 8007900:	2b00      	cmp	r3, #0
 8007902:	d04c      	beq.n	800799e <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	685b      	ldr	r3, [r3, #4]
 8007908:	2b03      	cmp	r3, #3
 800790a:	d107      	bne.n	800791c <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800790c:	4b56      	ldr	r3, [pc, #344]	; (8007a68 <HAL_RCC_ClockConfig+0x1b4>)
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007914:	2b00      	cmp	r3, #0
 8007916:	d121      	bne.n	800795c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8007918:	2301      	movs	r3, #1
 800791a:	e09e      	b.n	8007a5a <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	685b      	ldr	r3, [r3, #4]
 8007920:	2b02      	cmp	r3, #2
 8007922:	d107      	bne.n	8007934 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007924:	4b50      	ldr	r3, [pc, #320]	; (8007a68 <HAL_RCC_ClockConfig+0x1b4>)
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800792c:	2b00      	cmp	r3, #0
 800792e:	d115      	bne.n	800795c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8007930:	2301      	movs	r3, #1
 8007932:	e092      	b.n	8007a5a <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	685b      	ldr	r3, [r3, #4]
 8007938:	2b00      	cmp	r3, #0
 800793a:	d107      	bne.n	800794c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800793c:	4b4a      	ldr	r3, [pc, #296]	; (8007a68 <HAL_RCC_ClockConfig+0x1b4>)
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	f003 0302 	and.w	r3, r3, #2
 8007944:	2b00      	cmp	r3, #0
 8007946:	d109      	bne.n	800795c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8007948:	2301      	movs	r3, #1
 800794a:	e086      	b.n	8007a5a <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800794c:	4b46      	ldr	r3, [pc, #280]	; (8007a68 <HAL_RCC_ClockConfig+0x1b4>)
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007954:	2b00      	cmp	r3, #0
 8007956:	d101      	bne.n	800795c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8007958:	2301      	movs	r3, #1
 800795a:	e07e      	b.n	8007a5a <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800795c:	4b42      	ldr	r3, [pc, #264]	; (8007a68 <HAL_RCC_ClockConfig+0x1b4>)
 800795e:	689b      	ldr	r3, [r3, #8]
 8007960:	f023 0203 	bic.w	r2, r3, #3
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	685b      	ldr	r3, [r3, #4]
 8007968:	493f      	ldr	r1, [pc, #252]	; (8007a68 <HAL_RCC_ClockConfig+0x1b4>)
 800796a:	4313      	orrs	r3, r2
 800796c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800796e:	f7fb fc47 	bl	8003200 <HAL_GetTick>
 8007972:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007974:	e00a      	b.n	800798c <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007976:	f7fb fc43 	bl	8003200 <HAL_GetTick>
 800797a:	4602      	mov	r2, r0
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	1ad3      	subs	r3, r2, r3
 8007980:	f241 3288 	movw	r2, #5000	; 0x1388
 8007984:	4293      	cmp	r3, r2
 8007986:	d901      	bls.n	800798c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8007988:	2303      	movs	r3, #3
 800798a:	e066      	b.n	8007a5a <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800798c:	4b36      	ldr	r3, [pc, #216]	; (8007a68 <HAL_RCC_ClockConfig+0x1b4>)
 800798e:	689b      	ldr	r3, [r3, #8]
 8007990:	f003 020c 	and.w	r2, r3, #12
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	685b      	ldr	r3, [r3, #4]
 8007998:	009b      	lsls	r3, r3, #2
 800799a:	429a      	cmp	r2, r3
 800799c:	d1eb      	bne.n	8007976 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	f003 0302 	and.w	r3, r3, #2
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d008      	beq.n	80079bc <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80079aa:	4b2f      	ldr	r3, [pc, #188]	; (8007a68 <HAL_RCC_ClockConfig+0x1b4>)
 80079ac:	689b      	ldr	r3, [r3, #8]
 80079ae:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	689b      	ldr	r3, [r3, #8]
 80079b6:	492c      	ldr	r1, [pc, #176]	; (8007a68 <HAL_RCC_ClockConfig+0x1b4>)
 80079b8:	4313      	orrs	r3, r2
 80079ba:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80079bc:	4b29      	ldr	r3, [pc, #164]	; (8007a64 <HAL_RCC_ClockConfig+0x1b0>)
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	f003 0307 	and.w	r3, r3, #7
 80079c4:	683a      	ldr	r2, [r7, #0]
 80079c6:	429a      	cmp	r2, r3
 80079c8:	d210      	bcs.n	80079ec <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80079ca:	4b26      	ldr	r3, [pc, #152]	; (8007a64 <HAL_RCC_ClockConfig+0x1b0>)
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	f023 0207 	bic.w	r2, r3, #7
 80079d2:	4924      	ldr	r1, [pc, #144]	; (8007a64 <HAL_RCC_ClockConfig+0x1b0>)
 80079d4:	683b      	ldr	r3, [r7, #0]
 80079d6:	4313      	orrs	r3, r2
 80079d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80079da:	4b22      	ldr	r3, [pc, #136]	; (8007a64 <HAL_RCC_ClockConfig+0x1b0>)
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	f003 0307 	and.w	r3, r3, #7
 80079e2:	683a      	ldr	r2, [r7, #0]
 80079e4:	429a      	cmp	r2, r3
 80079e6:	d001      	beq.n	80079ec <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80079e8:	2301      	movs	r3, #1
 80079ea:	e036      	b.n	8007a5a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	f003 0304 	and.w	r3, r3, #4
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d008      	beq.n	8007a0a <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80079f8:	4b1b      	ldr	r3, [pc, #108]	; (8007a68 <HAL_RCC_ClockConfig+0x1b4>)
 80079fa:	689b      	ldr	r3, [r3, #8]
 80079fc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	68db      	ldr	r3, [r3, #12]
 8007a04:	4918      	ldr	r1, [pc, #96]	; (8007a68 <HAL_RCC_ClockConfig+0x1b4>)
 8007a06:	4313      	orrs	r3, r2
 8007a08:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	f003 0308 	and.w	r3, r3, #8
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d009      	beq.n	8007a2a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007a16:	4b14      	ldr	r3, [pc, #80]	; (8007a68 <HAL_RCC_ClockConfig+0x1b4>)
 8007a18:	689b      	ldr	r3, [r3, #8]
 8007a1a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	691b      	ldr	r3, [r3, #16]
 8007a22:	00db      	lsls	r3, r3, #3
 8007a24:	4910      	ldr	r1, [pc, #64]	; (8007a68 <HAL_RCC_ClockConfig+0x1b4>)
 8007a26:	4313      	orrs	r3, r2
 8007a28:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007a2a:	f000 f825 	bl	8007a78 <HAL_RCC_GetSysClockFreq>
 8007a2e:	4601      	mov	r1, r0
 8007a30:	4b0d      	ldr	r3, [pc, #52]	; (8007a68 <HAL_RCC_ClockConfig+0x1b4>)
 8007a32:	689b      	ldr	r3, [r3, #8]
 8007a34:	091b      	lsrs	r3, r3, #4
 8007a36:	f003 030f 	and.w	r3, r3, #15
 8007a3a:	4a0c      	ldr	r2, [pc, #48]	; (8007a6c <HAL_RCC_ClockConfig+0x1b8>)
 8007a3c:	5cd3      	ldrb	r3, [r2, r3]
 8007a3e:	f003 031f 	and.w	r3, r3, #31
 8007a42:	fa21 f303 	lsr.w	r3, r1, r3
 8007a46:	4a0a      	ldr	r2, [pc, #40]	; (8007a70 <HAL_RCC_ClockConfig+0x1bc>)
 8007a48:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8007a4a:	4b0a      	ldr	r3, [pc, #40]	; (8007a74 <HAL_RCC_ClockConfig+0x1c0>)
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	4618      	mov	r0, r3
 8007a50:	f7fb fb8a 	bl	8003168 <HAL_InitTick>
 8007a54:	4603      	mov	r3, r0
 8007a56:	72fb      	strb	r3, [r7, #11]

  return status;
 8007a58:	7afb      	ldrb	r3, [r7, #11]
}
 8007a5a:	4618      	mov	r0, r3
 8007a5c:	3710      	adds	r7, #16
 8007a5e:	46bd      	mov	sp, r7
 8007a60:	bd80      	pop	{r7, pc}
 8007a62:	bf00      	nop
 8007a64:	40022000 	.word	0x40022000
 8007a68:	40021000 	.word	0x40021000
 8007a6c:	0800eadc 	.word	0x0800eadc
 8007a70:	20000008 	.word	0x20000008
 8007a74:	20000020 	.word	0x20000020

08007a78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007a78:	b480      	push	{r7}
 8007a7a:	b089      	sub	sp, #36	; 0x24
 8007a7c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8007a7e:	2300      	movs	r3, #0
 8007a80:	61fb      	str	r3, [r7, #28]
 8007a82:	2300      	movs	r3, #0
 8007a84:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007a86:	4b3d      	ldr	r3, [pc, #244]	; (8007b7c <HAL_RCC_GetSysClockFreq+0x104>)
 8007a88:	689b      	ldr	r3, [r3, #8]
 8007a8a:	f003 030c 	and.w	r3, r3, #12
 8007a8e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007a90:	4b3a      	ldr	r3, [pc, #232]	; (8007b7c <HAL_RCC_GetSysClockFreq+0x104>)
 8007a92:	68db      	ldr	r3, [r3, #12]
 8007a94:	f003 0303 	and.w	r3, r3, #3
 8007a98:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8007a9a:	693b      	ldr	r3, [r7, #16]
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d005      	beq.n	8007aac <HAL_RCC_GetSysClockFreq+0x34>
 8007aa0:	693b      	ldr	r3, [r7, #16]
 8007aa2:	2b0c      	cmp	r3, #12
 8007aa4:	d121      	bne.n	8007aea <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	2b01      	cmp	r3, #1
 8007aaa:	d11e      	bne.n	8007aea <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8007aac:	4b33      	ldr	r3, [pc, #204]	; (8007b7c <HAL_RCC_GetSysClockFreq+0x104>)
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	f003 0308 	and.w	r3, r3, #8
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d107      	bne.n	8007ac8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8007ab8:	4b30      	ldr	r3, [pc, #192]	; (8007b7c <HAL_RCC_GetSysClockFreq+0x104>)
 8007aba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007abe:	0a1b      	lsrs	r3, r3, #8
 8007ac0:	f003 030f 	and.w	r3, r3, #15
 8007ac4:	61fb      	str	r3, [r7, #28]
 8007ac6:	e005      	b.n	8007ad4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8007ac8:	4b2c      	ldr	r3, [pc, #176]	; (8007b7c <HAL_RCC_GetSysClockFreq+0x104>)
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	091b      	lsrs	r3, r3, #4
 8007ace:	f003 030f 	and.w	r3, r3, #15
 8007ad2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8007ad4:	4a2a      	ldr	r2, [pc, #168]	; (8007b80 <HAL_RCC_GetSysClockFreq+0x108>)
 8007ad6:	69fb      	ldr	r3, [r7, #28]
 8007ad8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007adc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007ade:	693b      	ldr	r3, [r7, #16]
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d10d      	bne.n	8007b00 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8007ae4:	69fb      	ldr	r3, [r7, #28]
 8007ae6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007ae8:	e00a      	b.n	8007b00 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8007aea:	693b      	ldr	r3, [r7, #16]
 8007aec:	2b04      	cmp	r3, #4
 8007aee:	d102      	bne.n	8007af6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007af0:	4b24      	ldr	r3, [pc, #144]	; (8007b84 <HAL_RCC_GetSysClockFreq+0x10c>)
 8007af2:	61bb      	str	r3, [r7, #24]
 8007af4:	e004      	b.n	8007b00 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8007af6:	693b      	ldr	r3, [r7, #16]
 8007af8:	2b08      	cmp	r3, #8
 8007afa:	d101      	bne.n	8007b00 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007afc:	4b22      	ldr	r3, [pc, #136]	; (8007b88 <HAL_RCC_GetSysClockFreq+0x110>)
 8007afe:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8007b00:	693b      	ldr	r3, [r7, #16]
 8007b02:	2b0c      	cmp	r3, #12
 8007b04:	d133      	bne.n	8007b6e <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007b06:	4b1d      	ldr	r3, [pc, #116]	; (8007b7c <HAL_RCC_GetSysClockFreq+0x104>)
 8007b08:	68db      	ldr	r3, [r3, #12]
 8007b0a:	f003 0303 	and.w	r3, r3, #3
 8007b0e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007b10:	68bb      	ldr	r3, [r7, #8]
 8007b12:	2b02      	cmp	r3, #2
 8007b14:	d002      	beq.n	8007b1c <HAL_RCC_GetSysClockFreq+0xa4>
 8007b16:	2b03      	cmp	r3, #3
 8007b18:	d003      	beq.n	8007b22 <HAL_RCC_GetSysClockFreq+0xaa>
 8007b1a:	e005      	b.n	8007b28 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8007b1c:	4b19      	ldr	r3, [pc, #100]	; (8007b84 <HAL_RCC_GetSysClockFreq+0x10c>)
 8007b1e:	617b      	str	r3, [r7, #20]
      break;
 8007b20:	e005      	b.n	8007b2e <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8007b22:	4b19      	ldr	r3, [pc, #100]	; (8007b88 <HAL_RCC_GetSysClockFreq+0x110>)
 8007b24:	617b      	str	r3, [r7, #20]
      break;
 8007b26:	e002      	b.n	8007b2e <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8007b28:	69fb      	ldr	r3, [r7, #28]
 8007b2a:	617b      	str	r3, [r7, #20]
      break;
 8007b2c:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007b2e:	4b13      	ldr	r3, [pc, #76]	; (8007b7c <HAL_RCC_GetSysClockFreq+0x104>)
 8007b30:	68db      	ldr	r3, [r3, #12]
 8007b32:	091b      	lsrs	r3, r3, #4
 8007b34:	f003 0307 	and.w	r3, r3, #7
 8007b38:	3301      	adds	r3, #1
 8007b3a:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8007b3c:	4b0f      	ldr	r3, [pc, #60]	; (8007b7c <HAL_RCC_GetSysClockFreq+0x104>)
 8007b3e:	68db      	ldr	r3, [r3, #12]
 8007b40:	0a1b      	lsrs	r3, r3, #8
 8007b42:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007b46:	697a      	ldr	r2, [r7, #20]
 8007b48:	fb02 f203 	mul.w	r2, r2, r3
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b52:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007b54:	4b09      	ldr	r3, [pc, #36]	; (8007b7c <HAL_RCC_GetSysClockFreq+0x104>)
 8007b56:	68db      	ldr	r3, [r3, #12]
 8007b58:	0e5b      	lsrs	r3, r3, #25
 8007b5a:	f003 0303 	and.w	r3, r3, #3
 8007b5e:	3301      	adds	r3, #1
 8007b60:	005b      	lsls	r3, r3, #1
 8007b62:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8007b64:	697a      	ldr	r2, [r7, #20]
 8007b66:	683b      	ldr	r3, [r7, #0]
 8007b68:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b6c:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8007b6e:	69bb      	ldr	r3, [r7, #24]
}
 8007b70:	4618      	mov	r0, r3
 8007b72:	3724      	adds	r7, #36	; 0x24
 8007b74:	46bd      	mov	sp, r7
 8007b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b7a:	4770      	bx	lr
 8007b7c:	40021000 	.word	0x40021000
 8007b80:	0800eaf4 	.word	0x0800eaf4
 8007b84:	00f42400 	.word	0x00f42400
 8007b88:	007a1200 	.word	0x007a1200

08007b8c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007b8c:	b480      	push	{r7}
 8007b8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007b90:	4b03      	ldr	r3, [pc, #12]	; (8007ba0 <HAL_RCC_GetHCLKFreq+0x14>)
 8007b92:	681b      	ldr	r3, [r3, #0]
}
 8007b94:	4618      	mov	r0, r3
 8007b96:	46bd      	mov	sp, r7
 8007b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b9c:	4770      	bx	lr
 8007b9e:	bf00      	nop
 8007ba0:	20000008 	.word	0x20000008

08007ba4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007ba4:	b580      	push	{r7, lr}
 8007ba6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007ba8:	f7ff fff0 	bl	8007b8c <HAL_RCC_GetHCLKFreq>
 8007bac:	4601      	mov	r1, r0
 8007bae:	4b06      	ldr	r3, [pc, #24]	; (8007bc8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007bb0:	689b      	ldr	r3, [r3, #8]
 8007bb2:	0a1b      	lsrs	r3, r3, #8
 8007bb4:	f003 0307 	and.w	r3, r3, #7
 8007bb8:	4a04      	ldr	r2, [pc, #16]	; (8007bcc <HAL_RCC_GetPCLK1Freq+0x28>)
 8007bba:	5cd3      	ldrb	r3, [r2, r3]
 8007bbc:	f003 031f 	and.w	r3, r3, #31
 8007bc0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007bc4:	4618      	mov	r0, r3
 8007bc6:	bd80      	pop	{r7, pc}
 8007bc8:	40021000 	.word	0x40021000
 8007bcc:	0800eaec 	.word	0x0800eaec

08007bd0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007bd0:	b580      	push	{r7, lr}
 8007bd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007bd4:	f7ff ffda 	bl	8007b8c <HAL_RCC_GetHCLKFreq>
 8007bd8:	4601      	mov	r1, r0
 8007bda:	4b06      	ldr	r3, [pc, #24]	; (8007bf4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007bdc:	689b      	ldr	r3, [r3, #8]
 8007bde:	0adb      	lsrs	r3, r3, #11
 8007be0:	f003 0307 	and.w	r3, r3, #7
 8007be4:	4a04      	ldr	r2, [pc, #16]	; (8007bf8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007be6:	5cd3      	ldrb	r3, [r2, r3]
 8007be8:	f003 031f 	and.w	r3, r3, #31
 8007bec:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007bf0:	4618      	mov	r0, r3
 8007bf2:	bd80      	pop	{r7, pc}
 8007bf4:	40021000 	.word	0x40021000
 8007bf8:	0800eaec 	.word	0x0800eaec

08007bfc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8007bfc:	b580      	push	{r7, lr}
 8007bfe:	b086      	sub	sp, #24
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8007c04:	2300      	movs	r3, #0
 8007c06:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8007c08:	4b2a      	ldr	r3, [pc, #168]	; (8007cb4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007c0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d003      	beq.n	8007c1c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8007c14:	f7ff f962 	bl	8006edc <HAL_PWREx_GetVoltageRange>
 8007c18:	6178      	str	r0, [r7, #20]
 8007c1a:	e014      	b.n	8007c46 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8007c1c:	4b25      	ldr	r3, [pc, #148]	; (8007cb4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007c1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c20:	4a24      	ldr	r2, [pc, #144]	; (8007cb4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007c22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007c26:	6593      	str	r3, [r2, #88]	; 0x58
 8007c28:	4b22      	ldr	r3, [pc, #136]	; (8007cb4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007c2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007c30:	60fb      	str	r3, [r7, #12]
 8007c32:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8007c34:	f7ff f952 	bl	8006edc <HAL_PWREx_GetVoltageRange>
 8007c38:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8007c3a:	4b1e      	ldr	r3, [pc, #120]	; (8007cb4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007c3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c3e:	4a1d      	ldr	r2, [pc, #116]	; (8007cb4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007c40:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007c44:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007c46:	697b      	ldr	r3, [r7, #20]
 8007c48:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007c4c:	d10b      	bne.n	8007c66 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	2b80      	cmp	r3, #128	; 0x80
 8007c52:	d919      	bls.n	8007c88 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	2ba0      	cmp	r3, #160	; 0xa0
 8007c58:	d902      	bls.n	8007c60 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007c5a:	2302      	movs	r3, #2
 8007c5c:	613b      	str	r3, [r7, #16]
 8007c5e:	e013      	b.n	8007c88 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007c60:	2301      	movs	r3, #1
 8007c62:	613b      	str	r3, [r7, #16]
 8007c64:	e010      	b.n	8007c88 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	2b80      	cmp	r3, #128	; 0x80
 8007c6a:	d902      	bls.n	8007c72 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8007c6c:	2303      	movs	r3, #3
 8007c6e:	613b      	str	r3, [r7, #16]
 8007c70:	e00a      	b.n	8007c88 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	2b80      	cmp	r3, #128	; 0x80
 8007c76:	d102      	bne.n	8007c7e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007c78:	2302      	movs	r3, #2
 8007c7a:	613b      	str	r3, [r7, #16]
 8007c7c:	e004      	b.n	8007c88 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	2b70      	cmp	r3, #112	; 0x70
 8007c82:	d101      	bne.n	8007c88 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007c84:	2301      	movs	r3, #1
 8007c86:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8007c88:	4b0b      	ldr	r3, [pc, #44]	; (8007cb8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	f023 0207 	bic.w	r2, r3, #7
 8007c90:	4909      	ldr	r1, [pc, #36]	; (8007cb8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007c92:	693b      	ldr	r3, [r7, #16]
 8007c94:	4313      	orrs	r3, r2
 8007c96:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8007c98:	4b07      	ldr	r3, [pc, #28]	; (8007cb8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	f003 0307 	and.w	r3, r3, #7
 8007ca0:	693a      	ldr	r2, [r7, #16]
 8007ca2:	429a      	cmp	r2, r3
 8007ca4:	d001      	beq.n	8007caa <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8007ca6:	2301      	movs	r3, #1
 8007ca8:	e000      	b.n	8007cac <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8007caa:	2300      	movs	r3, #0
}
 8007cac:	4618      	mov	r0, r3
 8007cae:	3718      	adds	r7, #24
 8007cb0:	46bd      	mov	sp, r7
 8007cb2:	bd80      	pop	{r7, pc}
 8007cb4:	40021000 	.word	0x40021000
 8007cb8:	40022000 	.word	0x40022000

08007cbc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007cbc:	b580      	push	{r7, lr}
 8007cbe:	b086      	sub	sp, #24
 8007cc0:	af00      	add	r7, sp, #0
 8007cc2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007cc4:	2300      	movs	r3, #0
 8007cc6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007cc8:	2300      	movs	r3, #0
 8007cca:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d03f      	beq.n	8007d58 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007cdc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007ce0:	d01c      	beq.n	8007d1c <HAL_RCCEx_PeriphCLKConfig+0x60>
 8007ce2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007ce6:	d802      	bhi.n	8007cee <HAL_RCCEx_PeriphCLKConfig+0x32>
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d00e      	beq.n	8007d0a <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8007cec:	e01f      	b.n	8007d2e <HAL_RCCEx_PeriphCLKConfig+0x72>
 8007cee:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007cf2:	d003      	beq.n	8007cfc <HAL_RCCEx_PeriphCLKConfig+0x40>
 8007cf4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007cf8:	d01c      	beq.n	8007d34 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8007cfa:	e018      	b.n	8007d2e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007cfc:	4b85      	ldr	r3, [pc, #532]	; (8007f14 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007cfe:	68db      	ldr	r3, [r3, #12]
 8007d00:	4a84      	ldr	r2, [pc, #528]	; (8007f14 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007d02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007d06:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007d08:	e015      	b.n	8007d36 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	3304      	adds	r3, #4
 8007d0e:	2100      	movs	r1, #0
 8007d10:	4618      	mov	r0, r3
 8007d12:	f000 ff41 	bl	8008b98 <RCCEx_PLLSAI1_Config>
 8007d16:	4603      	mov	r3, r0
 8007d18:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007d1a:	e00c      	b.n	8007d36 <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	3320      	adds	r3, #32
 8007d20:	2100      	movs	r1, #0
 8007d22:	4618      	mov	r0, r3
 8007d24:	f001 f828 	bl	8008d78 <RCCEx_PLLSAI2_Config>
 8007d28:	4603      	mov	r3, r0
 8007d2a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007d2c:	e003      	b.n	8007d36 <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007d2e:	2301      	movs	r3, #1
 8007d30:	74fb      	strb	r3, [r7, #19]
      break;
 8007d32:	e000      	b.n	8007d36 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8007d34:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007d36:	7cfb      	ldrb	r3, [r7, #19]
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d10b      	bne.n	8007d54 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007d3c:	4b75      	ldr	r3, [pc, #468]	; (8007f14 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007d3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007d42:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007d4a:	4972      	ldr	r1, [pc, #456]	; (8007f14 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007d4c:	4313      	orrs	r3, r2
 8007d4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8007d52:	e001      	b.n	8007d58 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d54:	7cfb      	ldrb	r3, [r7, #19]
 8007d56:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d03f      	beq.n	8007de4 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007d68:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007d6c:	d01c      	beq.n	8007da8 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8007d6e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007d72:	d802      	bhi.n	8007d7a <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d00e      	beq.n	8007d96 <HAL_RCCEx_PeriphCLKConfig+0xda>
 8007d78:	e01f      	b.n	8007dba <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8007d7a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007d7e:	d003      	beq.n	8007d88 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8007d80:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8007d84:	d01c      	beq.n	8007dc0 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8007d86:	e018      	b.n	8007dba <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007d88:	4b62      	ldr	r3, [pc, #392]	; (8007f14 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007d8a:	68db      	ldr	r3, [r3, #12]
 8007d8c:	4a61      	ldr	r2, [pc, #388]	; (8007f14 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007d8e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007d92:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007d94:	e015      	b.n	8007dc2 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	3304      	adds	r3, #4
 8007d9a:	2100      	movs	r1, #0
 8007d9c:	4618      	mov	r0, r3
 8007d9e:	f000 fefb 	bl	8008b98 <RCCEx_PLLSAI1_Config>
 8007da2:	4603      	mov	r3, r0
 8007da4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007da6:	e00c      	b.n	8007dc2 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	3320      	adds	r3, #32
 8007dac:	2100      	movs	r1, #0
 8007dae:	4618      	mov	r0, r3
 8007db0:	f000 ffe2 	bl	8008d78 <RCCEx_PLLSAI2_Config>
 8007db4:	4603      	mov	r3, r0
 8007db6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007db8:	e003      	b.n	8007dc2 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007dba:	2301      	movs	r3, #1
 8007dbc:	74fb      	strb	r3, [r7, #19]
      break;
 8007dbe:	e000      	b.n	8007dc2 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8007dc0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007dc2:	7cfb      	ldrb	r3, [r7, #19]
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d10b      	bne.n	8007de0 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007dc8:	4b52      	ldr	r3, [pc, #328]	; (8007f14 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007dca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007dce:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007dd6:	494f      	ldr	r1, [pc, #316]	; (8007f14 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007dd8:	4313      	orrs	r3, r2
 8007dda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8007dde:	e001      	b.n	8007de4 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007de0:	7cfb      	ldrb	r3, [r7, #19]
 8007de2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	f000 80a0 	beq.w	8007f32 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007df2:	2300      	movs	r3, #0
 8007df4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007df6:	4b47      	ldr	r3, [pc, #284]	; (8007f14 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007df8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007dfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d101      	bne.n	8007e06 <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8007e02:	2301      	movs	r3, #1
 8007e04:	e000      	b.n	8007e08 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8007e06:	2300      	movs	r3, #0
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d00d      	beq.n	8007e28 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007e0c:	4b41      	ldr	r3, [pc, #260]	; (8007f14 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007e0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e10:	4a40      	ldr	r2, [pc, #256]	; (8007f14 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007e12:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007e16:	6593      	str	r3, [r2, #88]	; 0x58
 8007e18:	4b3e      	ldr	r3, [pc, #248]	; (8007f14 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007e1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007e20:	60bb      	str	r3, [r7, #8]
 8007e22:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007e24:	2301      	movs	r3, #1
 8007e26:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007e28:	4b3b      	ldr	r3, [pc, #236]	; (8007f18 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	4a3a      	ldr	r2, [pc, #232]	; (8007f18 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8007e2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007e32:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007e34:	f7fb f9e4 	bl	8003200 <HAL_GetTick>
 8007e38:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007e3a:	e009      	b.n	8007e50 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007e3c:	f7fb f9e0 	bl	8003200 <HAL_GetTick>
 8007e40:	4602      	mov	r2, r0
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	1ad3      	subs	r3, r2, r3
 8007e46:	2b02      	cmp	r3, #2
 8007e48:	d902      	bls.n	8007e50 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 8007e4a:	2303      	movs	r3, #3
 8007e4c:	74fb      	strb	r3, [r7, #19]
        break;
 8007e4e:	e005      	b.n	8007e5c <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007e50:	4b31      	ldr	r3, [pc, #196]	; (8007f18 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d0ef      	beq.n	8007e3c <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8007e5c:	7cfb      	ldrb	r3, [r7, #19]
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d15c      	bne.n	8007f1c <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007e62:	4b2c      	ldr	r3, [pc, #176]	; (8007f14 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007e64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e68:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007e6c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007e6e:	697b      	ldr	r3, [r7, #20]
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d01f      	beq.n	8007eb4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007e7a:	697a      	ldr	r2, [r7, #20]
 8007e7c:	429a      	cmp	r2, r3
 8007e7e:	d019      	beq.n	8007eb4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007e80:	4b24      	ldr	r3, [pc, #144]	; (8007f14 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007e82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e86:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007e8a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007e8c:	4b21      	ldr	r3, [pc, #132]	; (8007f14 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007e8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e92:	4a20      	ldr	r2, [pc, #128]	; (8007f14 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007e94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007e98:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007e9c:	4b1d      	ldr	r3, [pc, #116]	; (8007f14 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007e9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ea2:	4a1c      	ldr	r2, [pc, #112]	; (8007f14 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007ea4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007ea8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007eac:	4a19      	ldr	r2, [pc, #100]	; (8007f14 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007eae:	697b      	ldr	r3, [r7, #20]
 8007eb0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007eb4:	697b      	ldr	r3, [r7, #20]
 8007eb6:	f003 0301 	and.w	r3, r3, #1
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d016      	beq.n	8007eec <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ebe:	f7fb f99f 	bl	8003200 <HAL_GetTick>
 8007ec2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007ec4:	e00b      	b.n	8007ede <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007ec6:	f7fb f99b 	bl	8003200 <HAL_GetTick>
 8007eca:	4602      	mov	r2, r0
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	1ad3      	subs	r3, r2, r3
 8007ed0:	f241 3288 	movw	r2, #5000	; 0x1388
 8007ed4:	4293      	cmp	r3, r2
 8007ed6:	d902      	bls.n	8007ede <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8007ed8:	2303      	movs	r3, #3
 8007eda:	74fb      	strb	r3, [r7, #19]
            break;
 8007edc:	e006      	b.n	8007eec <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007ede:	4b0d      	ldr	r3, [pc, #52]	; (8007f14 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007ee0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ee4:	f003 0302 	and.w	r3, r3, #2
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d0ec      	beq.n	8007ec6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8007eec:	7cfb      	ldrb	r3, [r7, #19]
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d10c      	bne.n	8007f0c <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007ef2:	4b08      	ldr	r3, [pc, #32]	; (8007f14 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007ef4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ef8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007f02:	4904      	ldr	r1, [pc, #16]	; (8007f14 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007f04:	4313      	orrs	r3, r2
 8007f06:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8007f0a:	e009      	b.n	8007f20 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007f0c:	7cfb      	ldrb	r3, [r7, #19]
 8007f0e:	74bb      	strb	r3, [r7, #18]
 8007f10:	e006      	b.n	8007f20 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8007f12:	bf00      	nop
 8007f14:	40021000 	.word	0x40021000
 8007f18:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f1c:	7cfb      	ldrb	r3, [r7, #19]
 8007f1e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007f20:	7c7b      	ldrb	r3, [r7, #17]
 8007f22:	2b01      	cmp	r3, #1
 8007f24:	d105      	bne.n	8007f32 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007f26:	4b9e      	ldr	r3, [pc, #632]	; (80081a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007f28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007f2a:	4a9d      	ldr	r2, [pc, #628]	; (80081a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007f2c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007f30:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	f003 0301 	and.w	r3, r3, #1
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d00a      	beq.n	8007f54 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007f3e:	4b98      	ldr	r3, [pc, #608]	; (80081a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007f40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f44:	f023 0203 	bic.w	r2, r3, #3
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f4c:	4994      	ldr	r1, [pc, #592]	; (80081a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007f4e:	4313      	orrs	r3, r2
 8007f50:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	f003 0302 	and.w	r3, r3, #2
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d00a      	beq.n	8007f76 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007f60:	4b8f      	ldr	r3, [pc, #572]	; (80081a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007f62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f66:	f023 020c 	bic.w	r2, r3, #12
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f6e:	498c      	ldr	r1, [pc, #560]	; (80081a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007f70:	4313      	orrs	r3, r2
 8007f72:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	f003 0304 	and.w	r3, r3, #4
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d00a      	beq.n	8007f98 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007f82:	4b87      	ldr	r3, [pc, #540]	; (80081a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007f84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f88:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f90:	4983      	ldr	r1, [pc, #524]	; (80081a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007f92:	4313      	orrs	r3, r2
 8007f94:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	f003 0308 	and.w	r3, r3, #8
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d00a      	beq.n	8007fba <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007fa4:	4b7e      	ldr	r3, [pc, #504]	; (80081a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007fa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007faa:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007fb2:	497b      	ldr	r1, [pc, #492]	; (80081a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007fb4:	4313      	orrs	r3, r2
 8007fb6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	f003 0310 	and.w	r3, r3, #16
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d00a      	beq.n	8007fdc <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007fc6:	4b76      	ldr	r3, [pc, #472]	; (80081a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007fc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007fcc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007fd4:	4972      	ldr	r1, [pc, #456]	; (80081a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007fd6:	4313      	orrs	r3, r2
 8007fd8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	f003 0320 	and.w	r3, r3, #32
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d00a      	beq.n	8007ffe <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007fe8:	4b6d      	ldr	r3, [pc, #436]	; (80081a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007fea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007fee:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ff6:	496a      	ldr	r1, [pc, #424]	; (80081a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007ff8:	4313      	orrs	r3, r2
 8007ffa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008006:	2b00      	cmp	r3, #0
 8008008:	d00a      	beq.n	8008020 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800800a:	4b65      	ldr	r3, [pc, #404]	; (80081a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800800c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008010:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008018:	4961      	ldr	r1, [pc, #388]	; (80081a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800801a:	4313      	orrs	r3, r2
 800801c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008028:	2b00      	cmp	r3, #0
 800802a:	d00a      	beq.n	8008042 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800802c:	4b5c      	ldr	r3, [pc, #368]	; (80081a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800802e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008032:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800803a:	4959      	ldr	r1, [pc, #356]	; (80081a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800803c:	4313      	orrs	r3, r2
 800803e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800804a:	2b00      	cmp	r3, #0
 800804c:	d00a      	beq.n	8008064 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800804e:	4b54      	ldr	r3, [pc, #336]	; (80081a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8008050:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008054:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800805c:	4950      	ldr	r1, [pc, #320]	; (80081a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800805e:	4313      	orrs	r3, r2
 8008060:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800806c:	2b00      	cmp	r3, #0
 800806e:	d00a      	beq.n	8008086 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008070:	4b4b      	ldr	r3, [pc, #300]	; (80081a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8008072:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008076:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800807e:	4948      	ldr	r1, [pc, #288]	; (80081a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8008080:	4313      	orrs	r3, r2
 8008082:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800808e:	2b00      	cmp	r3, #0
 8008090:	d00a      	beq.n	80080a8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008092:	4b43      	ldr	r3, [pc, #268]	; (80081a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8008094:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008098:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80080a0:	493f      	ldr	r1, [pc, #252]	; (80081a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80080a2:	4313      	orrs	r3, r2
 80080a4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d028      	beq.n	8008106 <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80080b4:	4b3a      	ldr	r3, [pc, #232]	; (80081a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80080b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80080ba:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80080c2:	4937      	ldr	r1, [pc, #220]	; (80081a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80080c4:	4313      	orrs	r3, r2
 80080c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80080ce:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80080d2:	d106      	bne.n	80080e2 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80080d4:	4b32      	ldr	r3, [pc, #200]	; (80081a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80080d6:	68db      	ldr	r3, [r3, #12]
 80080d8:	4a31      	ldr	r2, [pc, #196]	; (80081a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80080da:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80080de:	60d3      	str	r3, [r2, #12]
 80080e0:	e011      	b.n	8008106 <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80080e6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80080ea:	d10c      	bne.n	8008106 <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	3304      	adds	r3, #4
 80080f0:	2101      	movs	r1, #1
 80080f2:	4618      	mov	r0, r3
 80080f4:	f000 fd50 	bl	8008b98 <RCCEx_PLLSAI1_Config>
 80080f8:	4603      	mov	r3, r0
 80080fa:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80080fc:	7cfb      	ldrb	r3, [r7, #19]
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d001      	beq.n	8008106 <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 8008102:	7cfb      	ldrb	r3, [r7, #19]
 8008104:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800810e:	2b00      	cmp	r3, #0
 8008110:	d028      	beq.n	8008164 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8008112:	4b23      	ldr	r3, [pc, #140]	; (80081a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8008114:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008118:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008120:	491f      	ldr	r1, [pc, #124]	; (80081a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8008122:	4313      	orrs	r3, r2
 8008124:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800812c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008130:	d106      	bne.n	8008140 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008132:	4b1b      	ldr	r3, [pc, #108]	; (80081a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8008134:	68db      	ldr	r3, [r3, #12]
 8008136:	4a1a      	ldr	r2, [pc, #104]	; (80081a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8008138:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800813c:	60d3      	str	r3, [r2, #12]
 800813e:	e011      	b.n	8008164 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008144:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008148:	d10c      	bne.n	8008164 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	3304      	adds	r3, #4
 800814e:	2101      	movs	r1, #1
 8008150:	4618      	mov	r0, r3
 8008152:	f000 fd21 	bl	8008b98 <RCCEx_PLLSAI1_Config>
 8008156:	4603      	mov	r3, r0
 8008158:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800815a:	7cfb      	ldrb	r3, [r7, #19]
 800815c:	2b00      	cmp	r3, #0
 800815e:	d001      	beq.n	8008164 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8008160:	7cfb      	ldrb	r3, [r7, #19]
 8008162:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800816c:	2b00      	cmp	r3, #0
 800816e:	d02b      	beq.n	80081c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008170:	4b0b      	ldr	r3, [pc, #44]	; (80081a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8008172:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008176:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800817e:	4908      	ldr	r1, [pc, #32]	; (80081a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8008180:	4313      	orrs	r3, r2
 8008182:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800818a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800818e:	d109      	bne.n	80081a4 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008190:	4b03      	ldr	r3, [pc, #12]	; (80081a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8008192:	68db      	ldr	r3, [r3, #12]
 8008194:	4a02      	ldr	r2, [pc, #8]	; (80081a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8008196:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800819a:	60d3      	str	r3, [r2, #12]
 800819c:	e014      	b.n	80081c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 800819e:	bf00      	nop
 80081a0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80081a8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80081ac:	d10c      	bne.n	80081c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	3304      	adds	r3, #4
 80081b2:	2101      	movs	r1, #1
 80081b4:	4618      	mov	r0, r3
 80081b6:	f000 fcef 	bl	8008b98 <RCCEx_PLLSAI1_Config>
 80081ba:	4603      	mov	r3, r0
 80081bc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80081be:	7cfb      	ldrb	r3, [r7, #19]
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d001      	beq.n	80081c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 80081c4:	7cfb      	ldrb	r3, [r7, #19]
 80081c6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d02f      	beq.n	8008234 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80081d4:	4b2b      	ldr	r3, [pc, #172]	; (8008284 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80081d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80081da:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80081e2:	4928      	ldr	r1, [pc, #160]	; (8008284 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80081e4:	4313      	orrs	r3, r2
 80081e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80081ee:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80081f2:	d10d      	bne.n	8008210 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	3304      	adds	r3, #4
 80081f8:	2102      	movs	r1, #2
 80081fa:	4618      	mov	r0, r3
 80081fc:	f000 fccc 	bl	8008b98 <RCCEx_PLLSAI1_Config>
 8008200:	4603      	mov	r3, r0
 8008202:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8008204:	7cfb      	ldrb	r3, [r7, #19]
 8008206:	2b00      	cmp	r3, #0
 8008208:	d014      	beq.n	8008234 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 800820a:	7cfb      	ldrb	r3, [r7, #19]
 800820c:	74bb      	strb	r3, [r7, #18]
 800820e:	e011      	b.n	8008234 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008214:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008218:	d10c      	bne.n	8008234 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	3320      	adds	r3, #32
 800821e:	2102      	movs	r1, #2
 8008220:	4618      	mov	r0, r3
 8008222:	f000 fda9 	bl	8008d78 <RCCEx_PLLSAI2_Config>
 8008226:	4603      	mov	r3, r0
 8008228:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800822a:	7cfb      	ldrb	r3, [r7, #19]
 800822c:	2b00      	cmp	r3, #0
 800822e:	d001      	beq.n	8008234 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8008230:	7cfb      	ldrb	r3, [r7, #19]
 8008232:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800823c:	2b00      	cmp	r3, #0
 800823e:	d00a      	beq.n	8008256 <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8008240:	4b10      	ldr	r3, [pc, #64]	; (8008284 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008242:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008246:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800824e:	490d      	ldr	r1, [pc, #52]	; (8008284 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008250:	4313      	orrs	r3, r2
 8008252:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800825e:	2b00      	cmp	r3, #0
 8008260:	d00b      	beq.n	800827a <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008262:	4b08      	ldr	r3, [pc, #32]	; (8008284 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008264:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008268:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008272:	4904      	ldr	r1, [pc, #16]	; (8008284 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008274:	4313      	orrs	r3, r2
 8008276:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800827a:	7cbb      	ldrb	r3, [r7, #18]
}
 800827c:	4618      	mov	r0, r3
 800827e:	3718      	adds	r7, #24
 8008280:	46bd      	mov	sp, r7
 8008282:	bd80      	pop	{r7, pc}
 8008284:	40021000 	.word	0x40021000

08008288 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8008288:	b580      	push	{r7, lr}
 800828a:	b088      	sub	sp, #32
 800828c:	af00      	add	r7, sp, #0
 800828e:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8008290:	2300      	movs	r3, #0
 8008292:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800829a:	d137      	bne.n	800830c <HAL_RCCEx_GetPeriphCLKFreq+0x84>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800829c:	4bb8      	ldr	r3, [pc, #736]	; (8008580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800829e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80082a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80082a6:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 80082a8:	693b      	ldr	r3, [r7, #16]
 80082aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80082ae:	d014      	beq.n	80082da <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 80082b0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80082b4:	d01e      	beq.n	80082f4 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
 80082b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80082ba:	d001      	beq.n	80082c0 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 80082bc:	f000 bc53 	b.w	8008b66 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80082c0:	4baf      	ldr	r3, [pc, #700]	; (8008580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80082c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80082c6:	f003 0302 	and.w	r3, r3, #2
 80082ca:	2b02      	cmp	r3, #2
 80082cc:	f040 8446 	bne.w	8008b5c <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>
        frequency = LSE_VALUE;
 80082d0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80082d4:	61fb      	str	r3, [r7, #28]
      break;
 80082d6:	f000 bc41 	b.w	8008b5c <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80082da:	4ba9      	ldr	r3, [pc, #676]	; (8008580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80082dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80082e0:	f003 0302 	and.w	r3, r3, #2
 80082e4:	2b02      	cmp	r3, #2
 80082e6:	f040 843b 	bne.w	8008b60 <HAL_RCCEx_GetPeriphCLKFreq+0x8d8>
          frequency = LSI_VALUE;
 80082ea:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 80082ee:	61fb      	str	r3, [r7, #28]
      break;
 80082f0:	f000 bc36 	b.w	8008b60 <HAL_RCCEx_GetPeriphCLKFreq+0x8d8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80082f4:	4ba2      	ldr	r3, [pc, #648]	; (8008580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80082fc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008300:	f040 8430 	bne.w	8008b64 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        frequency = HSE_VALUE / 32U;
 8008304:	4b9f      	ldr	r3, [pc, #636]	; (8008584 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8008306:	61fb      	str	r3, [r7, #28]
      break;
 8008308:	f000 bc2c 	b.w	8008b64 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800830c:	4b9c      	ldr	r3, [pc, #624]	; (8008580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800830e:	68db      	ldr	r3, [r3, #12]
 8008310:	f003 0303 	and.w	r3, r3, #3
 8008314:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8008316:	697b      	ldr	r3, [r7, #20]
 8008318:	2b02      	cmp	r3, #2
 800831a:	d023      	beq.n	8008364 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 800831c:	2b03      	cmp	r3, #3
 800831e:	d02e      	beq.n	800837e <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8008320:	2b01      	cmp	r3, #1
 8008322:	d139      	bne.n	8008398 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8008324:	4b96      	ldr	r3, [pc, #600]	; (8008580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	f003 0302 	and.w	r3, r3, #2
 800832c:	2b02      	cmp	r3, #2
 800832e:	d116      	bne.n	800835e <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8008330:	4b93      	ldr	r3, [pc, #588]	; (8008580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	f003 0308 	and.w	r3, r3, #8
 8008338:	2b00      	cmp	r3, #0
 800833a:	d005      	beq.n	8008348 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>
 800833c:	4b90      	ldr	r3, [pc, #576]	; (8008580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	091b      	lsrs	r3, r3, #4
 8008342:	f003 030f 	and.w	r3, r3, #15
 8008346:	e005      	b.n	8008354 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
 8008348:	4b8d      	ldr	r3, [pc, #564]	; (8008580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800834a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800834e:	0a1b      	lsrs	r3, r3, #8
 8008350:	f003 030f 	and.w	r3, r3, #15
 8008354:	4a8c      	ldr	r2, [pc, #560]	; (8008588 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8008356:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800835a:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800835c:	e01f      	b.n	800839e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 800835e:	2300      	movs	r3, #0
 8008360:	61bb      	str	r3, [r7, #24]
      break;
 8008362:	e01c      	b.n	800839e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008364:	4b86      	ldr	r3, [pc, #536]	; (8008580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800836c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008370:	d102      	bne.n	8008378 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        pllvco = HSI_VALUE;
 8008372:	4b86      	ldr	r3, [pc, #536]	; (800858c <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8008374:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8008376:	e012      	b.n	800839e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 8008378:	2300      	movs	r3, #0
 800837a:	61bb      	str	r3, [r7, #24]
      break;
 800837c:	e00f      	b.n	800839e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800837e:	4b80      	ldr	r3, [pc, #512]	; (8008580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008386:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800838a:	d102      	bne.n	8008392 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSE_VALUE;
 800838c:	4b80      	ldr	r3, [pc, #512]	; (8008590 <HAL_RCCEx_GetPeriphCLKFreq+0x308>)
 800838e:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8008390:	e005      	b.n	800839e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 8008392:	2300      	movs	r3, #0
 8008394:	61bb      	str	r3, [r7, #24]
      break;
 8008396:	e002      	b.n	800839e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    default:
      /* No source */
      pllvco = 0U;
 8008398:	2300      	movs	r3, #0
 800839a:	61bb      	str	r3, [r7, #24]
      break;
 800839c:	bf00      	nop
    }

    switch(PeriphClk)
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80083a4:	f000 8337 	beq.w	8008a16 <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
 80083a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80083ac:	d825      	bhi.n	80083fa <HAL_RCCEx_GetPeriphCLKFreq+0x172>
 80083ae:	2b10      	cmp	r3, #16
 80083b0:	f000 81df 	beq.w	8008772 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 80083b4:	2b10      	cmp	r3, #16
 80083b6:	d80f      	bhi.n	80083d8 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
 80083b8:	2b02      	cmp	r3, #2
 80083ba:	f000 8128 	beq.w	800860e <HAL_RCCEx_GetPeriphCLKFreq+0x386>
 80083be:	2b02      	cmp	r3, #2
 80083c0:	d803      	bhi.n	80083ca <HAL_RCCEx_GetPeriphCLKFreq+0x142>
 80083c2:	2b01      	cmp	r3, #1
 80083c4:	f000 80ec 	beq.w	80085a0 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 80083c8:	e3cd      	b.n	8008b66 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 80083ca:	2b04      	cmp	r3, #4
 80083cc:	f000 8169 	beq.w	80086a2 <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
 80083d0:	2b08      	cmp	r3, #8
 80083d2:	f000 819a 	beq.w	800870a <HAL_RCCEx_GetPeriphCLKFreq+0x482>
      break;
 80083d6:	e3c6      	b.n	8008b66 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 80083d8:	2b40      	cmp	r3, #64	; 0x40
 80083da:	f000 82b3 	beq.w	8008944 <HAL_RCCEx_GetPeriphCLKFreq+0x6bc>
 80083de:	2b40      	cmp	r3, #64	; 0x40
 80083e0:	d803      	bhi.n	80083ea <HAL_RCCEx_GetPeriphCLKFreq+0x162>
 80083e2:	2b20      	cmp	r3, #32
 80083e4:	f000 81fd 	beq.w	80087e2 <HAL_RCCEx_GetPeriphCLKFreq+0x55a>
      break;
 80083e8:	e3bd      	b.n	8008b66 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 80083ea:	2b80      	cmp	r3, #128	; 0x80
 80083ec:	f000 82cd 	beq.w	800898a <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 80083f0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80083f4:	f000 82ec 	beq.w	80089d0 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
      break;
 80083f8:	e3b5      	b.n	8008b66 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 80083fa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80083fe:	f000 822d 	beq.w	800885c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>
 8008402:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008406:	d811      	bhi.n	800842c <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 8008408:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800840c:	d021      	beq.n	8008452 <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
 800840e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008412:	d804      	bhi.n	800841e <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8008414:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008418:	f000 833e 	beq.w	8008a98 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
      break;
 800841c:	e3a3      	b.n	8008b66 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 800841e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008422:	d01d      	beq.n	8008460 <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>
 8008424:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008428:	d021      	beq.n	800846e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
      break;
 800842a:	e39c      	b.n	8008b66 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 800842c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008430:	f000 8277 	beq.w	8008922 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
 8008434:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008438:	d804      	bhi.n	8008444 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 800843a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800843e:	f000 8371 	beq.w	8008b24 <HAL_RCCEx_GetPeriphCLKFreq+0x89c>
      break;
 8008442:	e390      	b.n	8008b66 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8008444:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008448:	d011      	beq.n	800846e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800844a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800844e:	d00e      	beq.n	800846e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
      break;
 8008450:	e389      	b.n	8008b66 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8008452:	69b9      	ldr	r1, [r7, #24]
 8008454:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8008458:	f000 fd68 	bl	8008f2c <RCCEx_GetSAIxPeriphCLKFreq>
 800845c:	61f8      	str	r0, [r7, #28]
      break;
 800845e:	e382      	b.n	8008b66 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8008460:	69b9      	ldr	r1, [r7, #24]
 8008462:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8008466:	f000 fd61 	bl	8008f2c <RCCEx_GetSAIxPeriphCLKFreq>
 800846a:	61f8      	str	r0, [r7, #28]
      break;
 800846c:	e37b      	b.n	8008b66 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 800846e:	4b44      	ldr	r3, [pc, #272]	; (8008580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008470:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008474:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8008478:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800847a:	693b      	ldr	r3, [r7, #16]
 800847c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008480:	d023      	beq.n	80084ca <HAL_RCCEx_GetPeriphCLKFreq+0x242>
 8008482:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8008486:	d003      	beq.n	8008490 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 8008488:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800848c:	d04a      	beq.n	8008524 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
          break;
 800848e:	e086      	b.n	800859e <HAL_RCCEx_GetPeriphCLKFreq+0x316>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8008490:	4b3b      	ldr	r3, [pc, #236]	; (8008580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	f003 0302 	and.w	r3, r3, #2
 8008498:	2b02      	cmp	r3, #2
 800849a:	d17b      	bne.n	8008594 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800849c:	4b38      	ldr	r3, [pc, #224]	; (8008580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	f003 0308 	and.w	r3, r3, #8
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d005      	beq.n	80084b4 <HAL_RCCEx_GetPeriphCLKFreq+0x22c>
 80084a8:	4b35      	ldr	r3, [pc, #212]	; (8008580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	091b      	lsrs	r3, r3, #4
 80084ae:	f003 030f 	and.w	r3, r3, #15
 80084b2:	e005      	b.n	80084c0 <HAL_RCCEx_GetPeriphCLKFreq+0x238>
 80084b4:	4b32      	ldr	r3, [pc, #200]	; (8008580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80084b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80084ba:	0a1b      	lsrs	r3, r3, #8
 80084bc:	f003 030f 	and.w	r3, r3, #15
 80084c0:	4a31      	ldr	r2, [pc, #196]	; (8008588 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 80084c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80084c6:	61fb      	str	r3, [r7, #28]
          break;
 80084c8:	e064      	b.n	8008594 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 80084ca:	4b2d      	ldr	r3, [pc, #180]	; (8008580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80084d2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80084d6:	d15f      	bne.n	8008598 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 80084d8:	4b29      	ldr	r3, [pc, #164]	; (8008580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80084da:	68db      	ldr	r3, [r3, #12]
 80084dc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80084e0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80084e4:	d158      	bne.n	8008598 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80084e6:	4b26      	ldr	r3, [pc, #152]	; (8008580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80084e8:	68db      	ldr	r3, [r3, #12]
 80084ea:	0a1b      	lsrs	r3, r3, #8
 80084ec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80084f0:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80084f2:	69bb      	ldr	r3, [r7, #24]
 80084f4:	68fa      	ldr	r2, [r7, #12]
 80084f6:	fb02 f203 	mul.w	r2, r2, r3
 80084fa:	4b21      	ldr	r3, [pc, #132]	; (8008580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80084fc:	68db      	ldr	r3, [r3, #12]
 80084fe:	091b      	lsrs	r3, r3, #4
 8008500:	f003 0307 	and.w	r3, r3, #7
 8008504:	3301      	adds	r3, #1
 8008506:	fbb2 f3f3 	udiv	r3, r2, r3
 800850a:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 800850c:	4b1c      	ldr	r3, [pc, #112]	; (8008580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800850e:	68db      	ldr	r3, [r3, #12]
 8008510:	0d5b      	lsrs	r3, r3, #21
 8008512:	f003 0303 	and.w	r3, r3, #3
 8008516:	3301      	adds	r3, #1
 8008518:	005b      	lsls	r3, r3, #1
 800851a:	69ba      	ldr	r2, [r7, #24]
 800851c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008520:	61fb      	str	r3, [r7, #28]
          break;
 8008522:	e039      	b.n	8008598 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8008524:	4b16      	ldr	r3, [pc, #88]	; (8008580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800852c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008530:	d134      	bne.n	800859c <HAL_RCCEx_GetPeriphCLKFreq+0x314>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8008532:	4b13      	ldr	r3, [pc, #76]	; (8008580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008534:	691b      	ldr	r3, [r3, #16]
 8008536:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800853a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800853e:	d12d      	bne.n	800859c <HAL_RCCEx_GetPeriphCLKFreq+0x314>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8008540:	4b0f      	ldr	r3, [pc, #60]	; (8008580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008542:	691b      	ldr	r3, [r3, #16]
 8008544:	0a1b      	lsrs	r3, r3, #8
 8008546:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800854a:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800854c:	69bb      	ldr	r3, [r7, #24]
 800854e:	68fa      	ldr	r2, [r7, #12]
 8008550:	fb02 f203 	mul.w	r2, r2, r3
 8008554:	4b0a      	ldr	r3, [pc, #40]	; (8008580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008556:	68db      	ldr	r3, [r3, #12]
 8008558:	091b      	lsrs	r3, r3, #4
 800855a:	f003 0307 	and.w	r3, r3, #7
 800855e:	3301      	adds	r3, #1
 8008560:	fbb2 f3f3 	udiv	r3, r2, r3
 8008564:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8008566:	4b06      	ldr	r3, [pc, #24]	; (8008580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008568:	691b      	ldr	r3, [r3, #16]
 800856a:	0d5b      	lsrs	r3, r3, #21
 800856c:	f003 0303 	and.w	r3, r3, #3
 8008570:	3301      	adds	r3, #1
 8008572:	005b      	lsls	r3, r3, #1
 8008574:	69ba      	ldr	r2, [r7, #24]
 8008576:	fbb2 f3f3 	udiv	r3, r2, r3
 800857a:	61fb      	str	r3, [r7, #28]
          break;
 800857c:	e00e      	b.n	800859c <HAL_RCCEx_GetPeriphCLKFreq+0x314>
 800857e:	bf00      	nop
 8008580:	40021000 	.word	0x40021000
 8008584:	0003d090 	.word	0x0003d090
 8008588:	0800eaf4 	.word	0x0800eaf4
 800858c:	00f42400 	.word	0x00f42400
 8008590:	007a1200 	.word	0x007a1200
          break;
 8008594:	bf00      	nop
 8008596:	e2e6      	b.n	8008b66 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8008598:	bf00      	nop
 800859a:	e2e4      	b.n	8008b66 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 800859c:	bf00      	nop
        break;
 800859e:	e2e2      	b.n	8008b66 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80085a0:	4bac      	ldr	r3, [pc, #688]	; (8008854 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 80085a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80085a6:	f003 0303 	and.w	r3, r3, #3
 80085aa:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80085ac:	693b      	ldr	r3, [r7, #16]
 80085ae:	2b03      	cmp	r3, #3
 80085b0:	d827      	bhi.n	8008602 <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
 80085b2:	a201      	add	r2, pc, #4	; (adr r2, 80085b8 <HAL_RCCEx_GetPeriphCLKFreq+0x330>)
 80085b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085b8:	080085c9 	.word	0x080085c9
 80085bc:	080085d1 	.word	0x080085d1
 80085c0:	080085d9 	.word	0x080085d9
 80085c4:	080085ed 	.word	0x080085ed
          frequency = HAL_RCC_GetPCLK2Freq();
 80085c8:	f7ff fb02 	bl	8007bd0 <HAL_RCC_GetPCLK2Freq>
 80085cc:	61f8      	str	r0, [r7, #28]
          break;
 80085ce:	e01d      	b.n	800860c <HAL_RCCEx_GetPeriphCLKFreq+0x384>
          frequency = HAL_RCC_GetSysClockFreq();
 80085d0:	f7ff fa52 	bl	8007a78 <HAL_RCC_GetSysClockFreq>
 80085d4:	61f8      	str	r0, [r7, #28]
          break;
 80085d6:	e019      	b.n	800860c <HAL_RCCEx_GetPeriphCLKFreq+0x384>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80085d8:	4b9e      	ldr	r3, [pc, #632]	; (8008854 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80085e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80085e4:	d10f      	bne.n	8008606 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
            frequency = HSI_VALUE;
 80085e6:	4b9c      	ldr	r3, [pc, #624]	; (8008858 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 80085e8:	61fb      	str	r3, [r7, #28]
          break;
 80085ea:	e00c      	b.n	8008606 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80085ec:	4b99      	ldr	r3, [pc, #612]	; (8008854 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 80085ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80085f2:	f003 0302 	and.w	r3, r3, #2
 80085f6:	2b02      	cmp	r3, #2
 80085f8:	d107      	bne.n	800860a <HAL_RCCEx_GetPeriphCLKFreq+0x382>
            frequency = LSE_VALUE;
 80085fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80085fe:	61fb      	str	r3, [r7, #28]
          break;
 8008600:	e003      	b.n	800860a <HAL_RCCEx_GetPeriphCLKFreq+0x382>
          break;
 8008602:	bf00      	nop
 8008604:	e2af      	b.n	8008b66 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8008606:	bf00      	nop
 8008608:	e2ad      	b.n	8008b66 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 800860a:	bf00      	nop
        break;
 800860c:	e2ab      	b.n	8008b66 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800860e:	4b91      	ldr	r3, [pc, #580]	; (8008854 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8008610:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008614:	f003 030c 	and.w	r3, r3, #12
 8008618:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800861a:	693b      	ldr	r3, [r7, #16]
 800861c:	2b0c      	cmp	r3, #12
 800861e:	d83a      	bhi.n	8008696 <HAL_RCCEx_GetPeriphCLKFreq+0x40e>
 8008620:	a201      	add	r2, pc, #4	; (adr r2, 8008628 <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>)
 8008622:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008626:	bf00      	nop
 8008628:	0800865d 	.word	0x0800865d
 800862c:	08008697 	.word	0x08008697
 8008630:	08008697 	.word	0x08008697
 8008634:	08008697 	.word	0x08008697
 8008638:	08008665 	.word	0x08008665
 800863c:	08008697 	.word	0x08008697
 8008640:	08008697 	.word	0x08008697
 8008644:	08008697 	.word	0x08008697
 8008648:	0800866d 	.word	0x0800866d
 800864c:	08008697 	.word	0x08008697
 8008650:	08008697 	.word	0x08008697
 8008654:	08008697 	.word	0x08008697
 8008658:	08008681 	.word	0x08008681
          frequency = HAL_RCC_GetPCLK1Freq();
 800865c:	f7ff faa2 	bl	8007ba4 <HAL_RCC_GetPCLK1Freq>
 8008660:	61f8      	str	r0, [r7, #28]
          break;
 8008662:	e01d      	b.n	80086a0 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          frequency = HAL_RCC_GetSysClockFreq();
 8008664:	f7ff fa08 	bl	8007a78 <HAL_RCC_GetSysClockFreq>
 8008668:	61f8      	str	r0, [r7, #28]
          break;
 800866a:	e019      	b.n	80086a0 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800866c:	4b79      	ldr	r3, [pc, #484]	; (8008854 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008674:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008678:	d10f      	bne.n	800869a <HAL_RCCEx_GetPeriphCLKFreq+0x412>
            frequency = HSI_VALUE;
 800867a:	4b77      	ldr	r3, [pc, #476]	; (8008858 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800867c:	61fb      	str	r3, [r7, #28]
          break;
 800867e:	e00c      	b.n	800869a <HAL_RCCEx_GetPeriphCLKFreq+0x412>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008680:	4b74      	ldr	r3, [pc, #464]	; (8008854 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8008682:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008686:	f003 0302 	and.w	r3, r3, #2
 800868a:	2b02      	cmp	r3, #2
 800868c:	d107      	bne.n	800869e <HAL_RCCEx_GetPeriphCLKFreq+0x416>
            frequency = LSE_VALUE;
 800868e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008692:	61fb      	str	r3, [r7, #28]
          break;
 8008694:	e003      	b.n	800869e <HAL_RCCEx_GetPeriphCLKFreq+0x416>
          break;
 8008696:	bf00      	nop
 8008698:	e265      	b.n	8008b66 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 800869a:	bf00      	nop
 800869c:	e263      	b.n	8008b66 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 800869e:	bf00      	nop
        break;
 80086a0:	e261      	b.n	8008b66 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 80086a2:	4b6c      	ldr	r3, [pc, #432]	; (8008854 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 80086a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80086a8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80086ac:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80086ae:	693b      	ldr	r3, [r7, #16]
 80086b0:	2b10      	cmp	r3, #16
 80086b2:	d00d      	beq.n	80086d0 <HAL_RCCEx_GetPeriphCLKFreq+0x448>
 80086b4:	2b10      	cmp	r3, #16
 80086b6:	d802      	bhi.n	80086be <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d005      	beq.n	80086c8 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
          break;
 80086bc:	e024      	b.n	8008708 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
        switch(srcclk)
 80086be:	2b20      	cmp	r3, #32
 80086c0:	d00a      	beq.n	80086d8 <HAL_RCCEx_GetPeriphCLKFreq+0x450>
 80086c2:	2b30      	cmp	r3, #48	; 0x30
 80086c4:	d012      	beq.n	80086ec <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          break;
 80086c6:	e01f      	b.n	8008708 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
          frequency = HAL_RCC_GetPCLK1Freq();
 80086c8:	f7ff fa6c 	bl	8007ba4 <HAL_RCC_GetPCLK1Freq>
 80086cc:	61f8      	str	r0, [r7, #28]
          break;
 80086ce:	e01b      	b.n	8008708 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
          frequency = HAL_RCC_GetSysClockFreq();
 80086d0:	f7ff f9d2 	bl	8007a78 <HAL_RCC_GetSysClockFreq>
 80086d4:	61f8      	str	r0, [r7, #28]
          break;
 80086d6:	e017      	b.n	8008708 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80086d8:	4b5e      	ldr	r3, [pc, #376]	; (8008854 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80086e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80086e4:	d10d      	bne.n	8008702 <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
            frequency = HSI_VALUE;
 80086e6:	4b5c      	ldr	r3, [pc, #368]	; (8008858 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 80086e8:	61fb      	str	r3, [r7, #28]
          break;
 80086ea:	e00a      	b.n	8008702 <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80086ec:	4b59      	ldr	r3, [pc, #356]	; (8008854 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 80086ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80086f2:	f003 0302 	and.w	r3, r3, #2
 80086f6:	2b02      	cmp	r3, #2
 80086f8:	d105      	bne.n	8008706 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
            frequency = LSE_VALUE;
 80086fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80086fe:	61fb      	str	r3, [r7, #28]
          break;
 8008700:	e001      	b.n	8008706 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
          break;
 8008702:	bf00      	nop
 8008704:	e22f      	b.n	8008b66 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8008706:	bf00      	nop
        break;
 8008708:	e22d      	b.n	8008b66 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 800870a:	4b52      	ldr	r3, [pc, #328]	; (8008854 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800870c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008710:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8008714:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008716:	693b      	ldr	r3, [r7, #16]
 8008718:	2b40      	cmp	r3, #64	; 0x40
 800871a:	d00d      	beq.n	8008738 <HAL_RCCEx_GetPeriphCLKFreq+0x4b0>
 800871c:	2b40      	cmp	r3, #64	; 0x40
 800871e:	d802      	bhi.n	8008726 <HAL_RCCEx_GetPeriphCLKFreq+0x49e>
 8008720:	2b00      	cmp	r3, #0
 8008722:	d005      	beq.n	8008730 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
          break;
 8008724:	e024      	b.n	8008770 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
        switch(srcclk)
 8008726:	2b80      	cmp	r3, #128	; 0x80
 8008728:	d00a      	beq.n	8008740 <HAL_RCCEx_GetPeriphCLKFreq+0x4b8>
 800872a:	2bc0      	cmp	r3, #192	; 0xc0
 800872c:	d012      	beq.n	8008754 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
          break;
 800872e:	e01f      	b.n	8008770 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008730:	f7ff fa38 	bl	8007ba4 <HAL_RCC_GetPCLK1Freq>
 8008734:	61f8      	str	r0, [r7, #28]
          break;
 8008736:	e01b      	b.n	8008770 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
          frequency = HAL_RCC_GetSysClockFreq();
 8008738:	f7ff f99e 	bl	8007a78 <HAL_RCC_GetSysClockFreq>
 800873c:	61f8      	str	r0, [r7, #28]
          break;
 800873e:	e017      	b.n	8008770 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008740:	4b44      	ldr	r3, [pc, #272]	; (8008854 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008748:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800874c:	d10d      	bne.n	800876a <HAL_RCCEx_GetPeriphCLKFreq+0x4e2>
            frequency = HSI_VALUE;
 800874e:	4b42      	ldr	r3, [pc, #264]	; (8008858 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8008750:	61fb      	str	r3, [r7, #28]
          break;
 8008752:	e00a      	b.n	800876a <HAL_RCCEx_GetPeriphCLKFreq+0x4e2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008754:	4b3f      	ldr	r3, [pc, #252]	; (8008854 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8008756:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800875a:	f003 0302 	and.w	r3, r3, #2
 800875e:	2b02      	cmp	r3, #2
 8008760:	d105      	bne.n	800876e <HAL_RCCEx_GetPeriphCLKFreq+0x4e6>
            frequency = LSE_VALUE;
 8008762:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008766:	61fb      	str	r3, [r7, #28]
          break;
 8008768:	e001      	b.n	800876e <HAL_RCCEx_GetPeriphCLKFreq+0x4e6>
          break;
 800876a:	bf00      	nop
 800876c:	e1fb      	b.n	8008b66 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 800876e:	bf00      	nop
        break;
 8008770:	e1f9      	b.n	8008b66 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8008772:	4b38      	ldr	r3, [pc, #224]	; (8008854 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8008774:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008778:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800877c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800877e:	693b      	ldr	r3, [r7, #16]
 8008780:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008784:	d010      	beq.n	80087a8 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
 8008786:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800878a:	d802      	bhi.n	8008792 <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
 800878c:	2b00      	cmp	r3, #0
 800878e:	d007      	beq.n	80087a0 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
          break;
 8008790:	e026      	b.n	80087e0 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
        switch(srcclk)
 8008792:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008796:	d00b      	beq.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
 8008798:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800879c:	d012      	beq.n	80087c4 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>
          break;
 800879e:	e01f      	b.n	80087e0 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
          frequency = HAL_RCC_GetPCLK1Freq();
 80087a0:	f7ff fa00 	bl	8007ba4 <HAL_RCC_GetPCLK1Freq>
 80087a4:	61f8      	str	r0, [r7, #28]
          break;
 80087a6:	e01b      	b.n	80087e0 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
          frequency = HAL_RCC_GetSysClockFreq();
 80087a8:	f7ff f966 	bl	8007a78 <HAL_RCC_GetSysClockFreq>
 80087ac:	61f8      	str	r0, [r7, #28]
          break;
 80087ae:	e017      	b.n	80087e0 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80087b0:	4b28      	ldr	r3, [pc, #160]	; (8008854 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80087b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80087bc:	d10d      	bne.n	80087da <HAL_RCCEx_GetPeriphCLKFreq+0x552>
            frequency = HSI_VALUE;
 80087be:	4b26      	ldr	r3, [pc, #152]	; (8008858 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 80087c0:	61fb      	str	r3, [r7, #28]
          break;
 80087c2:	e00a      	b.n	80087da <HAL_RCCEx_GetPeriphCLKFreq+0x552>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80087c4:	4b23      	ldr	r3, [pc, #140]	; (8008854 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 80087c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80087ca:	f003 0302 	and.w	r3, r3, #2
 80087ce:	2b02      	cmp	r3, #2
 80087d0:	d105      	bne.n	80087de <HAL_RCCEx_GetPeriphCLKFreq+0x556>
            frequency = LSE_VALUE;
 80087d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80087d6:	61fb      	str	r3, [r7, #28]
          break;
 80087d8:	e001      	b.n	80087de <HAL_RCCEx_GetPeriphCLKFreq+0x556>
          break;
 80087da:	bf00      	nop
 80087dc:	e1c3      	b.n	8008b66 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 80087de:	bf00      	nop
        break;
 80087e0:	e1c1      	b.n	8008b66 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 80087e2:	4b1c      	ldr	r3, [pc, #112]	; (8008854 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 80087e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80087e8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80087ec:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80087ee:	693b      	ldr	r3, [r7, #16]
 80087f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80087f4:	d010      	beq.n	8008818 <HAL_RCCEx_GetPeriphCLKFreq+0x590>
 80087f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80087fa:	d802      	bhi.n	8008802 <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d007      	beq.n	8008810 <HAL_RCCEx_GetPeriphCLKFreq+0x588>
          break;
 8008800:	e026      	b.n	8008850 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
        switch(srcclk)
 8008802:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008806:	d00b      	beq.n	8008820 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
 8008808:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800880c:	d012      	beq.n	8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>
          break;
 800880e:	e01f      	b.n	8008850 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008810:	f7ff f9c8 	bl	8007ba4 <HAL_RCC_GetPCLK1Freq>
 8008814:	61f8      	str	r0, [r7, #28]
          break;
 8008816:	e01b      	b.n	8008850 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
          frequency = HAL_RCC_GetSysClockFreq();
 8008818:	f7ff f92e 	bl	8007a78 <HAL_RCC_GetSysClockFreq>
 800881c:	61f8      	str	r0, [r7, #28]
          break;
 800881e:	e017      	b.n	8008850 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008820:	4b0c      	ldr	r3, [pc, #48]	; (8008854 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008828:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800882c:	d10d      	bne.n	800884a <HAL_RCCEx_GetPeriphCLKFreq+0x5c2>
            frequency = HSI_VALUE;
 800882e:	4b0a      	ldr	r3, [pc, #40]	; (8008858 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8008830:	61fb      	str	r3, [r7, #28]
          break;
 8008832:	e00a      	b.n	800884a <HAL_RCCEx_GetPeriphCLKFreq+0x5c2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008834:	4b07      	ldr	r3, [pc, #28]	; (8008854 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8008836:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800883a:	f003 0302 	and.w	r3, r3, #2
 800883e:	2b02      	cmp	r3, #2
 8008840:	d105      	bne.n	800884e <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
            frequency = LSE_VALUE;
 8008842:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008846:	61fb      	str	r3, [r7, #28]
          break;
 8008848:	e001      	b.n	800884e <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
          break;
 800884a:	bf00      	nop
 800884c:	e18b      	b.n	8008b66 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 800884e:	bf00      	nop
        break;
 8008850:	e189      	b.n	8008b66 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 8008852:	bf00      	nop
 8008854:	40021000 	.word	0x40021000
 8008858:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800885c:	4bae      	ldr	r3, [pc, #696]	; (8008b18 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 800885e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008862:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008866:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008868:	693b      	ldr	r3, [r7, #16]
 800886a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800886e:	d02f      	beq.n	80088d0 <HAL_RCCEx_GetPeriphCLKFreq+0x648>
 8008870:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8008874:	d003      	beq.n	800887e <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 8008876:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800887a:	d004      	beq.n	8008886 <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
          break;
 800887c:	e050      	b.n	8008920 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
          frequency = HAL_RCC_GetSysClockFreq();
 800887e:	f7ff f8fb 	bl	8007a78 <HAL_RCC_GetSysClockFreq>
 8008882:	61f8      	str	r0, [r7, #28]
          break;
 8008884:	e04c      	b.n	8008920 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
          if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U)
 8008886:	4ba4      	ldr	r3, [pc, #656]	; (8008b18 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008888:	691b      	ldr	r3, [r3, #16]
 800888a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800888e:	2b00      	cmp	r3, #0
 8008890:	d043      	beq.n	800891a <HAL_RCCEx_GetPeriphCLKFreq+0x692>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8008892:	4ba1      	ldr	r3, [pc, #644]	; (8008b18 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008894:	691b      	ldr	r3, [r3, #16]
 8008896:	0a1b      	lsrs	r3, r3, #8
 8008898:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800889c:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800889e:	69bb      	ldr	r3, [r7, #24]
 80088a0:	68fa      	ldr	r2, [r7, #12]
 80088a2:	fb02 f203 	mul.w	r2, r2, r3
 80088a6:	4b9c      	ldr	r3, [pc, #624]	; (8008b18 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80088a8:	68db      	ldr	r3, [r3, #12]
 80088aa:	091b      	lsrs	r3, r3, #4
 80088ac:	f003 0307 	and.w	r3, r3, #7
 80088b0:	3301      	adds	r3, #1
 80088b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80088b6:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 80088b8:	4b97      	ldr	r3, [pc, #604]	; (8008b18 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80088ba:	691b      	ldr	r3, [r3, #16]
 80088bc:	0e5b      	lsrs	r3, r3, #25
 80088be:	f003 0303 	and.w	r3, r3, #3
 80088c2:	3301      	adds	r3, #1
 80088c4:	005b      	lsls	r3, r3, #1
 80088c6:	69ba      	ldr	r2, [r7, #24]
 80088c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80088cc:	61fb      	str	r3, [r7, #28]
          break;
 80088ce:	e024      	b.n	800891a <HAL_RCCEx_GetPeriphCLKFreq+0x692>
          if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U)
 80088d0:	4b91      	ldr	r3, [pc, #580]	; (8008b18 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80088d2:	695b      	ldr	r3, [r3, #20]
 80088d4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d020      	beq.n	800891e <HAL_RCCEx_GetPeriphCLKFreq+0x696>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 80088dc:	4b8e      	ldr	r3, [pc, #568]	; (8008b18 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80088de:	695b      	ldr	r3, [r3, #20]
 80088e0:	0a1b      	lsrs	r3, r3, #8
 80088e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80088e6:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80088e8:	69bb      	ldr	r3, [r7, #24]
 80088ea:	68fa      	ldr	r2, [r7, #12]
 80088ec:	fb02 f203 	mul.w	r2, r2, r3
 80088f0:	4b89      	ldr	r3, [pc, #548]	; (8008b18 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80088f2:	68db      	ldr	r3, [r3, #12]
 80088f4:	091b      	lsrs	r3, r3, #4
 80088f6:	f003 0307 	and.w	r3, r3, #7
 80088fa:	3301      	adds	r3, #1
 80088fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8008900:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 8008902:	4b85      	ldr	r3, [pc, #532]	; (8008b18 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008904:	695b      	ldr	r3, [r3, #20]
 8008906:	0e5b      	lsrs	r3, r3, #25
 8008908:	f003 0303 	and.w	r3, r3, #3
 800890c:	3301      	adds	r3, #1
 800890e:	005b      	lsls	r3, r3, #1
 8008910:	69ba      	ldr	r2, [r7, #24]
 8008912:	fbb2 f3f3 	udiv	r3, r2, r3
 8008916:	61fb      	str	r3, [r7, #28]
          break;
 8008918:	e001      	b.n	800891e <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          break;
 800891a:	bf00      	nop
 800891c:	e123      	b.n	8008b66 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 800891e:	bf00      	nop
        break;
 8008920:	e121      	b.n	8008b66 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8008922:	4b7d      	ldr	r3, [pc, #500]	; (8008b18 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008924:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008928:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800892c:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 800892e:	693b      	ldr	r3, [r7, #16]
 8008930:	2b00      	cmp	r3, #0
 8008932:	d103      	bne.n	800893c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          frequency = HAL_RCC_GetPCLK2Freq();
 8008934:	f7ff f94c 	bl	8007bd0 <HAL_RCC_GetPCLK2Freq>
 8008938:	61f8      	str	r0, [r7, #28]
        break;
 800893a:	e114      	b.n	8008b66 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          frequency = HAL_RCC_GetSysClockFreq();
 800893c:	f7ff f89c 	bl	8007a78 <HAL_RCC_GetSysClockFreq>
 8008940:	61f8      	str	r0, [r7, #28]
        break;
 8008942:	e110      	b.n	8008b66 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8008944:	4b74      	ldr	r3, [pc, #464]	; (8008b18 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008946:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800894a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800894e:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008950:	693b      	ldr	r3, [r7, #16]
 8008952:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008956:	d009      	beq.n	800896c <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
 8008958:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800895c:	d00a      	beq.n	8008974 <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
 800895e:	2b00      	cmp	r3, #0
 8008960:	d000      	beq.n	8008964 <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>
          break;
 8008962:	e011      	b.n	8008988 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008964:	f7ff f91e 	bl	8007ba4 <HAL_RCC_GetPCLK1Freq>
 8008968:	61f8      	str	r0, [r7, #28]
          break;
 800896a:	e00d      	b.n	8008988 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
          frequency = HAL_RCC_GetSysClockFreq();
 800896c:	f7ff f884 	bl	8007a78 <HAL_RCC_GetSysClockFreq>
 8008970:	61f8      	str	r0, [r7, #28]
          break;
 8008972:	e009      	b.n	8008988 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008974:	4b68      	ldr	r3, [pc, #416]	; (8008b18 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800897c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008980:	d101      	bne.n	8008986 <HAL_RCCEx_GetPeriphCLKFreq+0x6fe>
            frequency = HSI_VALUE;
 8008982:	4b66      	ldr	r3, [pc, #408]	; (8008b1c <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8008984:	61fb      	str	r3, [r7, #28]
          break;
 8008986:	bf00      	nop
        break;
 8008988:	e0ed      	b.n	8008b66 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800898a:	4b63      	ldr	r3, [pc, #396]	; (8008b18 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 800898c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008990:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8008994:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008996:	693b      	ldr	r3, [r7, #16]
 8008998:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800899c:	d009      	beq.n	80089b2 <HAL_RCCEx_GetPeriphCLKFreq+0x72a>
 800899e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80089a2:	d00a      	beq.n	80089ba <HAL_RCCEx_GetPeriphCLKFreq+0x732>
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d000      	beq.n	80089aa <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          break;
 80089a8:	e011      	b.n	80089ce <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          frequency = HAL_RCC_GetPCLK1Freq();
 80089aa:	f7ff f8fb 	bl	8007ba4 <HAL_RCC_GetPCLK1Freq>
 80089ae:	61f8      	str	r0, [r7, #28]
          break;
 80089b0:	e00d      	b.n	80089ce <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          frequency = HAL_RCC_GetSysClockFreq();
 80089b2:	f7ff f861 	bl	8007a78 <HAL_RCC_GetSysClockFreq>
 80089b6:	61f8      	str	r0, [r7, #28]
          break;
 80089b8:	e009      	b.n	80089ce <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80089ba:	4b57      	ldr	r3, [pc, #348]	; (8008b18 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80089c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80089c6:	d101      	bne.n	80089cc <HAL_RCCEx_GetPeriphCLKFreq+0x744>
            frequency = HSI_VALUE;
 80089c8:	4b54      	ldr	r3, [pc, #336]	; (8008b1c <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 80089ca:	61fb      	str	r3, [r7, #28]
          break;
 80089cc:	bf00      	nop
        break;
 80089ce:	e0ca      	b.n	8008b66 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 80089d0:	4b51      	ldr	r3, [pc, #324]	; (8008b18 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80089d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80089d6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80089da:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80089dc:	693b      	ldr	r3, [r7, #16]
 80089de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80089e2:	d009      	beq.n	80089f8 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 80089e4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80089e8:	d00a      	beq.n	8008a00 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d000      	beq.n	80089f0 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
          break;
 80089ee:	e011      	b.n	8008a14 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          frequency = HAL_RCC_GetPCLK1Freq();
 80089f0:	f7ff f8d8 	bl	8007ba4 <HAL_RCC_GetPCLK1Freq>
 80089f4:	61f8      	str	r0, [r7, #28]
          break;
 80089f6:	e00d      	b.n	8008a14 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          frequency = HAL_RCC_GetSysClockFreq();
 80089f8:	f7ff f83e 	bl	8007a78 <HAL_RCC_GetSysClockFreq>
 80089fc:	61f8      	str	r0, [r7, #28]
          break;
 80089fe:	e009      	b.n	8008a14 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008a00:	4b45      	ldr	r3, [pc, #276]	; (8008b18 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008a08:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008a0c:	d101      	bne.n	8008a12 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
            frequency = HSI_VALUE;
 8008a0e:	4b43      	ldr	r3, [pc, #268]	; (8008b1c <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8008a10:	61fb      	str	r3, [r7, #28]
          break;
 8008a12:	bf00      	nop
        break;
 8008a14:	e0a7      	b.n	8008b66 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8008a16:	4b40      	ldr	r3, [pc, #256]	; (8008b18 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008a18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008a1c:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8008a20:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008a22:	693b      	ldr	r3, [r7, #16]
 8008a24:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008a28:	d010      	beq.n	8008a4c <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>
 8008a2a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008a2e:	d802      	bhi.n	8008a36 <HAL_RCCEx_GetPeriphCLKFreq+0x7ae>
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d007      	beq.n	8008a44 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
          break;
 8008a34:	e02f      	b.n	8008a96 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
        switch(srcclk)
 8008a36:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8008a3a:	d012      	beq.n	8008a62 <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
 8008a3c:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8008a40:	d019      	beq.n	8008a76 <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
          break;
 8008a42:	e028      	b.n	8008a96 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008a44:	f7ff f8ae 	bl	8007ba4 <HAL_RCC_GetPCLK1Freq>
 8008a48:	61f8      	str	r0, [r7, #28]
          break;
 8008a4a:	e024      	b.n	8008a96 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8008a4c:	4b32      	ldr	r3, [pc, #200]	; (8008b18 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008a4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008a52:	f003 0302 	and.w	r3, r3, #2
 8008a56:	2b02      	cmp	r3, #2
 8008a58:	d118      	bne.n	8008a8c <HAL_RCCEx_GetPeriphCLKFreq+0x804>
              frequency = LSI_VALUE;
 8008a5a:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8008a5e:	61fb      	str	r3, [r7, #28]
          break;
 8008a60:	e014      	b.n	8008a8c <HAL_RCCEx_GetPeriphCLKFreq+0x804>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008a62:	4b2d      	ldr	r3, [pc, #180]	; (8008b18 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008a6a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008a6e:	d10f      	bne.n	8008a90 <HAL_RCCEx_GetPeriphCLKFreq+0x808>
            frequency = HSI_VALUE;
 8008a70:	4b2a      	ldr	r3, [pc, #168]	; (8008b1c <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8008a72:	61fb      	str	r3, [r7, #28]
          break;
 8008a74:	e00c      	b.n	8008a90 <HAL_RCCEx_GetPeriphCLKFreq+0x808>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008a76:	4b28      	ldr	r3, [pc, #160]	; (8008b18 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008a78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008a7c:	f003 0302 	and.w	r3, r3, #2
 8008a80:	2b02      	cmp	r3, #2
 8008a82:	d107      	bne.n	8008a94 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
            frequency = LSE_VALUE;
 8008a84:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008a88:	61fb      	str	r3, [r7, #28]
          break;
 8008a8a:	e003      	b.n	8008a94 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
          break;
 8008a8c:	bf00      	nop
 8008a8e:	e06a      	b.n	8008b66 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8008a90:	bf00      	nop
 8008a92:	e068      	b.n	8008b66 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8008a94:	bf00      	nop
        break;
 8008a96:	e066      	b.n	8008b66 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8008a98:	4b1f      	ldr	r3, [pc, #124]	; (8008b18 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008a9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008a9e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8008aa2:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008aa4:	693b      	ldr	r3, [r7, #16]
 8008aa6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008aaa:	d010      	beq.n	8008ace <HAL_RCCEx_GetPeriphCLKFreq+0x846>
 8008aac:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008ab0:	d802      	bhi.n	8008ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x830>
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d007      	beq.n	8008ac6 <HAL_RCCEx_GetPeriphCLKFreq+0x83e>
          break;
 8008ab6:	e034      	b.n	8008b22 <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
        switch(srcclk)
 8008ab8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008abc:	d012      	beq.n	8008ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x85c>
 8008abe:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008ac2:	d019      	beq.n	8008af8 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
          break;
 8008ac4:	e02d      	b.n	8008b22 <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008ac6:	f7ff f86d 	bl	8007ba4 <HAL_RCC_GetPCLK1Freq>
 8008aca:	61f8      	str	r0, [r7, #28]
          break;
 8008acc:	e029      	b.n	8008b22 <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8008ace:	4b12      	ldr	r3, [pc, #72]	; (8008b18 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008ad0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008ad4:	f003 0302 	and.w	r3, r3, #2
 8008ad8:	2b02      	cmp	r3, #2
 8008ada:	d118      	bne.n	8008b0e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
              frequency = LSI_VALUE;
 8008adc:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8008ae0:	61fb      	str	r3, [r7, #28]
          break;
 8008ae2:	e014      	b.n	8008b0e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008ae4:	4b0c      	ldr	r3, [pc, #48]	; (8008b18 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008aec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008af0:	d10f      	bne.n	8008b12 <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
            frequency = HSI_VALUE;
 8008af2:	4b0a      	ldr	r3, [pc, #40]	; (8008b1c <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8008af4:	61fb      	str	r3, [r7, #28]
          break;
 8008af6:	e00c      	b.n	8008b12 <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008af8:	4b07      	ldr	r3, [pc, #28]	; (8008b18 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008afa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008afe:	f003 0302 	and.w	r3, r3, #2
 8008b02:	2b02      	cmp	r3, #2
 8008b04:	d10c      	bne.n	8008b20 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
            frequency = LSE_VALUE;
 8008b06:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008b0a:	61fb      	str	r3, [r7, #28]
          break;
 8008b0c:	e008      	b.n	8008b20 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          break;
 8008b0e:	bf00      	nop
 8008b10:	e029      	b.n	8008b66 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8008b12:	bf00      	nop
 8008b14:	e027      	b.n	8008b66 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 8008b16:	bf00      	nop
 8008b18:	40021000 	.word	0x40021000
 8008b1c:	00f42400 	.word	0x00f42400
          break;
 8008b20:	bf00      	nop
        break;
 8008b22:	e020      	b.n	8008b66 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 8008b24:	4b12      	ldr	r3, [pc, #72]	; (8008b70 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>)
 8008b26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008b2a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008b2e:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008b30:	693b      	ldr	r3, [r7, #16]
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d003      	beq.n	8008b3e <HAL_RCCEx_GetPeriphCLKFreq+0x8b6>
 8008b36:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008b3a:	d004      	beq.n	8008b46 <HAL_RCCEx_GetPeriphCLKFreq+0x8be>
          break;
 8008b3c:	e00d      	b.n	8008b5a <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008b3e:	f7ff f831 	bl	8007ba4 <HAL_RCC_GetPCLK1Freq>
 8008b42:	61f8      	str	r0, [r7, #28]
          break;
 8008b44:	e009      	b.n	8008b5a <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008b46:	4b0a      	ldr	r3, [pc, #40]	; (8008b70 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>)
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008b4e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008b52:	d101      	bne.n	8008b58 <HAL_RCCEx_GetPeriphCLKFreq+0x8d0>
            frequency = HSI_VALUE;
 8008b54:	4b07      	ldr	r3, [pc, #28]	; (8008b74 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>)
 8008b56:	61fb      	str	r3, [r7, #28]
          break;
 8008b58:	bf00      	nop
        break;
 8008b5a:	e004      	b.n	8008b66 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      break;
 8008b5c:	bf00      	nop
 8008b5e:	e002      	b.n	8008b66 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      break;
 8008b60:	bf00      	nop
 8008b62:	e000      	b.n	8008b66 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      break;
 8008b64:	bf00      	nop
    }
  }

  return(frequency);
 8008b66:	69fb      	ldr	r3, [r7, #28]
}
 8008b68:	4618      	mov	r0, r3
 8008b6a:	3720      	adds	r7, #32
 8008b6c:	46bd      	mov	sp, r7
 8008b6e:	bd80      	pop	{r7, pc}
 8008b70:	40021000 	.word	0x40021000
 8008b74:	00f42400 	.word	0x00f42400

08008b78 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8008b78:	b480      	push	{r7}
 8008b7a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8008b7c:	4b05      	ldr	r3, [pc, #20]	; (8008b94 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	4a04      	ldr	r2, [pc, #16]	; (8008b94 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8008b82:	f043 0304 	orr.w	r3, r3, #4
 8008b86:	6013      	str	r3, [r2, #0]
}
 8008b88:	bf00      	nop
 8008b8a:	46bd      	mov	sp, r7
 8008b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b90:	4770      	bx	lr
 8008b92:	bf00      	nop
 8008b94:	40021000 	.word	0x40021000

08008b98 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8008b98:	b580      	push	{r7, lr}
 8008b9a:	b084      	sub	sp, #16
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	6078      	str	r0, [r7, #4]
 8008ba0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008ba2:	2300      	movs	r3, #0
 8008ba4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8008ba6:	4b73      	ldr	r3, [pc, #460]	; (8008d74 <RCCEx_PLLSAI1_Config+0x1dc>)
 8008ba8:	68db      	ldr	r3, [r3, #12]
 8008baa:	f003 0303 	and.w	r3, r3, #3
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d018      	beq.n	8008be4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8008bb2:	4b70      	ldr	r3, [pc, #448]	; (8008d74 <RCCEx_PLLSAI1_Config+0x1dc>)
 8008bb4:	68db      	ldr	r3, [r3, #12]
 8008bb6:	f003 0203 	and.w	r2, r3, #3
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	429a      	cmp	r2, r3
 8008bc0:	d10d      	bne.n	8008bde <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
       ||
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d009      	beq.n	8008bde <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8008bca:	4b6a      	ldr	r3, [pc, #424]	; (8008d74 <RCCEx_PLLSAI1_Config+0x1dc>)
 8008bcc:	68db      	ldr	r3, [r3, #12]
 8008bce:	091b      	lsrs	r3, r3, #4
 8008bd0:	f003 0307 	and.w	r3, r3, #7
 8008bd4:	1c5a      	adds	r2, r3, #1
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	685b      	ldr	r3, [r3, #4]
       ||
 8008bda:	429a      	cmp	r2, r3
 8008bdc:	d044      	beq.n	8008c68 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8008bde:	2301      	movs	r3, #1
 8008be0:	73fb      	strb	r3, [r7, #15]
 8008be2:	e041      	b.n	8008c68 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	2b02      	cmp	r3, #2
 8008bea:	d00c      	beq.n	8008c06 <RCCEx_PLLSAI1_Config+0x6e>
 8008bec:	2b03      	cmp	r3, #3
 8008bee:	d013      	beq.n	8008c18 <RCCEx_PLLSAI1_Config+0x80>
 8008bf0:	2b01      	cmp	r3, #1
 8008bf2:	d120      	bne.n	8008c36 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8008bf4:	4b5f      	ldr	r3, [pc, #380]	; (8008d74 <RCCEx_PLLSAI1_Config+0x1dc>)
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	f003 0302 	and.w	r3, r3, #2
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d11d      	bne.n	8008c3c <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8008c00:	2301      	movs	r3, #1
 8008c02:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008c04:	e01a      	b.n	8008c3c <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8008c06:	4b5b      	ldr	r3, [pc, #364]	; (8008d74 <RCCEx_PLLSAI1_Config+0x1dc>)
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d116      	bne.n	8008c40 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8008c12:	2301      	movs	r3, #1
 8008c14:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008c16:	e013      	b.n	8008c40 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8008c18:	4b56      	ldr	r3, [pc, #344]	; (8008d74 <RCCEx_PLLSAI1_Config+0x1dc>)
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d10f      	bne.n	8008c44 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8008c24:	4b53      	ldr	r3, [pc, #332]	; (8008d74 <RCCEx_PLLSAI1_Config+0x1dc>)
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d109      	bne.n	8008c44 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8008c30:	2301      	movs	r3, #1
 8008c32:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008c34:	e006      	b.n	8008c44 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8008c36:	2301      	movs	r3, #1
 8008c38:	73fb      	strb	r3, [r7, #15]
      break;
 8008c3a:	e004      	b.n	8008c46 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8008c3c:	bf00      	nop
 8008c3e:	e002      	b.n	8008c46 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8008c40:	bf00      	nop
 8008c42:	e000      	b.n	8008c46 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8008c44:	bf00      	nop
    }

    if(status == HAL_OK)
 8008c46:	7bfb      	ldrb	r3, [r7, #15]
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d10d      	bne.n	8008c68 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8008c4c:	4b49      	ldr	r3, [pc, #292]	; (8008d74 <RCCEx_PLLSAI1_Config+0x1dc>)
 8008c4e:	68db      	ldr	r3, [r3, #12]
 8008c50:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	6819      	ldr	r1, [r3, #0]
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	685b      	ldr	r3, [r3, #4]
 8008c5c:	3b01      	subs	r3, #1
 8008c5e:	011b      	lsls	r3, r3, #4
 8008c60:	430b      	orrs	r3, r1
 8008c62:	4944      	ldr	r1, [pc, #272]	; (8008d74 <RCCEx_PLLSAI1_Config+0x1dc>)
 8008c64:	4313      	orrs	r3, r2
 8008c66:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8008c68:	7bfb      	ldrb	r3, [r7, #15]
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d17d      	bne.n	8008d6a <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8008c6e:	4b41      	ldr	r3, [pc, #260]	; (8008d74 <RCCEx_PLLSAI1_Config+0x1dc>)
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	4a40      	ldr	r2, [pc, #256]	; (8008d74 <RCCEx_PLLSAI1_Config+0x1dc>)
 8008c74:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008c78:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008c7a:	f7fa fac1 	bl	8003200 <HAL_GetTick>
 8008c7e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008c80:	e009      	b.n	8008c96 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008c82:	f7fa fabd 	bl	8003200 <HAL_GetTick>
 8008c86:	4602      	mov	r2, r0
 8008c88:	68bb      	ldr	r3, [r7, #8]
 8008c8a:	1ad3      	subs	r3, r2, r3
 8008c8c:	2b02      	cmp	r3, #2
 8008c8e:	d902      	bls.n	8008c96 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8008c90:	2303      	movs	r3, #3
 8008c92:	73fb      	strb	r3, [r7, #15]
        break;
 8008c94:	e005      	b.n	8008ca2 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008c96:	4b37      	ldr	r3, [pc, #220]	; (8008d74 <RCCEx_PLLSAI1_Config+0x1dc>)
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d1ef      	bne.n	8008c82 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8008ca2:	7bfb      	ldrb	r3, [r7, #15]
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d160      	bne.n	8008d6a <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8008ca8:	683b      	ldr	r3, [r7, #0]
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d111      	bne.n	8008cd2 <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008cae:	4b31      	ldr	r3, [pc, #196]	; (8008d74 <RCCEx_PLLSAI1_Config+0x1dc>)
 8008cb0:	691b      	ldr	r3, [r3, #16]
 8008cb2:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8008cb6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008cba:	687a      	ldr	r2, [r7, #4]
 8008cbc:	6892      	ldr	r2, [r2, #8]
 8008cbe:	0211      	lsls	r1, r2, #8
 8008cc0:	687a      	ldr	r2, [r7, #4]
 8008cc2:	68d2      	ldr	r2, [r2, #12]
 8008cc4:	0912      	lsrs	r2, r2, #4
 8008cc6:	0452      	lsls	r2, r2, #17
 8008cc8:	430a      	orrs	r2, r1
 8008cca:	492a      	ldr	r1, [pc, #168]	; (8008d74 <RCCEx_PLLSAI1_Config+0x1dc>)
 8008ccc:	4313      	orrs	r3, r2
 8008cce:	610b      	str	r3, [r1, #16]
 8008cd0:	e027      	b.n	8008d22 <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8008cd2:	683b      	ldr	r3, [r7, #0]
 8008cd4:	2b01      	cmp	r3, #1
 8008cd6:	d112      	bne.n	8008cfe <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008cd8:	4b26      	ldr	r3, [pc, #152]	; (8008d74 <RCCEx_PLLSAI1_Config+0x1dc>)
 8008cda:	691b      	ldr	r3, [r3, #16]
 8008cdc:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8008ce0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8008ce4:	687a      	ldr	r2, [r7, #4]
 8008ce6:	6892      	ldr	r2, [r2, #8]
 8008ce8:	0211      	lsls	r1, r2, #8
 8008cea:	687a      	ldr	r2, [r7, #4]
 8008cec:	6912      	ldr	r2, [r2, #16]
 8008cee:	0852      	lsrs	r2, r2, #1
 8008cf0:	3a01      	subs	r2, #1
 8008cf2:	0552      	lsls	r2, r2, #21
 8008cf4:	430a      	orrs	r2, r1
 8008cf6:	491f      	ldr	r1, [pc, #124]	; (8008d74 <RCCEx_PLLSAI1_Config+0x1dc>)
 8008cf8:	4313      	orrs	r3, r2
 8008cfa:	610b      	str	r3, [r1, #16]
 8008cfc:	e011      	b.n	8008d22 <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008cfe:	4b1d      	ldr	r3, [pc, #116]	; (8008d74 <RCCEx_PLLSAI1_Config+0x1dc>)
 8008d00:	691b      	ldr	r3, [r3, #16]
 8008d02:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8008d06:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8008d0a:	687a      	ldr	r2, [r7, #4]
 8008d0c:	6892      	ldr	r2, [r2, #8]
 8008d0e:	0211      	lsls	r1, r2, #8
 8008d10:	687a      	ldr	r2, [r7, #4]
 8008d12:	6952      	ldr	r2, [r2, #20]
 8008d14:	0852      	lsrs	r2, r2, #1
 8008d16:	3a01      	subs	r2, #1
 8008d18:	0652      	lsls	r2, r2, #25
 8008d1a:	430a      	orrs	r2, r1
 8008d1c:	4915      	ldr	r1, [pc, #84]	; (8008d74 <RCCEx_PLLSAI1_Config+0x1dc>)
 8008d1e:	4313      	orrs	r3, r2
 8008d20:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8008d22:	4b14      	ldr	r3, [pc, #80]	; (8008d74 <RCCEx_PLLSAI1_Config+0x1dc>)
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	4a13      	ldr	r2, [pc, #76]	; (8008d74 <RCCEx_PLLSAI1_Config+0x1dc>)
 8008d28:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008d2c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008d2e:	f7fa fa67 	bl	8003200 <HAL_GetTick>
 8008d32:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008d34:	e009      	b.n	8008d4a <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008d36:	f7fa fa63 	bl	8003200 <HAL_GetTick>
 8008d3a:	4602      	mov	r2, r0
 8008d3c:	68bb      	ldr	r3, [r7, #8]
 8008d3e:	1ad3      	subs	r3, r2, r3
 8008d40:	2b02      	cmp	r3, #2
 8008d42:	d902      	bls.n	8008d4a <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8008d44:	2303      	movs	r3, #3
 8008d46:	73fb      	strb	r3, [r7, #15]
          break;
 8008d48:	e005      	b.n	8008d56 <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008d4a:	4b0a      	ldr	r3, [pc, #40]	; (8008d74 <RCCEx_PLLSAI1_Config+0x1dc>)
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d0ef      	beq.n	8008d36 <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8008d56:	7bfb      	ldrb	r3, [r7, #15]
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d106      	bne.n	8008d6a <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8008d5c:	4b05      	ldr	r3, [pc, #20]	; (8008d74 <RCCEx_PLLSAI1_Config+0x1dc>)
 8008d5e:	691a      	ldr	r2, [r3, #16]
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	699b      	ldr	r3, [r3, #24]
 8008d64:	4903      	ldr	r1, [pc, #12]	; (8008d74 <RCCEx_PLLSAI1_Config+0x1dc>)
 8008d66:	4313      	orrs	r3, r2
 8008d68:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8008d6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d6c:	4618      	mov	r0, r3
 8008d6e:	3710      	adds	r7, #16
 8008d70:	46bd      	mov	sp, r7
 8008d72:	bd80      	pop	{r7, pc}
 8008d74:	40021000 	.word	0x40021000

08008d78 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8008d78:	b580      	push	{r7, lr}
 8008d7a:	b084      	sub	sp, #16
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	6078      	str	r0, [r7, #4]
 8008d80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008d82:	2300      	movs	r3, #0
 8008d84:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8008d86:	4b68      	ldr	r3, [pc, #416]	; (8008f28 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008d88:	68db      	ldr	r3, [r3, #12]
 8008d8a:	f003 0303 	and.w	r3, r3, #3
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d018      	beq.n	8008dc4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8008d92:	4b65      	ldr	r3, [pc, #404]	; (8008f28 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008d94:	68db      	ldr	r3, [r3, #12]
 8008d96:	f003 0203 	and.w	r2, r3, #3
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	429a      	cmp	r2, r3
 8008da0:	d10d      	bne.n	8008dbe <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	681b      	ldr	r3, [r3, #0]
       ||
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d009      	beq.n	8008dbe <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8008daa:	4b5f      	ldr	r3, [pc, #380]	; (8008f28 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008dac:	68db      	ldr	r3, [r3, #12]
 8008dae:	091b      	lsrs	r3, r3, #4
 8008db0:	f003 0307 	and.w	r3, r3, #7
 8008db4:	1c5a      	adds	r2, r3, #1
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	685b      	ldr	r3, [r3, #4]
       ||
 8008dba:	429a      	cmp	r2, r3
 8008dbc:	d044      	beq.n	8008e48 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8008dbe:	2301      	movs	r3, #1
 8008dc0:	73fb      	strb	r3, [r7, #15]
 8008dc2:	e041      	b.n	8008e48 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	2b02      	cmp	r3, #2
 8008dca:	d00c      	beq.n	8008de6 <RCCEx_PLLSAI2_Config+0x6e>
 8008dcc:	2b03      	cmp	r3, #3
 8008dce:	d013      	beq.n	8008df8 <RCCEx_PLLSAI2_Config+0x80>
 8008dd0:	2b01      	cmp	r3, #1
 8008dd2:	d120      	bne.n	8008e16 <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8008dd4:	4b54      	ldr	r3, [pc, #336]	; (8008f28 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	f003 0302 	and.w	r3, r3, #2
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d11d      	bne.n	8008e1c <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8008de0:	2301      	movs	r3, #1
 8008de2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008de4:	e01a      	b.n	8008e1c <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8008de6:	4b50      	ldr	r3, [pc, #320]	; (8008f28 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d116      	bne.n	8008e20 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8008df2:	2301      	movs	r3, #1
 8008df4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008df6:	e013      	b.n	8008e20 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8008df8:	4b4b      	ldr	r3, [pc, #300]	; (8008f28 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d10f      	bne.n	8008e24 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8008e04:	4b48      	ldr	r3, [pc, #288]	; (8008f28 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d109      	bne.n	8008e24 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8008e10:	2301      	movs	r3, #1
 8008e12:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008e14:	e006      	b.n	8008e24 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 8008e16:	2301      	movs	r3, #1
 8008e18:	73fb      	strb	r3, [r7, #15]
      break;
 8008e1a:	e004      	b.n	8008e26 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8008e1c:	bf00      	nop
 8008e1e:	e002      	b.n	8008e26 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8008e20:	bf00      	nop
 8008e22:	e000      	b.n	8008e26 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8008e24:	bf00      	nop
    }

    if(status == HAL_OK)
 8008e26:	7bfb      	ldrb	r3, [r7, #15]
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d10d      	bne.n	8008e48 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8008e2c:	4b3e      	ldr	r3, [pc, #248]	; (8008f28 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008e2e:	68db      	ldr	r3, [r3, #12]
 8008e30:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	6819      	ldr	r1, [r3, #0]
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	685b      	ldr	r3, [r3, #4]
 8008e3c:	3b01      	subs	r3, #1
 8008e3e:	011b      	lsls	r3, r3, #4
 8008e40:	430b      	orrs	r3, r1
 8008e42:	4939      	ldr	r1, [pc, #228]	; (8008f28 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008e44:	4313      	orrs	r3, r2
 8008e46:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8008e48:	7bfb      	ldrb	r3, [r7, #15]
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d167      	bne.n	8008f1e <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8008e4e:	4b36      	ldr	r3, [pc, #216]	; (8008f28 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	4a35      	ldr	r2, [pc, #212]	; (8008f28 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008e54:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008e58:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008e5a:	f7fa f9d1 	bl	8003200 <HAL_GetTick>
 8008e5e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8008e60:	e009      	b.n	8008e76 <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8008e62:	f7fa f9cd 	bl	8003200 <HAL_GetTick>
 8008e66:	4602      	mov	r2, r0
 8008e68:	68bb      	ldr	r3, [r7, #8]
 8008e6a:	1ad3      	subs	r3, r2, r3
 8008e6c:	2b02      	cmp	r3, #2
 8008e6e:	d902      	bls.n	8008e76 <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8008e70:	2303      	movs	r3, #3
 8008e72:	73fb      	strb	r3, [r7, #15]
        break;
 8008e74:	e005      	b.n	8008e82 <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8008e76:	4b2c      	ldr	r3, [pc, #176]	; (8008f28 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d1ef      	bne.n	8008e62 <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8008e82:	7bfb      	ldrb	r3, [r7, #15]
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d14a      	bne.n	8008f1e <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8008e88:	683b      	ldr	r3, [r7, #0]
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d111      	bne.n	8008eb2 <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8008e8e:	4b26      	ldr	r3, [pc, #152]	; (8008f28 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008e90:	695b      	ldr	r3, [r3, #20]
 8008e92:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8008e96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008e9a:	687a      	ldr	r2, [r7, #4]
 8008e9c:	6892      	ldr	r2, [r2, #8]
 8008e9e:	0211      	lsls	r1, r2, #8
 8008ea0:	687a      	ldr	r2, [r7, #4]
 8008ea2:	68d2      	ldr	r2, [r2, #12]
 8008ea4:	0912      	lsrs	r2, r2, #4
 8008ea6:	0452      	lsls	r2, r2, #17
 8008ea8:	430a      	orrs	r2, r1
 8008eaa:	491f      	ldr	r1, [pc, #124]	; (8008f28 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008eac:	4313      	orrs	r3, r2
 8008eae:	614b      	str	r3, [r1, #20]
 8008eb0:	e011      	b.n	8008ed6 <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8008eb2:	4b1d      	ldr	r3, [pc, #116]	; (8008f28 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008eb4:	695b      	ldr	r3, [r3, #20]
 8008eb6:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8008eba:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8008ebe:	687a      	ldr	r2, [r7, #4]
 8008ec0:	6892      	ldr	r2, [r2, #8]
 8008ec2:	0211      	lsls	r1, r2, #8
 8008ec4:	687a      	ldr	r2, [r7, #4]
 8008ec6:	6912      	ldr	r2, [r2, #16]
 8008ec8:	0852      	lsrs	r2, r2, #1
 8008eca:	3a01      	subs	r2, #1
 8008ecc:	0652      	lsls	r2, r2, #25
 8008ece:	430a      	orrs	r2, r1
 8008ed0:	4915      	ldr	r1, [pc, #84]	; (8008f28 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008ed2:	4313      	orrs	r3, r2
 8008ed4:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8008ed6:	4b14      	ldr	r3, [pc, #80]	; (8008f28 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	4a13      	ldr	r2, [pc, #76]	; (8008f28 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008edc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008ee0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008ee2:	f7fa f98d 	bl	8003200 <HAL_GetTick>
 8008ee6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8008ee8:	e009      	b.n	8008efe <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8008eea:	f7fa f989 	bl	8003200 <HAL_GetTick>
 8008eee:	4602      	mov	r2, r0
 8008ef0:	68bb      	ldr	r3, [r7, #8]
 8008ef2:	1ad3      	subs	r3, r2, r3
 8008ef4:	2b02      	cmp	r3, #2
 8008ef6:	d902      	bls.n	8008efe <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8008ef8:	2303      	movs	r3, #3
 8008efa:	73fb      	strb	r3, [r7, #15]
          break;
 8008efc:	e005      	b.n	8008f0a <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8008efe:	4b0a      	ldr	r3, [pc, #40]	; (8008f28 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d0ef      	beq.n	8008eea <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8008f0a:	7bfb      	ldrb	r3, [r7, #15]
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d106      	bne.n	8008f1e <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8008f10:	4b05      	ldr	r3, [pc, #20]	; (8008f28 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008f12:	695a      	ldr	r2, [r3, #20]
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	695b      	ldr	r3, [r3, #20]
 8008f18:	4903      	ldr	r1, [pc, #12]	; (8008f28 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008f1a:	4313      	orrs	r3, r2
 8008f1c:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8008f1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f20:	4618      	mov	r0, r3
 8008f22:	3710      	adds	r7, #16
 8008f24:	46bd      	mov	sp, r7
 8008f26:	bd80      	pop	{r7, pc}
 8008f28:	40021000 	.word	0x40021000

08008f2c <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 8008f2c:	b480      	push	{r7}
 8008f2e:	b089      	sub	sp, #36	; 0x24
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	6078      	str	r0, [r7, #4]
 8008f34:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 8008f36:	2300      	movs	r3, #0
 8008f38:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 8008f3a:	2300      	movs	r3, #0
 8008f3c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 8008f3e:	2300      	movs	r3, #0
 8008f40:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008f48:	d10c      	bne.n	8008f64 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8008f4a:	4b62      	ldr	r3, [pc, #392]	; (80090d4 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8008f4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008f50:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8008f54:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8008f56:	69bb      	ldr	r3, [r7, #24]
 8008f58:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8008f5c:	d112      	bne.n	8008f84 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8008f5e:	4b5e      	ldr	r3, [pc, #376]	; (80090d8 <RCCEx_GetSAIxPeriphCLKFreq+0x1ac>)
 8008f60:	61fb      	str	r3, [r7, #28]
 8008f62:	e00f      	b.n	8008f84 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008f6a:	d10b      	bne.n	8008f84 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8008f6c:	4b59      	ldr	r3, [pc, #356]	; (80090d4 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8008f6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008f72:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 8008f76:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8008f78:	69bb      	ldr	r3, [r7, #24]
 8008f7a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8008f7e:	d101      	bne.n	8008f84 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8008f80:	4b55      	ldr	r3, [pc, #340]	; (80090d8 <RCCEx_GetSAIxPeriphCLKFreq+0x1ac>)
 8008f82:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 8008f84:	69fb      	ldr	r3, [r7, #28]
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	f040 809c 	bne.w	80090c4 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
  {
    pllvco = InputFrequency;
 8008f8c:	683b      	ldr	r3, [r7, #0]
 8008f8e:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8008f90:	69bb      	ldr	r3, [r7, #24]
 8008f92:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008f96:	d003      	beq.n	8008fa0 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 8008f98:	69bb      	ldr	r3, [r7, #24]
 8008f9a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008f9e:	d12d      	bne.n	8008ffc <RCCEx_GetSAIxPeriphCLKFreq+0xd0>
    {
      if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U)
 8008fa0:	4b4c      	ldr	r3, [pc, #304]	; (80090d4 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8008fa2:	68db      	ldr	r3, [r3, #12]
 8008fa4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	f000 808b 	beq.w	80090c4 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8008fae:	4b49      	ldr	r3, [pc, #292]	; (80090d4 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8008fb0:	68db      	ldr	r3, [r3, #12]
 8008fb2:	091b      	lsrs	r3, r3, #4
 8008fb4:	f003 0307 	and.w	r3, r3, #7
 8008fb8:	3301      	adds	r3, #1
 8008fba:	693a      	ldr	r2, [r7, #16]
 8008fbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fc0:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8008fc2:	4b44      	ldr	r3, [pc, #272]	; (80090d4 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8008fc4:	68db      	ldr	r3, [r3, #12]
 8008fc6:	0a1b      	lsrs	r3, r3, #8
 8008fc8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008fcc:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 8008fce:	697b      	ldr	r3, [r7, #20]
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d10a      	bne.n	8008fea <RCCEx_GetSAIxPeriphCLKFreq+0xbe>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8008fd4:	4b3f      	ldr	r3, [pc, #252]	; (80090d4 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8008fd6:	68db      	ldr	r3, [r3, #12]
 8008fd8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d002      	beq.n	8008fe6 <RCCEx_GetSAIxPeriphCLKFreq+0xba>
          {
            pllp = 17U;
 8008fe0:	2311      	movs	r3, #17
 8008fe2:	617b      	str	r3, [r7, #20]
 8008fe4:	e001      	b.n	8008fea <RCCEx_GetSAIxPeriphCLKFreq+0xbe>
          }
          else
          {
            pllp = 7U;
 8008fe6:	2307      	movs	r3, #7
 8008fe8:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8008fea:	693b      	ldr	r3, [r7, #16]
 8008fec:	68fa      	ldr	r2, [r7, #12]
 8008fee:	fb02 f203 	mul.w	r2, r2, r3
 8008ff2:	697b      	ldr	r3, [r7, #20]
 8008ff4:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ff8:	61fb      	str	r3, [r7, #28]
      if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U)
 8008ffa:	e063      	b.n	80090c4 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8008ffc:	69bb      	ldr	r3, [r7, #24]
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d12c      	bne.n	800905c <RCCEx_GetSAIxPeriphCLKFreq+0x130>
    {
      if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U)
 8009002:	4b34      	ldr	r3, [pc, #208]	; (80090d4 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8009004:	691b      	ldr	r3, [r3, #16]
 8009006:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800900a:	2b00      	cmp	r3, #0
 800900c:	d05a      	beq.n	80090c4 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800900e:	4b31      	ldr	r3, [pc, #196]	; (80090d4 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8009010:	68db      	ldr	r3, [r3, #12]
 8009012:	091b      	lsrs	r3, r3, #4
 8009014:	f003 0307 	and.w	r3, r3, #7
 8009018:	3301      	adds	r3, #1
 800901a:	693a      	ldr	r2, [r7, #16]
 800901c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009020:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8009022:	4b2c      	ldr	r3, [pc, #176]	; (80090d4 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8009024:	691b      	ldr	r3, [r3, #16]
 8009026:	0a1b      	lsrs	r3, r3, #8
 8009028:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800902c:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 800902e:	697b      	ldr	r3, [r7, #20]
 8009030:	2b00      	cmp	r3, #0
 8009032:	d10a      	bne.n	800904a <RCCEx_GetSAIxPeriphCLKFreq+0x11e>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8009034:	4b27      	ldr	r3, [pc, #156]	; (80090d4 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8009036:	691b      	ldr	r3, [r3, #16]
 8009038:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800903c:	2b00      	cmp	r3, #0
 800903e:	d002      	beq.n	8009046 <RCCEx_GetSAIxPeriphCLKFreq+0x11a>
          {
            pllp = 17U;
 8009040:	2311      	movs	r3, #17
 8009042:	617b      	str	r3, [r7, #20]
 8009044:	e001      	b.n	800904a <RCCEx_GetSAIxPeriphCLKFreq+0x11e>
          }
          else
          {
            pllp = 7U;
 8009046:	2307      	movs	r3, #7
 8009048:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800904a:	693b      	ldr	r3, [r7, #16]
 800904c:	68fa      	ldr	r2, [r7, #12]
 800904e:	fb02 f203 	mul.w	r2, r2, r3
 8009052:	697b      	ldr	r3, [r7, #20]
 8009054:	fbb2 f3f3 	udiv	r3, r2, r3
 8009058:	61fb      	str	r3, [r7, #28]
 800905a:	e033      	b.n	80090c4 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 800905c:	69bb      	ldr	r3, [r7, #24]
 800905e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009062:	d003      	beq.n	800906c <RCCEx_GetSAIxPeriphCLKFreq+0x140>
 8009064:	69bb      	ldr	r3, [r7, #24]
 8009066:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800906a:	d12b      	bne.n	80090c4 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
    {
      if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U)
 800906c:	4b19      	ldr	r3, [pc, #100]	; (80090d4 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 800906e:	695b      	ldr	r3, [r3, #20]
 8009070:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009074:	2b00      	cmp	r3, #0
 8009076:	d025      	beq.n	80090c4 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8009078:	4b16      	ldr	r3, [pc, #88]	; (80090d4 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 800907a:	68db      	ldr	r3, [r3, #12]
 800907c:	091b      	lsrs	r3, r3, #4
 800907e:	f003 0307 	and.w	r3, r3, #7
 8009082:	3301      	adds	r3, #1
 8009084:	693a      	ldr	r2, [r7, #16]
 8009086:	fbb2 f3f3 	udiv	r3, r2, r3
 800908a:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800908c:	4b11      	ldr	r3, [pc, #68]	; (80090d4 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 800908e:	695b      	ldr	r3, [r3, #20]
 8009090:	0a1b      	lsrs	r3, r3, #8
 8009092:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009096:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 8009098:	697b      	ldr	r3, [r7, #20]
 800909a:	2b00      	cmp	r3, #0
 800909c:	d10a      	bne.n	80090b4 <RCCEx_GetSAIxPeriphCLKFreq+0x188>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 800909e:	4b0d      	ldr	r3, [pc, #52]	; (80090d4 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80090a0:	695b      	ldr	r3, [r3, #20]
 80090a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d002      	beq.n	80090b0 <RCCEx_GetSAIxPeriphCLKFreq+0x184>
          {
            pllp = 17U;
 80090aa:	2311      	movs	r3, #17
 80090ac:	617b      	str	r3, [r7, #20]
 80090ae:	e001      	b.n	80090b4 <RCCEx_GetSAIxPeriphCLKFreq+0x188>
          }
          else
          {
            pllp = 7U;
 80090b0:	2307      	movs	r3, #7
 80090b2:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80090b4:	693b      	ldr	r3, [r7, #16]
 80090b6:	68fa      	ldr	r2, [r7, #12]
 80090b8:	fb02 f203 	mul.w	r2, r2, r3
 80090bc:	697b      	ldr	r3, [r7, #20]
 80090be:	fbb2 f3f3 	udiv	r3, r2, r3
 80090c2:	61fb      	str	r3, [r7, #28]
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 80090c4:	69fb      	ldr	r3, [r7, #28]
}
 80090c6:	4618      	mov	r0, r3
 80090c8:	3724      	adds	r7, #36	; 0x24
 80090ca:	46bd      	mov	sp, r7
 80090cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d0:	4770      	bx	lr
 80090d2:	bf00      	nop
 80090d4:	40021000 	.word	0x40021000
 80090d8:	001fff68 	.word	0x001fff68

080090dc <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 80090dc:	b580      	push	{r7, lr}
 80090de:	b088      	sub	sp, #32
 80090e0:	af00      	add	r7, sp, #0
 80090e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR;
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d101      	bne.n	80090ee <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 80090ea:	2301      	movs	r3, #1
 80090ec:	e14a      	b.n	8009384 <HAL_SAI_Init+0x2a8>
      return HAL_ERROR;
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 80090f4:	b2db      	uxtb	r3, r3
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d106      	bne.n	8009108 <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	2200      	movs	r2, #0
 80090fe:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8009102:	6878      	ldr	r0, [r7, #4]
 8009104:	f7f9 f92c 	bl	8002360 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8009108:	6878      	ldr	r0, [r7, #4]
 800910a:	f000 f94d 	bl	80093a8 <SAI_Disable>
 800910e:	4603      	mov	r3, r0
 8009110:	2b00      	cmp	r3, #0
 8009112:	d001      	beq.n	8009118 <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 8009114:	2301      	movs	r3, #1
 8009116:	e135      	b.n	8009384 <HAL_SAI_Init+0x2a8>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	2202      	movs	r2, #2
 800911c:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	68db      	ldr	r3, [r3, #12]
 8009124:	2b01      	cmp	r3, #1
 8009126:	d007      	beq.n	8009138 <HAL_SAI_Init+0x5c>
 8009128:	2b01      	cmp	r3, #1
 800912a:	d302      	bcc.n	8009132 <HAL_SAI_Init+0x56>
 800912c:	2b02      	cmp	r3, #2
 800912e:	d006      	beq.n	800913e <HAL_SAI_Init+0x62>
 8009130:	e008      	b.n	8009144 <HAL_SAI_Init+0x68>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8009132:	2300      	movs	r3, #0
 8009134:	61fb      	str	r3, [r7, #28]
      break;
 8009136:	e008      	b.n	800914a <HAL_SAI_Init+0x6e>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8009138:	2310      	movs	r3, #16
 800913a:	61fb      	str	r3, [r7, #28]
      break;
 800913c:	e005      	b.n	800914a <HAL_SAI_Init+0x6e>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800913e:	2320      	movs	r3, #32
 8009140:	61fb      	str	r3, [r7, #28]
      break;
 8009142:	e002      	b.n	800914a <HAL_SAI_Init+0x6e>
    default :
      tmpregisterGCR = 0;
 8009144:	2300      	movs	r3, #0
 8009146:	61fb      	str	r3, [r7, #28]
      break;
 8009148:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	689b      	ldr	r3, [r3, #8]
 800914e:	2b03      	cmp	r3, #3
 8009150:	d81d      	bhi.n	800918e <HAL_SAI_Init+0xb2>
 8009152:	a201      	add	r2, pc, #4	; (adr r2, 8009158 <HAL_SAI_Init+0x7c>)
 8009154:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009158:	08009169 	.word	0x08009169
 800915c:	0800916f 	.word	0x0800916f
 8009160:	08009177 	.word	0x08009177
 8009164:	0800917f 	.word	0x0800917f
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8009168:	2300      	movs	r3, #0
 800916a:	617b      	str	r3, [r7, #20]
      break;
 800916c:	e012      	b.n	8009194 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800916e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009172:	617b      	str	r3, [r7, #20]
      break;
 8009174:	e00e      	b.n	8009194 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8009176:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800917a:	617b      	str	r3, [r7, #20]
      break;
 800917c:	e00a      	b.n	8009194 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800917e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009182:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8009184:	69fb      	ldr	r3, [r7, #28]
 8009186:	f043 0301 	orr.w	r3, r3, #1
 800918a:	61fb      	str	r3, [r7, #28]
      break;
 800918c:	e002      	b.n	8009194 <HAL_SAI_Init+0xb8>
    default :
      syncen_bits = 0;
 800918e:	2300      	movs	r3, #0
 8009190:	617b      	str	r3, [r7, #20]
      break;
 8009192:	bf00      	nop

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	4a7c      	ldr	r2, [pc, #496]	; (800938c <HAL_SAI_Init+0x2b0>)
 800919a:	4293      	cmp	r3, r2
 800919c:	d004      	beq.n	80091a8 <HAL_SAI_Init+0xcc>
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	4a7b      	ldr	r2, [pc, #492]	; (8009390 <HAL_SAI_Init+0x2b4>)
 80091a4:	4293      	cmp	r3, r2
 80091a6:	d103      	bne.n	80091b0 <HAL_SAI_Init+0xd4>
  {
    SAI1->GCR = tmpregisterGCR;
 80091a8:	4a7a      	ldr	r2, [pc, #488]	; (8009394 <HAL_SAI_Init+0x2b8>)
 80091aa:	69fb      	ldr	r3, [r7, #28]
 80091ac:	6013      	str	r3, [r2, #0]
 80091ae:	e002      	b.n	80091b6 <HAL_SAI_Init+0xda>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 80091b0:	4a79      	ldr	r2, [pc, #484]	; (8009398 <HAL_SAI_Init+0x2bc>)
 80091b2:	69fb      	ldr	r3, [r7, #28]
 80091b4:	6013      	str	r3, [r2, #0]

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || */
  /* STM32L496xx || STM32L4A6xx || */
  /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	69db      	ldr	r3, [r3, #28]
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d038      	beq.n	8009230 <HAL_SAI_Init+0x154>
    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	4a72      	ldr	r2, [pc, #456]	; (800938c <HAL_SAI_Init+0x2b0>)
 80091c4:	4293      	cmp	r3, r2
 80091c6:	d004      	beq.n	80091d2 <HAL_SAI_Init+0xf6>
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	4a70      	ldr	r2, [pc, #448]	; (8009390 <HAL_SAI_Init+0x2b4>)
 80091ce:	4293      	cmp	r3, r2
 80091d0:	d105      	bne.n	80091de <HAL_SAI_Init+0x102>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 80091d2:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80091d6:	f7ff f857 	bl	8008288 <HAL_RCCEx_GetPeriphCLKFreq>
 80091da:	6138      	str	r0, [r7, #16]
 80091dc:	e004      	b.n	80091e8 <HAL_SAI_Init+0x10c>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 80091de:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80091e2:	f7ff f851 	bl	8008288 <HAL_RCCEx_GetPeriphCLKFreq>
 80091e6:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 80091e8:	693a      	ldr	r2, [r7, #16]
 80091ea:	4613      	mov	r3, r2
 80091ec:	009b      	lsls	r3, r3, #2
 80091ee:	4413      	add	r3, r2
 80091f0:	005b      	lsls	r3, r3, #1
 80091f2:	461a      	mov	r2, r3
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	69db      	ldr	r3, [r3, #28]
 80091f8:	025b      	lsls	r3, r3, #9
 80091fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80091fe:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	4a66      	ldr	r2, [pc, #408]	; (800939c <HAL_SAI_Init+0x2c0>)
 8009204:	fba2 2303 	umull	r2, r3, r2, r3
 8009208:	08da      	lsrs	r2, r3, #3
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 800920e:	68f9      	ldr	r1, [r7, #12]
 8009210:	4b62      	ldr	r3, [pc, #392]	; (800939c <HAL_SAI_Init+0x2c0>)
 8009212:	fba3 2301 	umull	r2, r3, r3, r1
 8009216:	08da      	lsrs	r2, r3, #3
 8009218:	4613      	mov	r3, r2
 800921a:	009b      	lsls	r3, r3, #2
 800921c:	4413      	add	r3, r2
 800921e:	005b      	lsls	r3, r3, #1
 8009220:	1aca      	subs	r2, r1, r3
 8009222:	2a08      	cmp	r2, #8
 8009224:	d904      	bls.n	8009230 <HAL_SAI_Init+0x154>
    {
      hsai->Init.Mckdiv += 1U;
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	6a1b      	ldr	r3, [r3, #32]
 800922a:	1c5a      	adds	r2, r3, #1
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	685b      	ldr	r3, [r3, #4]
 8009234:	2b00      	cmp	r3, #0
 8009236:	d003      	beq.n	8009240 <HAL_SAI_Init+0x164>
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	685b      	ldr	r3, [r3, #4]
 800923c:	2b02      	cmp	r3, #2
 800923e:	d109      	bne.n	8009254 <HAL_SAI_Init+0x178>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009244:	2b01      	cmp	r3, #1
 8009246:	d101      	bne.n	800924c <HAL_SAI_Init+0x170>
 8009248:	2300      	movs	r3, #0
 800924a:	e001      	b.n	8009250 <HAL_SAI_Init+0x174>
 800924c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009250:	61bb      	str	r3, [r7, #24]
 8009252:	e008      	b.n	8009266 <HAL_SAI_Init+0x18a>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009258:	2b01      	cmp	r3, #1
 800925a:	d102      	bne.n	8009262 <HAL_SAI_Init+0x186>
 800925c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009260:	e000      	b.n	8009264 <HAL_SAI_Init+0x188>
 8009262:	2300      	movs	r3, #0
 8009264:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	6819      	ldr	r1, [r3, #0]
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	681a      	ldr	r2, [r3, #0]
 8009270:	4b4b      	ldr	r3, [pc, #300]	; (80093a0 <HAL_SAI_Init+0x2c4>)
 8009272:	400b      	ands	r3, r1
 8009274:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	6819      	ldr	r1, [r3, #0]
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	685a      	ldr	r2, [r3, #4]
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009284:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800928a:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009290:	431a      	orrs	r2, r3
 8009292:	69bb      	ldr	r3, [r7, #24]
 8009294:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8009296:	697b      	ldr	r3, [r7, #20]
 8009298:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                          ckstr_bits | syncen_bits |                             \
 800929e:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	691b      	ldr	r3, [r3, #16]
 80092a4:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80092aa:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	6a1b      	ldr	r3, [r3, #32]
 80092b0:	051b      	lsls	r3, r3, #20
 80092b2:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	430a      	orrs	r2, r1
 80092ba:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	685b      	ldr	r3, [r3, #4]
 80092c2:	687a      	ldr	r2, [r7, #4]
 80092c4:	6812      	ldr	r2, [r2, #0]
 80092c6:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80092ca:	f023 030f 	bic.w	r3, r3, #15
 80092ce:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	6859      	ldr	r1, [r3, #4]
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	699a      	ldr	r2, [r3, #24]
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092de:	431a      	orrs	r2, r3
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092e4:	431a      	orrs	r2, r3
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	430a      	orrs	r2, r1
 80092ec:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	6899      	ldr	r1, [r3, #8]
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681a      	ldr	r2, [r3, #0]
 80092f8:	4b2a      	ldr	r3, [pc, #168]	; (80093a4 <HAL_SAI_Init+0x2c8>)
 80092fa:	400b      	ands	r3, r1
 80092fc:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	6899      	ldr	r1, [r3, #8]
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009308:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800930e:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                           hsai->FrameInit.FSOffset |
 8009314:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
                           hsai->FrameInit.FSDefinition |
 800931a:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009320:	3b01      	subs	r3, #1
 8009322:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8009324:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	430a      	orrs	r2, r1
 800932c:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	68d9      	ldr	r1, [r3, #12]
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	681a      	ldr	r2, [r3, #0]
 8009338:	f24f 0320 	movw	r3, #61472	; 0xf020
 800933c:	400b      	ands	r3, r1
 800933e:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	68d9      	ldr	r1, [r3, #12]
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800934e:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009354:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8009356:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800935c:	3b01      	subs	r3, #1
 800935e:	021b      	lsls	r3, r3, #8
 8009360:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	430a      	orrs	r2, r1
 8009368:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	2200      	movs	r2, #0
 800936e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	2201      	movs	r2, #1
 8009376:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	2200      	movs	r2, #0
 800937e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8009382:	2300      	movs	r3, #0
}
 8009384:	4618      	mov	r0, r3
 8009386:	3720      	adds	r7, #32
 8009388:	46bd      	mov	sp, r7
 800938a:	bd80      	pop	{r7, pc}
 800938c:	40015404 	.word	0x40015404
 8009390:	40015424 	.word	0x40015424
 8009394:	40015400 	.word	0x40015400
 8009398:	40015800 	.word	0x40015800
 800939c:	cccccccd 	.word	0xcccccccd
 80093a0:	ff05c010 	.word	0xff05c010
 80093a4:	fff88000 	.word	0xfff88000

080093a8 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 80093a8:	b490      	push	{r4, r7}
 80093aa:	b084      	sub	sp, #16
 80093ac:	af00      	add	r7, sp, #0
 80093ae:	6078      	str	r0, [r7, #4]
  register uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 80093b0:	4b15      	ldr	r3, [pc, #84]	; (8009408 <SAI_Disable+0x60>)
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	4a15      	ldr	r2, [pc, #84]	; (800940c <SAI_Disable+0x64>)
 80093b6:	fba2 2303 	umull	r2, r3, r2, r3
 80093ba:	0b1b      	lsrs	r3, r3, #12
 80093bc:	009c      	lsls	r4, r3, #2
  HAL_StatusTypeDef status = HAL_OK;
 80093be:	2300      	movs	r3, #0
 80093c0:	73fb      	strb	r3, [r7, #15]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	681a      	ldr	r2, [r3, #0]
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80093d0:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 80093d2:	2c00      	cmp	r4, #0
 80093d4:	d10a      	bne.n	80093ec <SAI_Disable+0x44>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80093dc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      status = HAL_TIMEOUT;
 80093e6:	2303      	movs	r3, #3
 80093e8:	73fb      	strb	r3, [r7, #15]
      break;
 80093ea:	e007      	b.n	80093fc <SAI_Disable+0x54>
    }
    count--;
 80093ec:	3c01      	subs	r4, #1
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d1ea      	bne.n	80093d2 <SAI_Disable+0x2a>

  return status;
 80093fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80093fe:	4618      	mov	r0, r3
 8009400:	3710      	adds	r7, #16
 8009402:	46bd      	mov	sp, r7
 8009404:	bc90      	pop	{r4, r7}
 8009406:	4770      	bx	lr
 8009408:	20000008 	.word	0x20000008
 800940c:	95cbec1b 	.word	0x95cbec1b

08009410 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009410:	b580      	push	{r7, lr}
 8009412:	b082      	sub	sp, #8
 8009414:	af00      	add	r7, sp, #0
 8009416:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	2b00      	cmp	r3, #0
 800941c:	d101      	bne.n	8009422 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800941e:	2301      	movs	r3, #1
 8009420:	e01d      	b.n	800945e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009428:	b2db      	uxtb	r3, r3
 800942a:	2b00      	cmp	r3, #0
 800942c:	d106      	bne.n	800943c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	2200      	movs	r2, #0
 8009432:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009436:	6878      	ldr	r0, [r7, #4]
 8009438:	f7f8 ff28 	bl	800228c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	2202      	movs	r2, #2
 8009440:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681a      	ldr	r2, [r3, #0]
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	3304      	adds	r3, #4
 800944c:	4619      	mov	r1, r3
 800944e:	4610      	mov	r0, r2
 8009450:	f000 f834 	bl	80094bc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	2201      	movs	r2, #1
 8009458:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800945c:	2300      	movs	r3, #0
}
 800945e:	4618      	mov	r0, r3
 8009460:	3708      	adds	r7, #8
 8009462:	46bd      	mov	sp, r7
 8009464:	bd80      	pop	{r7, pc}
	...

08009468 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009468:	b480      	push	{r7}
 800946a:	b085      	sub	sp, #20
 800946c:	af00      	add	r7, sp, #0
 800946e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	68da      	ldr	r2, [r3, #12]
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	f042 0201 	orr.w	r2, r2, #1
 800947e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	689a      	ldr	r2, [r3, #8]
 8009486:	4b0c      	ldr	r3, [pc, #48]	; (80094b8 <HAL_TIM_Base_Start_IT+0x50>)
 8009488:	4013      	ands	r3, r2
 800948a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	2b06      	cmp	r3, #6
 8009490:	d00b      	beq.n	80094aa <HAL_TIM_Base_Start_IT+0x42>
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009498:	d007      	beq.n	80094aa <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	681a      	ldr	r2, [r3, #0]
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	f042 0201 	orr.w	r2, r2, #1
 80094a8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80094aa:	2300      	movs	r3, #0
}
 80094ac:	4618      	mov	r0, r3
 80094ae:	3714      	adds	r7, #20
 80094b0:	46bd      	mov	sp, r7
 80094b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b6:	4770      	bx	lr
 80094b8:	00010007 	.word	0x00010007

080094bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80094bc:	b480      	push	{r7}
 80094be:	b085      	sub	sp, #20
 80094c0:	af00      	add	r7, sp, #0
 80094c2:	6078      	str	r0, [r7, #4]
 80094c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	4a40      	ldr	r2, [pc, #256]	; (80095d0 <TIM_Base_SetConfig+0x114>)
 80094d0:	4293      	cmp	r3, r2
 80094d2:	d013      	beq.n	80094fc <TIM_Base_SetConfig+0x40>
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80094da:	d00f      	beq.n	80094fc <TIM_Base_SetConfig+0x40>
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	4a3d      	ldr	r2, [pc, #244]	; (80095d4 <TIM_Base_SetConfig+0x118>)
 80094e0:	4293      	cmp	r3, r2
 80094e2:	d00b      	beq.n	80094fc <TIM_Base_SetConfig+0x40>
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	4a3c      	ldr	r2, [pc, #240]	; (80095d8 <TIM_Base_SetConfig+0x11c>)
 80094e8:	4293      	cmp	r3, r2
 80094ea:	d007      	beq.n	80094fc <TIM_Base_SetConfig+0x40>
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	4a3b      	ldr	r2, [pc, #236]	; (80095dc <TIM_Base_SetConfig+0x120>)
 80094f0:	4293      	cmp	r3, r2
 80094f2:	d003      	beq.n	80094fc <TIM_Base_SetConfig+0x40>
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	4a3a      	ldr	r2, [pc, #232]	; (80095e0 <TIM_Base_SetConfig+0x124>)
 80094f8:	4293      	cmp	r3, r2
 80094fa:	d108      	bne.n	800950e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009502:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009504:	683b      	ldr	r3, [r7, #0]
 8009506:	685b      	ldr	r3, [r3, #4]
 8009508:	68fa      	ldr	r2, [r7, #12]
 800950a:	4313      	orrs	r3, r2
 800950c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	4a2f      	ldr	r2, [pc, #188]	; (80095d0 <TIM_Base_SetConfig+0x114>)
 8009512:	4293      	cmp	r3, r2
 8009514:	d01f      	beq.n	8009556 <TIM_Base_SetConfig+0x9a>
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800951c:	d01b      	beq.n	8009556 <TIM_Base_SetConfig+0x9a>
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	4a2c      	ldr	r2, [pc, #176]	; (80095d4 <TIM_Base_SetConfig+0x118>)
 8009522:	4293      	cmp	r3, r2
 8009524:	d017      	beq.n	8009556 <TIM_Base_SetConfig+0x9a>
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	4a2b      	ldr	r2, [pc, #172]	; (80095d8 <TIM_Base_SetConfig+0x11c>)
 800952a:	4293      	cmp	r3, r2
 800952c:	d013      	beq.n	8009556 <TIM_Base_SetConfig+0x9a>
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	4a2a      	ldr	r2, [pc, #168]	; (80095dc <TIM_Base_SetConfig+0x120>)
 8009532:	4293      	cmp	r3, r2
 8009534:	d00f      	beq.n	8009556 <TIM_Base_SetConfig+0x9a>
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	4a29      	ldr	r2, [pc, #164]	; (80095e0 <TIM_Base_SetConfig+0x124>)
 800953a:	4293      	cmp	r3, r2
 800953c:	d00b      	beq.n	8009556 <TIM_Base_SetConfig+0x9a>
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	4a28      	ldr	r2, [pc, #160]	; (80095e4 <TIM_Base_SetConfig+0x128>)
 8009542:	4293      	cmp	r3, r2
 8009544:	d007      	beq.n	8009556 <TIM_Base_SetConfig+0x9a>
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	4a27      	ldr	r2, [pc, #156]	; (80095e8 <TIM_Base_SetConfig+0x12c>)
 800954a:	4293      	cmp	r3, r2
 800954c:	d003      	beq.n	8009556 <TIM_Base_SetConfig+0x9a>
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	4a26      	ldr	r2, [pc, #152]	; (80095ec <TIM_Base_SetConfig+0x130>)
 8009552:	4293      	cmp	r3, r2
 8009554:	d108      	bne.n	8009568 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800955c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800955e:	683b      	ldr	r3, [r7, #0]
 8009560:	68db      	ldr	r3, [r3, #12]
 8009562:	68fa      	ldr	r2, [r7, #12]
 8009564:	4313      	orrs	r3, r2
 8009566:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800956e:	683b      	ldr	r3, [r7, #0]
 8009570:	695b      	ldr	r3, [r3, #20]
 8009572:	4313      	orrs	r3, r2
 8009574:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	68fa      	ldr	r2, [r7, #12]
 800957a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800957c:	683b      	ldr	r3, [r7, #0]
 800957e:	689a      	ldr	r2, [r3, #8]
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009584:	683b      	ldr	r3, [r7, #0]
 8009586:	681a      	ldr	r2, [r3, #0]
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	4a10      	ldr	r2, [pc, #64]	; (80095d0 <TIM_Base_SetConfig+0x114>)
 8009590:	4293      	cmp	r3, r2
 8009592:	d00f      	beq.n	80095b4 <TIM_Base_SetConfig+0xf8>
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	4a12      	ldr	r2, [pc, #72]	; (80095e0 <TIM_Base_SetConfig+0x124>)
 8009598:	4293      	cmp	r3, r2
 800959a:	d00b      	beq.n	80095b4 <TIM_Base_SetConfig+0xf8>
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	4a11      	ldr	r2, [pc, #68]	; (80095e4 <TIM_Base_SetConfig+0x128>)
 80095a0:	4293      	cmp	r3, r2
 80095a2:	d007      	beq.n	80095b4 <TIM_Base_SetConfig+0xf8>
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	4a10      	ldr	r2, [pc, #64]	; (80095e8 <TIM_Base_SetConfig+0x12c>)
 80095a8:	4293      	cmp	r3, r2
 80095aa:	d003      	beq.n	80095b4 <TIM_Base_SetConfig+0xf8>
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	4a0f      	ldr	r2, [pc, #60]	; (80095ec <TIM_Base_SetConfig+0x130>)
 80095b0:	4293      	cmp	r3, r2
 80095b2:	d103      	bne.n	80095bc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80095b4:	683b      	ldr	r3, [r7, #0]
 80095b6:	691a      	ldr	r2, [r3, #16]
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	2201      	movs	r2, #1
 80095c0:	615a      	str	r2, [r3, #20]
}
 80095c2:	bf00      	nop
 80095c4:	3714      	adds	r7, #20
 80095c6:	46bd      	mov	sp, r7
 80095c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095cc:	4770      	bx	lr
 80095ce:	bf00      	nop
 80095d0:	40012c00 	.word	0x40012c00
 80095d4:	40000400 	.word	0x40000400
 80095d8:	40000800 	.word	0x40000800
 80095dc:	40000c00 	.word	0x40000c00
 80095e0:	40013400 	.word	0x40013400
 80095e4:	40014000 	.word	0x40014000
 80095e8:	40014400 	.word	0x40014400
 80095ec:	40014800 	.word	0x40014800

080095f0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80095f0:	b580      	push	{r7, lr}
 80095f2:	b082      	sub	sp, #8
 80095f4:	af00      	add	r7, sp, #0
 80095f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d101      	bne.n	8009602 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80095fe:	2301      	movs	r3, #1
 8009600:	e040      	b.n	8009684 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009606:	2b00      	cmp	r3, #0
 8009608:	d106      	bne.n	8009618 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	2200      	movs	r2, #0
 800960e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009612:	6878      	ldr	r0, [r7, #4]
 8009614:	f7f8 fe60 	bl	80022d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	2224      	movs	r2, #36	; 0x24
 800961c:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	681a      	ldr	r2, [r3, #0]
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	f022 0201 	bic.w	r2, r2, #1
 800962c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800962e:	6878      	ldr	r0, [r7, #4]
 8009630:	f000 f8c0 	bl	80097b4 <UART_SetConfig>
 8009634:	4603      	mov	r3, r0
 8009636:	2b01      	cmp	r3, #1
 8009638:	d101      	bne.n	800963e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800963a:	2301      	movs	r3, #1
 800963c:	e022      	b.n	8009684 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009642:	2b00      	cmp	r3, #0
 8009644:	d002      	beq.n	800964c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8009646:	6878      	ldr	r0, [r7, #4]
 8009648:	f000 fbfc 	bl	8009e44 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	685a      	ldr	r2, [r3, #4]
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800965a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	689a      	ldr	r2, [r3, #8]
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800966a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	681a      	ldr	r2, [r3, #0]
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	f042 0201 	orr.w	r2, r2, #1
 800967a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800967c:	6878      	ldr	r0, [r7, #4]
 800967e:	f000 fc83 	bl	8009f88 <UART_CheckIdleState>
 8009682:	4603      	mov	r3, r0
}
 8009684:	4618      	mov	r0, r3
 8009686:	3708      	adds	r7, #8
 8009688:	46bd      	mov	sp, r7
 800968a:	bd80      	pop	{r7, pc}

0800968c <HAL_UART_Transmit>:
  * @param Size    Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800968c:	b580      	push	{r7, lr}
 800968e:	b08a      	sub	sp, #40	; 0x28
 8009690:	af02      	add	r7, sp, #8
 8009692:	60f8      	str	r0, [r7, #12]
 8009694:	60b9      	str	r1, [r7, #8]
 8009696:	603b      	str	r3, [r7, #0]
 8009698:	4613      	mov	r3, r2
 800969a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80096a0:	2b20      	cmp	r3, #32
 80096a2:	f040 8081 	bne.w	80097a8 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 80096a6:	68bb      	ldr	r3, [r7, #8]
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d002      	beq.n	80096b2 <HAL_UART_Transmit+0x26>
 80096ac:	88fb      	ldrh	r3, [r7, #6]
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d101      	bne.n	80096b6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80096b2:	2301      	movs	r3, #1
 80096b4:	e079      	b.n	80097aa <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80096bc:	2b01      	cmp	r3, #1
 80096be:	d101      	bne.n	80096c4 <HAL_UART_Transmit+0x38>
 80096c0:	2302      	movs	r3, #2
 80096c2:	e072      	b.n	80097aa <HAL_UART_Transmit+0x11e>
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	2201      	movs	r2, #1
 80096c8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	2200      	movs	r2, #0
 80096d0:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	2221      	movs	r2, #33	; 0x21
 80096d6:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80096d8:	f7f9 fd92 	bl	8003200 <HAL_GetTick>
 80096dc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	88fa      	ldrh	r2, [r7, #6]
 80096e2:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	88fa      	ldrh	r2, [r7, #6]
 80096ea:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	689b      	ldr	r3, [r3, #8]
 80096f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80096f6:	d108      	bne.n	800970a <HAL_UART_Transmit+0x7e>
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	691b      	ldr	r3, [r3, #16]
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d104      	bne.n	800970a <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8009700:	2300      	movs	r3, #0
 8009702:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8009704:	68bb      	ldr	r3, [r7, #8]
 8009706:	61bb      	str	r3, [r7, #24]
 8009708:	e003      	b.n	8009712 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 800970a:	68bb      	ldr	r3, [r7, #8]
 800970c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800970e:	2300      	movs	r3, #0
 8009710:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009712:	e02d      	b.n	8009770 <HAL_UART_Transmit+0xe4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009714:	683b      	ldr	r3, [r7, #0]
 8009716:	9300      	str	r3, [sp, #0]
 8009718:	697b      	ldr	r3, [r7, #20]
 800971a:	2200      	movs	r2, #0
 800971c:	2180      	movs	r1, #128	; 0x80
 800971e:	68f8      	ldr	r0, [r7, #12]
 8009720:	f000 fc77 	bl	800a012 <UART_WaitOnFlagUntilTimeout>
 8009724:	4603      	mov	r3, r0
 8009726:	2b00      	cmp	r3, #0
 8009728:	d001      	beq.n	800972e <HAL_UART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 800972a:	2303      	movs	r3, #3
 800972c:	e03d      	b.n	80097aa <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 800972e:	69fb      	ldr	r3, [r7, #28]
 8009730:	2b00      	cmp	r3, #0
 8009732:	d10b      	bne.n	800974c <HAL_UART_Transmit+0xc0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009734:	69bb      	ldr	r3, [r7, #24]
 8009736:	881a      	ldrh	r2, [r3, #0]
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009740:	b292      	uxth	r2, r2
 8009742:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8009744:	69bb      	ldr	r3, [r7, #24]
 8009746:	3302      	adds	r3, #2
 8009748:	61bb      	str	r3, [r7, #24]
 800974a:	e008      	b.n	800975e <HAL_UART_Transmit+0xd2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800974c:	69fb      	ldr	r3, [r7, #28]
 800974e:	781a      	ldrb	r2, [r3, #0]
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	b292      	uxth	r2, r2
 8009756:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8009758:	69fb      	ldr	r3, [r7, #28]
 800975a:	3301      	adds	r3, #1
 800975c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8009764:	b29b      	uxth	r3, r3
 8009766:	3b01      	subs	r3, #1
 8009768:	b29a      	uxth	r2, r3
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8009776:	b29b      	uxth	r3, r3
 8009778:	2b00      	cmp	r3, #0
 800977a:	d1cb      	bne.n	8009714 <HAL_UART_Transmit+0x88>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800977c:	683b      	ldr	r3, [r7, #0]
 800977e:	9300      	str	r3, [sp, #0]
 8009780:	697b      	ldr	r3, [r7, #20]
 8009782:	2200      	movs	r2, #0
 8009784:	2140      	movs	r1, #64	; 0x40
 8009786:	68f8      	ldr	r0, [r7, #12]
 8009788:	f000 fc43 	bl	800a012 <UART_WaitOnFlagUntilTimeout>
 800978c:	4603      	mov	r3, r0
 800978e:	2b00      	cmp	r3, #0
 8009790:	d001      	beq.n	8009796 <HAL_UART_Transmit+0x10a>
    {
      return HAL_TIMEOUT;
 8009792:	2303      	movs	r3, #3
 8009794:	e009      	b.n	80097aa <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	2220      	movs	r2, #32
 800979a:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	2200      	movs	r2, #0
 80097a0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 80097a4:	2300      	movs	r3, #0
 80097a6:	e000      	b.n	80097aa <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 80097a8:	2302      	movs	r3, #2
  }
}
 80097aa:	4618      	mov	r0, r3
 80097ac:	3720      	adds	r7, #32
 80097ae:	46bd      	mov	sp, r7
 80097b0:	bd80      	pop	{r7, pc}
	...

080097b4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80097b4:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 80097b8:	b088      	sub	sp, #32
 80097ba:	af00      	add	r7, sp, #0
 80097bc:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 80097be:	2300      	movs	r3, #0
 80097c0:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 80097c2:	2300      	movs	r3, #0
 80097c4:	74fb      	strb	r3, [r7, #19]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 80097c6:	2300      	movs	r3, #0
 80097c8:	60fb      	str	r3, [r7, #12]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	689a      	ldr	r2, [r3, #8]
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	691b      	ldr	r3, [r3, #16]
 80097d2:	431a      	orrs	r2, r3
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	695b      	ldr	r3, [r3, #20]
 80097d8:	431a      	orrs	r2, r3
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	69db      	ldr	r3, [r3, #28]
 80097de:	4313      	orrs	r3, r2
 80097e0:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	681a      	ldr	r2, [r3, #0]
 80097e8:	4bac      	ldr	r3, [pc, #688]	; (8009a9c <UART_SetConfig+0x2e8>)
 80097ea:	4013      	ands	r3, r2
 80097ec:	687a      	ldr	r2, [r7, #4]
 80097ee:	6812      	ldr	r2, [r2, #0]
 80097f0:	69f9      	ldr	r1, [r7, #28]
 80097f2:	430b      	orrs	r3, r1
 80097f4:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	685b      	ldr	r3, [r3, #4]
 80097fc:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	68da      	ldr	r2, [r3, #12]
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	430a      	orrs	r2, r1
 800980a:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	699b      	ldr	r3, [r3, #24]
 8009810:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	4aa2      	ldr	r2, [pc, #648]	; (8009aa0 <UART_SetConfig+0x2ec>)
 8009818:	4293      	cmp	r3, r2
 800981a:	d004      	beq.n	8009826 <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	6a1b      	ldr	r3, [r3, #32]
 8009820:	69fa      	ldr	r2, [r7, #28]
 8009822:	4313      	orrs	r3, r2
 8009824:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	689b      	ldr	r3, [r3, #8]
 800982c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	69fa      	ldr	r2, [r7, #28]
 8009836:	430a      	orrs	r2, r1
 8009838:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	4a99      	ldr	r2, [pc, #612]	; (8009aa4 <UART_SetConfig+0x2f0>)
 8009840:	4293      	cmp	r3, r2
 8009842:	d121      	bne.n	8009888 <UART_SetConfig+0xd4>
 8009844:	4b98      	ldr	r3, [pc, #608]	; (8009aa8 <UART_SetConfig+0x2f4>)
 8009846:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800984a:	f003 0303 	and.w	r3, r3, #3
 800984e:	2b03      	cmp	r3, #3
 8009850:	d816      	bhi.n	8009880 <UART_SetConfig+0xcc>
 8009852:	a201      	add	r2, pc, #4	; (adr r2, 8009858 <UART_SetConfig+0xa4>)
 8009854:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009858:	08009869 	.word	0x08009869
 800985c:	08009875 	.word	0x08009875
 8009860:	0800986f 	.word	0x0800986f
 8009864:	0800987b 	.word	0x0800987b
 8009868:	2301      	movs	r3, #1
 800986a:	76fb      	strb	r3, [r7, #27]
 800986c:	e0e8      	b.n	8009a40 <UART_SetConfig+0x28c>
 800986e:	2302      	movs	r3, #2
 8009870:	76fb      	strb	r3, [r7, #27]
 8009872:	e0e5      	b.n	8009a40 <UART_SetConfig+0x28c>
 8009874:	2304      	movs	r3, #4
 8009876:	76fb      	strb	r3, [r7, #27]
 8009878:	e0e2      	b.n	8009a40 <UART_SetConfig+0x28c>
 800987a:	2308      	movs	r3, #8
 800987c:	76fb      	strb	r3, [r7, #27]
 800987e:	e0df      	b.n	8009a40 <UART_SetConfig+0x28c>
 8009880:	2310      	movs	r3, #16
 8009882:	76fb      	strb	r3, [r7, #27]
 8009884:	bf00      	nop
 8009886:	e0db      	b.n	8009a40 <UART_SetConfig+0x28c>
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	4a87      	ldr	r2, [pc, #540]	; (8009aac <UART_SetConfig+0x2f8>)
 800988e:	4293      	cmp	r3, r2
 8009890:	d134      	bne.n	80098fc <UART_SetConfig+0x148>
 8009892:	4b85      	ldr	r3, [pc, #532]	; (8009aa8 <UART_SetConfig+0x2f4>)
 8009894:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009898:	f003 030c 	and.w	r3, r3, #12
 800989c:	2b0c      	cmp	r3, #12
 800989e:	d829      	bhi.n	80098f4 <UART_SetConfig+0x140>
 80098a0:	a201      	add	r2, pc, #4	; (adr r2, 80098a8 <UART_SetConfig+0xf4>)
 80098a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098a6:	bf00      	nop
 80098a8:	080098dd 	.word	0x080098dd
 80098ac:	080098f5 	.word	0x080098f5
 80098b0:	080098f5 	.word	0x080098f5
 80098b4:	080098f5 	.word	0x080098f5
 80098b8:	080098e9 	.word	0x080098e9
 80098bc:	080098f5 	.word	0x080098f5
 80098c0:	080098f5 	.word	0x080098f5
 80098c4:	080098f5 	.word	0x080098f5
 80098c8:	080098e3 	.word	0x080098e3
 80098cc:	080098f5 	.word	0x080098f5
 80098d0:	080098f5 	.word	0x080098f5
 80098d4:	080098f5 	.word	0x080098f5
 80098d8:	080098ef 	.word	0x080098ef
 80098dc:	2300      	movs	r3, #0
 80098de:	76fb      	strb	r3, [r7, #27]
 80098e0:	e0ae      	b.n	8009a40 <UART_SetConfig+0x28c>
 80098e2:	2302      	movs	r3, #2
 80098e4:	76fb      	strb	r3, [r7, #27]
 80098e6:	e0ab      	b.n	8009a40 <UART_SetConfig+0x28c>
 80098e8:	2304      	movs	r3, #4
 80098ea:	76fb      	strb	r3, [r7, #27]
 80098ec:	e0a8      	b.n	8009a40 <UART_SetConfig+0x28c>
 80098ee:	2308      	movs	r3, #8
 80098f0:	76fb      	strb	r3, [r7, #27]
 80098f2:	e0a5      	b.n	8009a40 <UART_SetConfig+0x28c>
 80098f4:	2310      	movs	r3, #16
 80098f6:	76fb      	strb	r3, [r7, #27]
 80098f8:	bf00      	nop
 80098fa:	e0a1      	b.n	8009a40 <UART_SetConfig+0x28c>
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	4a6b      	ldr	r2, [pc, #428]	; (8009ab0 <UART_SetConfig+0x2fc>)
 8009902:	4293      	cmp	r3, r2
 8009904:	d120      	bne.n	8009948 <UART_SetConfig+0x194>
 8009906:	4b68      	ldr	r3, [pc, #416]	; (8009aa8 <UART_SetConfig+0x2f4>)
 8009908:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800990c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8009910:	2b10      	cmp	r3, #16
 8009912:	d00f      	beq.n	8009934 <UART_SetConfig+0x180>
 8009914:	2b10      	cmp	r3, #16
 8009916:	d802      	bhi.n	800991e <UART_SetConfig+0x16a>
 8009918:	2b00      	cmp	r3, #0
 800991a:	d005      	beq.n	8009928 <UART_SetConfig+0x174>
 800991c:	e010      	b.n	8009940 <UART_SetConfig+0x18c>
 800991e:	2b20      	cmp	r3, #32
 8009920:	d005      	beq.n	800992e <UART_SetConfig+0x17a>
 8009922:	2b30      	cmp	r3, #48	; 0x30
 8009924:	d009      	beq.n	800993a <UART_SetConfig+0x186>
 8009926:	e00b      	b.n	8009940 <UART_SetConfig+0x18c>
 8009928:	2300      	movs	r3, #0
 800992a:	76fb      	strb	r3, [r7, #27]
 800992c:	e088      	b.n	8009a40 <UART_SetConfig+0x28c>
 800992e:	2302      	movs	r3, #2
 8009930:	76fb      	strb	r3, [r7, #27]
 8009932:	e085      	b.n	8009a40 <UART_SetConfig+0x28c>
 8009934:	2304      	movs	r3, #4
 8009936:	76fb      	strb	r3, [r7, #27]
 8009938:	e082      	b.n	8009a40 <UART_SetConfig+0x28c>
 800993a:	2308      	movs	r3, #8
 800993c:	76fb      	strb	r3, [r7, #27]
 800993e:	e07f      	b.n	8009a40 <UART_SetConfig+0x28c>
 8009940:	2310      	movs	r3, #16
 8009942:	76fb      	strb	r3, [r7, #27]
 8009944:	bf00      	nop
 8009946:	e07b      	b.n	8009a40 <UART_SetConfig+0x28c>
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	4a59      	ldr	r2, [pc, #356]	; (8009ab4 <UART_SetConfig+0x300>)
 800994e:	4293      	cmp	r3, r2
 8009950:	d120      	bne.n	8009994 <UART_SetConfig+0x1e0>
 8009952:	4b55      	ldr	r3, [pc, #340]	; (8009aa8 <UART_SetConfig+0x2f4>)
 8009954:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009958:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800995c:	2b40      	cmp	r3, #64	; 0x40
 800995e:	d00f      	beq.n	8009980 <UART_SetConfig+0x1cc>
 8009960:	2b40      	cmp	r3, #64	; 0x40
 8009962:	d802      	bhi.n	800996a <UART_SetConfig+0x1b6>
 8009964:	2b00      	cmp	r3, #0
 8009966:	d005      	beq.n	8009974 <UART_SetConfig+0x1c0>
 8009968:	e010      	b.n	800998c <UART_SetConfig+0x1d8>
 800996a:	2b80      	cmp	r3, #128	; 0x80
 800996c:	d005      	beq.n	800997a <UART_SetConfig+0x1c6>
 800996e:	2bc0      	cmp	r3, #192	; 0xc0
 8009970:	d009      	beq.n	8009986 <UART_SetConfig+0x1d2>
 8009972:	e00b      	b.n	800998c <UART_SetConfig+0x1d8>
 8009974:	2300      	movs	r3, #0
 8009976:	76fb      	strb	r3, [r7, #27]
 8009978:	e062      	b.n	8009a40 <UART_SetConfig+0x28c>
 800997a:	2302      	movs	r3, #2
 800997c:	76fb      	strb	r3, [r7, #27]
 800997e:	e05f      	b.n	8009a40 <UART_SetConfig+0x28c>
 8009980:	2304      	movs	r3, #4
 8009982:	76fb      	strb	r3, [r7, #27]
 8009984:	e05c      	b.n	8009a40 <UART_SetConfig+0x28c>
 8009986:	2308      	movs	r3, #8
 8009988:	76fb      	strb	r3, [r7, #27]
 800998a:	e059      	b.n	8009a40 <UART_SetConfig+0x28c>
 800998c:	2310      	movs	r3, #16
 800998e:	76fb      	strb	r3, [r7, #27]
 8009990:	bf00      	nop
 8009992:	e055      	b.n	8009a40 <UART_SetConfig+0x28c>
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	4a47      	ldr	r2, [pc, #284]	; (8009ab8 <UART_SetConfig+0x304>)
 800999a:	4293      	cmp	r3, r2
 800999c:	d124      	bne.n	80099e8 <UART_SetConfig+0x234>
 800999e:	4b42      	ldr	r3, [pc, #264]	; (8009aa8 <UART_SetConfig+0x2f4>)
 80099a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80099a4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80099a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80099ac:	d012      	beq.n	80099d4 <UART_SetConfig+0x220>
 80099ae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80099b2:	d802      	bhi.n	80099ba <UART_SetConfig+0x206>
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d007      	beq.n	80099c8 <UART_SetConfig+0x214>
 80099b8:	e012      	b.n	80099e0 <UART_SetConfig+0x22c>
 80099ba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80099be:	d006      	beq.n	80099ce <UART_SetConfig+0x21a>
 80099c0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80099c4:	d009      	beq.n	80099da <UART_SetConfig+0x226>
 80099c6:	e00b      	b.n	80099e0 <UART_SetConfig+0x22c>
 80099c8:	2300      	movs	r3, #0
 80099ca:	76fb      	strb	r3, [r7, #27]
 80099cc:	e038      	b.n	8009a40 <UART_SetConfig+0x28c>
 80099ce:	2302      	movs	r3, #2
 80099d0:	76fb      	strb	r3, [r7, #27]
 80099d2:	e035      	b.n	8009a40 <UART_SetConfig+0x28c>
 80099d4:	2304      	movs	r3, #4
 80099d6:	76fb      	strb	r3, [r7, #27]
 80099d8:	e032      	b.n	8009a40 <UART_SetConfig+0x28c>
 80099da:	2308      	movs	r3, #8
 80099dc:	76fb      	strb	r3, [r7, #27]
 80099de:	e02f      	b.n	8009a40 <UART_SetConfig+0x28c>
 80099e0:	2310      	movs	r3, #16
 80099e2:	76fb      	strb	r3, [r7, #27]
 80099e4:	bf00      	nop
 80099e6:	e02b      	b.n	8009a40 <UART_SetConfig+0x28c>
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	4a2c      	ldr	r2, [pc, #176]	; (8009aa0 <UART_SetConfig+0x2ec>)
 80099ee:	4293      	cmp	r3, r2
 80099f0:	d124      	bne.n	8009a3c <UART_SetConfig+0x288>
 80099f2:	4b2d      	ldr	r3, [pc, #180]	; (8009aa8 <UART_SetConfig+0x2f4>)
 80099f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80099f8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80099fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009a00:	d012      	beq.n	8009a28 <UART_SetConfig+0x274>
 8009a02:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009a06:	d802      	bhi.n	8009a0e <UART_SetConfig+0x25a>
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d007      	beq.n	8009a1c <UART_SetConfig+0x268>
 8009a0c:	e012      	b.n	8009a34 <UART_SetConfig+0x280>
 8009a0e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009a12:	d006      	beq.n	8009a22 <UART_SetConfig+0x26e>
 8009a14:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009a18:	d009      	beq.n	8009a2e <UART_SetConfig+0x27a>
 8009a1a:	e00b      	b.n	8009a34 <UART_SetConfig+0x280>
 8009a1c:	2300      	movs	r3, #0
 8009a1e:	76fb      	strb	r3, [r7, #27]
 8009a20:	e00e      	b.n	8009a40 <UART_SetConfig+0x28c>
 8009a22:	2302      	movs	r3, #2
 8009a24:	76fb      	strb	r3, [r7, #27]
 8009a26:	e00b      	b.n	8009a40 <UART_SetConfig+0x28c>
 8009a28:	2304      	movs	r3, #4
 8009a2a:	76fb      	strb	r3, [r7, #27]
 8009a2c:	e008      	b.n	8009a40 <UART_SetConfig+0x28c>
 8009a2e:	2308      	movs	r3, #8
 8009a30:	76fb      	strb	r3, [r7, #27]
 8009a32:	e005      	b.n	8009a40 <UART_SetConfig+0x28c>
 8009a34:	2310      	movs	r3, #16
 8009a36:	76fb      	strb	r3, [r7, #27]
 8009a38:	bf00      	nop
 8009a3a:	e001      	b.n	8009a40 <UART_SetConfig+0x28c>
 8009a3c:	2310      	movs	r3, #16
 8009a3e:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	4a16      	ldr	r2, [pc, #88]	; (8009aa0 <UART_SetConfig+0x2ec>)
 8009a46:	4293      	cmp	r3, r2
 8009a48:	f040 80fa 	bne.w	8009c40 <UART_SetConfig+0x48c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009a4c:	7efb      	ldrb	r3, [r7, #27]
 8009a4e:	2b08      	cmp	r3, #8
 8009a50:	d836      	bhi.n	8009ac0 <UART_SetConfig+0x30c>
 8009a52:	a201      	add	r2, pc, #4	; (adr r2, 8009a58 <UART_SetConfig+0x2a4>)
 8009a54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a58:	08009a7d 	.word	0x08009a7d
 8009a5c:	08009ac1 	.word	0x08009ac1
 8009a60:	08009a85 	.word	0x08009a85
 8009a64:	08009ac1 	.word	0x08009ac1
 8009a68:	08009a8b 	.word	0x08009a8b
 8009a6c:	08009ac1 	.word	0x08009ac1
 8009a70:	08009ac1 	.word	0x08009ac1
 8009a74:	08009ac1 	.word	0x08009ac1
 8009a78:	08009a93 	.word	0x08009a93
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8009a7c:	f7fe f892 	bl	8007ba4 <HAL_RCC_GetPCLK1Freq>
 8009a80:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009a82:	e020      	b.n	8009ac6 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8009a84:	4b0d      	ldr	r3, [pc, #52]	; (8009abc <UART_SetConfig+0x308>)
 8009a86:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009a88:	e01d      	b.n	8009ac6 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8009a8a:	f7fd fff5 	bl	8007a78 <HAL_RCC_GetSysClockFreq>
 8009a8e:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009a90:	e019      	b.n	8009ac6 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8009a92:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009a96:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009a98:	e015      	b.n	8009ac6 <UART_SetConfig+0x312>
 8009a9a:	bf00      	nop
 8009a9c:	efff69f3 	.word	0xefff69f3
 8009aa0:	40008000 	.word	0x40008000
 8009aa4:	40013800 	.word	0x40013800
 8009aa8:	40021000 	.word	0x40021000
 8009aac:	40004400 	.word	0x40004400
 8009ab0:	40004800 	.word	0x40004800
 8009ab4:	40004c00 	.word	0x40004c00
 8009ab8:	40005000 	.word	0x40005000
 8009abc:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8009ac0:	2301      	movs	r3, #1
 8009ac2:	74fb      	strb	r3, [r7, #19]
        break;
 8009ac4:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	f000 81ac 	beq.w	8009e26 <UART_SetConfig+0x672>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	685a      	ldr	r2, [r3, #4]
 8009ad2:	4613      	mov	r3, r2
 8009ad4:	005b      	lsls	r3, r3, #1
 8009ad6:	4413      	add	r3, r2
 8009ad8:	68fa      	ldr	r2, [r7, #12]
 8009ada:	429a      	cmp	r2, r3
 8009adc:	d305      	bcc.n	8009aea <UART_SetConfig+0x336>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	685b      	ldr	r3, [r3, #4]
 8009ae2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009ae4:	68fa      	ldr	r2, [r7, #12]
 8009ae6:	429a      	cmp	r2, r3
 8009ae8:	d902      	bls.n	8009af0 <UART_SetConfig+0x33c>
      {
        ret = HAL_ERROR;
 8009aea:	2301      	movs	r3, #1
 8009aec:	74fb      	strb	r3, [r7, #19]
 8009aee:	e19a      	b.n	8009e26 <UART_SetConfig+0x672>
      }
      else
      {
        switch (clocksource)
 8009af0:	7efb      	ldrb	r3, [r7, #27]
 8009af2:	2b08      	cmp	r3, #8
 8009af4:	f200 8091 	bhi.w	8009c1a <UART_SetConfig+0x466>
 8009af8:	a201      	add	r2, pc, #4	; (adr r2, 8009b00 <UART_SetConfig+0x34c>)
 8009afa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009afe:	bf00      	nop
 8009b00:	08009b25 	.word	0x08009b25
 8009b04:	08009c1b 	.word	0x08009c1b
 8009b08:	08009b71 	.word	0x08009b71
 8009b0c:	08009c1b 	.word	0x08009c1b
 8009b10:	08009ba5 	.word	0x08009ba5
 8009b14:	08009c1b 	.word	0x08009c1b
 8009b18:	08009c1b 	.word	0x08009c1b
 8009b1c:	08009c1b 	.word	0x08009c1b
 8009b20:	08009bf1 	.word	0x08009bf1
        {
          case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8009b24:	f7fe f83e 	bl	8007ba4 <HAL_RCC_GetPCLK1Freq>
 8009b28:	4603      	mov	r3, r0
 8009b2a:	4619      	mov	r1, r3
 8009b2c:	f04f 0200 	mov.w	r2, #0
 8009b30:	f04f 0300 	mov.w	r3, #0
 8009b34:	f04f 0400 	mov.w	r4, #0
 8009b38:	0214      	lsls	r4, r2, #8
 8009b3a:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8009b3e:	020b      	lsls	r3, r1, #8
 8009b40:	687a      	ldr	r2, [r7, #4]
 8009b42:	6852      	ldr	r2, [r2, #4]
 8009b44:	0852      	lsrs	r2, r2, #1
 8009b46:	4611      	mov	r1, r2
 8009b48:	f04f 0200 	mov.w	r2, #0
 8009b4c:	eb13 0b01 	adds.w	fp, r3, r1
 8009b50:	eb44 0c02 	adc.w	ip, r4, r2
 8009b54:	4658      	mov	r0, fp
 8009b56:	4661      	mov	r1, ip
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	685b      	ldr	r3, [r3, #4]
 8009b5c:	f04f 0400 	mov.w	r4, #0
 8009b60:	461a      	mov	r2, r3
 8009b62:	4623      	mov	r3, r4
 8009b64:	f7f7 f83c 	bl	8000be0 <__aeabi_uldivmod>
 8009b68:	4603      	mov	r3, r0
 8009b6a:	460c      	mov	r4, r1
 8009b6c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8009b6e:	e057      	b.n	8009c20 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	685b      	ldr	r3, [r3, #4]
 8009b74:	085b      	lsrs	r3, r3, #1
 8009b76:	f04f 0400 	mov.w	r4, #0
 8009b7a:	49b1      	ldr	r1, [pc, #708]	; (8009e40 <UART_SetConfig+0x68c>)
 8009b7c:	f04f 0200 	mov.w	r2, #0
 8009b80:	eb13 0b01 	adds.w	fp, r3, r1
 8009b84:	eb44 0c02 	adc.w	ip, r4, r2
 8009b88:	4658      	mov	r0, fp
 8009b8a:	4661      	mov	r1, ip
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	685b      	ldr	r3, [r3, #4]
 8009b90:	f04f 0400 	mov.w	r4, #0
 8009b94:	461a      	mov	r2, r3
 8009b96:	4623      	mov	r3, r4
 8009b98:	f7f7 f822 	bl	8000be0 <__aeabi_uldivmod>
 8009b9c:	4603      	mov	r3, r0
 8009b9e:	460c      	mov	r4, r1
 8009ba0:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8009ba2:	e03d      	b.n	8009c20 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8009ba4:	f7fd ff68 	bl	8007a78 <HAL_RCC_GetSysClockFreq>
 8009ba8:	4603      	mov	r3, r0
 8009baa:	4619      	mov	r1, r3
 8009bac:	f04f 0200 	mov.w	r2, #0
 8009bb0:	f04f 0300 	mov.w	r3, #0
 8009bb4:	f04f 0400 	mov.w	r4, #0
 8009bb8:	0214      	lsls	r4, r2, #8
 8009bba:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8009bbe:	020b      	lsls	r3, r1, #8
 8009bc0:	687a      	ldr	r2, [r7, #4]
 8009bc2:	6852      	ldr	r2, [r2, #4]
 8009bc4:	0852      	lsrs	r2, r2, #1
 8009bc6:	4611      	mov	r1, r2
 8009bc8:	f04f 0200 	mov.w	r2, #0
 8009bcc:	eb13 0b01 	adds.w	fp, r3, r1
 8009bd0:	eb44 0c02 	adc.w	ip, r4, r2
 8009bd4:	4658      	mov	r0, fp
 8009bd6:	4661      	mov	r1, ip
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	685b      	ldr	r3, [r3, #4]
 8009bdc:	f04f 0400 	mov.w	r4, #0
 8009be0:	461a      	mov	r2, r3
 8009be2:	4623      	mov	r3, r4
 8009be4:	f7f6 fffc 	bl	8000be0 <__aeabi_uldivmod>
 8009be8:	4603      	mov	r3, r0
 8009bea:	460c      	mov	r4, r1
 8009bec:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8009bee:	e017      	b.n	8009c20 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	685b      	ldr	r3, [r3, #4]
 8009bf4:	085b      	lsrs	r3, r3, #1
 8009bf6:	f04f 0400 	mov.w	r4, #0
 8009bfa:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 8009bfe:	f144 0100 	adc.w	r1, r4, #0
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	685b      	ldr	r3, [r3, #4]
 8009c06:	f04f 0400 	mov.w	r4, #0
 8009c0a:	461a      	mov	r2, r3
 8009c0c:	4623      	mov	r3, r4
 8009c0e:	f7f6 ffe7 	bl	8000be0 <__aeabi_uldivmod>
 8009c12:	4603      	mov	r3, r0
 8009c14:	460c      	mov	r4, r1
 8009c16:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8009c18:	e002      	b.n	8009c20 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_UNDEFINED:
          default:
            ret = HAL_ERROR;
 8009c1a:	2301      	movs	r3, #1
 8009c1c:	74fb      	strb	r3, [r7, #19]
            break;
 8009c1e:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009c20:	697b      	ldr	r3, [r7, #20]
 8009c22:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009c26:	d308      	bcc.n	8009c3a <UART_SetConfig+0x486>
 8009c28:	697b      	ldr	r3, [r7, #20]
 8009c2a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009c2e:	d204      	bcs.n	8009c3a <UART_SetConfig+0x486>
        {
          huart->Instance->BRR = usartdiv;
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	697a      	ldr	r2, [r7, #20]
 8009c36:	60da      	str	r2, [r3, #12]
 8009c38:	e0f5      	b.n	8009e26 <UART_SetConfig+0x672>
        }
        else
        {
          ret = HAL_ERROR;
 8009c3a:	2301      	movs	r3, #1
 8009c3c:	74fb      	strb	r3, [r7, #19]
 8009c3e:	e0f2      	b.n	8009e26 <UART_SetConfig+0x672>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	69db      	ldr	r3, [r3, #28]
 8009c44:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009c48:	d17f      	bne.n	8009d4a <UART_SetConfig+0x596>
  {
    switch (clocksource)
 8009c4a:	7efb      	ldrb	r3, [r7, #27]
 8009c4c:	2b08      	cmp	r3, #8
 8009c4e:	d85c      	bhi.n	8009d0a <UART_SetConfig+0x556>
 8009c50:	a201      	add	r2, pc, #4	; (adr r2, 8009c58 <UART_SetConfig+0x4a4>)
 8009c52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c56:	bf00      	nop
 8009c58:	08009c7d 	.word	0x08009c7d
 8009c5c:	08009c9b 	.word	0x08009c9b
 8009c60:	08009cb9 	.word	0x08009cb9
 8009c64:	08009d0b 	.word	0x08009d0b
 8009c68:	08009cd5 	.word	0x08009cd5
 8009c6c:	08009d0b 	.word	0x08009d0b
 8009c70:	08009d0b 	.word	0x08009d0b
 8009c74:	08009d0b 	.word	0x08009d0b
 8009c78:	08009cf3 	.word	0x08009cf3
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8009c7c:	f7fd ff92 	bl	8007ba4 <HAL_RCC_GetPCLK1Freq>
 8009c80:	4603      	mov	r3, r0
 8009c82:	005a      	lsls	r2, r3, #1
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	685b      	ldr	r3, [r3, #4]
 8009c88:	085b      	lsrs	r3, r3, #1
 8009c8a:	441a      	add	r2, r3
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	685b      	ldr	r3, [r3, #4]
 8009c90:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c94:	b29b      	uxth	r3, r3
 8009c96:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009c98:	e03a      	b.n	8009d10 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8009c9a:	f7fd ff99 	bl	8007bd0 <HAL_RCC_GetPCLK2Freq>
 8009c9e:	4603      	mov	r3, r0
 8009ca0:	005a      	lsls	r2, r3, #1
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	685b      	ldr	r3, [r3, #4]
 8009ca6:	085b      	lsrs	r3, r3, #1
 8009ca8:	441a      	add	r2, r3
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	685b      	ldr	r3, [r3, #4]
 8009cae:	fbb2 f3f3 	udiv	r3, r2, r3
 8009cb2:	b29b      	uxth	r3, r3
 8009cb4:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009cb6:	e02b      	b.n	8009d10 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	685b      	ldr	r3, [r3, #4]
 8009cbc:	085b      	lsrs	r3, r3, #1
 8009cbe:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8009cc2:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 8009cc6:	687a      	ldr	r2, [r7, #4]
 8009cc8:	6852      	ldr	r2, [r2, #4]
 8009cca:	fbb3 f3f2 	udiv	r3, r3, r2
 8009cce:	b29b      	uxth	r3, r3
 8009cd0:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009cd2:	e01d      	b.n	8009d10 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8009cd4:	f7fd fed0 	bl	8007a78 <HAL_RCC_GetSysClockFreq>
 8009cd8:	4603      	mov	r3, r0
 8009cda:	005a      	lsls	r2, r3, #1
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	685b      	ldr	r3, [r3, #4]
 8009ce0:	085b      	lsrs	r3, r3, #1
 8009ce2:	441a      	add	r2, r3
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	685b      	ldr	r3, [r3, #4]
 8009ce8:	fbb2 f3f3 	udiv	r3, r2, r3
 8009cec:	b29b      	uxth	r3, r3
 8009cee:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009cf0:	e00e      	b.n	8009d10 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	685b      	ldr	r3, [r3, #4]
 8009cf6:	085b      	lsrs	r3, r3, #1
 8009cf8:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	685b      	ldr	r3, [r3, #4]
 8009d00:	fbb2 f3f3 	udiv	r3, r2, r3
 8009d04:	b29b      	uxth	r3, r3
 8009d06:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009d08:	e002      	b.n	8009d10 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8009d0a:	2301      	movs	r3, #1
 8009d0c:	74fb      	strb	r3, [r7, #19]
        break;
 8009d0e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009d10:	697b      	ldr	r3, [r7, #20]
 8009d12:	2b0f      	cmp	r3, #15
 8009d14:	d916      	bls.n	8009d44 <UART_SetConfig+0x590>
 8009d16:	697b      	ldr	r3, [r7, #20]
 8009d18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009d1c:	d212      	bcs.n	8009d44 <UART_SetConfig+0x590>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009d1e:	697b      	ldr	r3, [r7, #20]
 8009d20:	b29b      	uxth	r3, r3
 8009d22:	f023 030f 	bic.w	r3, r3, #15
 8009d26:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009d28:	697b      	ldr	r3, [r7, #20]
 8009d2a:	085b      	lsrs	r3, r3, #1
 8009d2c:	b29b      	uxth	r3, r3
 8009d2e:	f003 0307 	and.w	r3, r3, #7
 8009d32:	b29a      	uxth	r2, r3
 8009d34:	897b      	ldrh	r3, [r7, #10]
 8009d36:	4313      	orrs	r3, r2
 8009d38:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	897a      	ldrh	r2, [r7, #10]
 8009d40:	60da      	str	r2, [r3, #12]
 8009d42:	e070      	b.n	8009e26 <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 8009d44:	2301      	movs	r3, #1
 8009d46:	74fb      	strb	r3, [r7, #19]
 8009d48:	e06d      	b.n	8009e26 <UART_SetConfig+0x672>
    }
  }
  else
  {
    switch (clocksource)
 8009d4a:	7efb      	ldrb	r3, [r7, #27]
 8009d4c:	2b08      	cmp	r3, #8
 8009d4e:	d859      	bhi.n	8009e04 <UART_SetConfig+0x650>
 8009d50:	a201      	add	r2, pc, #4	; (adr r2, 8009d58 <UART_SetConfig+0x5a4>)
 8009d52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d56:	bf00      	nop
 8009d58:	08009d7d 	.word	0x08009d7d
 8009d5c:	08009d99 	.word	0x08009d99
 8009d60:	08009db5 	.word	0x08009db5
 8009d64:	08009e05 	.word	0x08009e05
 8009d68:	08009dd1 	.word	0x08009dd1
 8009d6c:	08009e05 	.word	0x08009e05
 8009d70:	08009e05 	.word	0x08009e05
 8009d74:	08009e05 	.word	0x08009e05
 8009d78:	08009ded 	.word	0x08009ded
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8009d7c:	f7fd ff12 	bl	8007ba4 <HAL_RCC_GetPCLK1Freq>
 8009d80:	4602      	mov	r2, r0
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	685b      	ldr	r3, [r3, #4]
 8009d86:	085b      	lsrs	r3, r3, #1
 8009d88:	441a      	add	r2, r3
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	685b      	ldr	r3, [r3, #4]
 8009d8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009d92:	b29b      	uxth	r3, r3
 8009d94:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009d96:	e038      	b.n	8009e0a <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8009d98:	f7fd ff1a 	bl	8007bd0 <HAL_RCC_GetPCLK2Freq>
 8009d9c:	4602      	mov	r2, r0
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	685b      	ldr	r3, [r3, #4]
 8009da2:	085b      	lsrs	r3, r3, #1
 8009da4:	441a      	add	r2, r3
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	685b      	ldr	r3, [r3, #4]
 8009daa:	fbb2 f3f3 	udiv	r3, r2, r3
 8009dae:	b29b      	uxth	r3, r3
 8009db0:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009db2:	e02a      	b.n	8009e0a <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	685b      	ldr	r3, [r3, #4]
 8009db8:	085b      	lsrs	r3, r3, #1
 8009dba:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8009dbe:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8009dc2:	687a      	ldr	r2, [r7, #4]
 8009dc4:	6852      	ldr	r2, [r2, #4]
 8009dc6:	fbb3 f3f2 	udiv	r3, r3, r2
 8009dca:	b29b      	uxth	r3, r3
 8009dcc:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009dce:	e01c      	b.n	8009e0a <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8009dd0:	f7fd fe52 	bl	8007a78 <HAL_RCC_GetSysClockFreq>
 8009dd4:	4602      	mov	r2, r0
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	685b      	ldr	r3, [r3, #4]
 8009dda:	085b      	lsrs	r3, r3, #1
 8009ddc:	441a      	add	r2, r3
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	685b      	ldr	r3, [r3, #4]
 8009de2:	fbb2 f3f3 	udiv	r3, r2, r3
 8009de6:	b29b      	uxth	r3, r3
 8009de8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009dea:	e00e      	b.n	8009e0a <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	685b      	ldr	r3, [r3, #4]
 8009df0:	085b      	lsrs	r3, r3, #1
 8009df2:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	685b      	ldr	r3, [r3, #4]
 8009dfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8009dfe:	b29b      	uxth	r3, r3
 8009e00:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009e02:	e002      	b.n	8009e0a <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8009e04:	2301      	movs	r3, #1
 8009e06:	74fb      	strb	r3, [r7, #19]
        break;
 8009e08:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009e0a:	697b      	ldr	r3, [r7, #20]
 8009e0c:	2b0f      	cmp	r3, #15
 8009e0e:	d908      	bls.n	8009e22 <UART_SetConfig+0x66e>
 8009e10:	697b      	ldr	r3, [r7, #20]
 8009e12:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009e16:	d204      	bcs.n	8009e22 <UART_SetConfig+0x66e>
    {
      huart->Instance->BRR = usartdiv;
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	697a      	ldr	r2, [r7, #20]
 8009e1e:	60da      	str	r2, [r3, #12]
 8009e20:	e001      	b.n	8009e26 <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 8009e22:	2301      	movs	r3, #1
 8009e24:	74fb      	strb	r3, [r7, #19]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	2200      	movs	r2, #0
 8009e2a:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	2200      	movs	r2, #0
 8009e30:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8009e32:	7cfb      	ldrb	r3, [r7, #19]
}
 8009e34:	4618      	mov	r0, r3
 8009e36:	3720      	adds	r7, #32
 8009e38:	46bd      	mov	sp, r7
 8009e3a:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8009e3e:	bf00      	nop
 8009e40:	f4240000 	.word	0xf4240000

08009e44 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009e44:	b480      	push	{r7}
 8009e46:	b083      	sub	sp, #12
 8009e48:	af00      	add	r7, sp, #0
 8009e4a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e50:	f003 0301 	and.w	r3, r3, #1
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d00a      	beq.n	8009e6e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	685b      	ldr	r3, [r3, #4]
 8009e5e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	430a      	orrs	r2, r1
 8009e6c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e72:	f003 0302 	and.w	r3, r3, #2
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	d00a      	beq.n	8009e90 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	685b      	ldr	r3, [r3, #4]
 8009e80:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	430a      	orrs	r2, r1
 8009e8e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e94:	f003 0304 	and.w	r3, r3, #4
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	d00a      	beq.n	8009eb2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	685b      	ldr	r3, [r3, #4]
 8009ea2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	430a      	orrs	r2, r1
 8009eb0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009eb6:	f003 0308 	and.w	r3, r3, #8
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d00a      	beq.n	8009ed4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	685b      	ldr	r3, [r3, #4]
 8009ec4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	430a      	orrs	r2, r1
 8009ed2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ed8:	f003 0310 	and.w	r3, r3, #16
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d00a      	beq.n	8009ef6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	689b      	ldr	r3, [r3, #8]
 8009ee6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	430a      	orrs	r2, r1
 8009ef4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009efa:	f003 0320 	and.w	r3, r3, #32
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d00a      	beq.n	8009f18 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	689b      	ldr	r3, [r3, #8]
 8009f08:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	430a      	orrs	r2, r1
 8009f16:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d01a      	beq.n	8009f5a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	685b      	ldr	r3, [r3, #4]
 8009f2a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	430a      	orrs	r2, r1
 8009f38:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f3e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009f42:	d10a      	bne.n	8009f5a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	685b      	ldr	r3, [r3, #4]
 8009f4a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	430a      	orrs	r2, r1
 8009f58:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	d00a      	beq.n	8009f7c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	685b      	ldr	r3, [r3, #4]
 8009f6c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	430a      	orrs	r2, r1
 8009f7a:	605a      	str	r2, [r3, #4]
  }
}
 8009f7c:	bf00      	nop
 8009f7e:	370c      	adds	r7, #12
 8009f80:	46bd      	mov	sp, r7
 8009f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f86:	4770      	bx	lr

08009f88 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009f88:	b580      	push	{r7, lr}
 8009f8a:	b086      	sub	sp, #24
 8009f8c:	af02      	add	r7, sp, #8
 8009f8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	2200      	movs	r2, #0
 8009f94:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8009f96:	f7f9 f933 	bl	8003200 <HAL_GetTick>
 8009f9a:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	f003 0308 	and.w	r3, r3, #8
 8009fa6:	2b08      	cmp	r3, #8
 8009fa8:	d10e      	bne.n	8009fc8 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009faa:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009fae:	9300      	str	r3, [sp, #0]
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	2200      	movs	r2, #0
 8009fb4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009fb8:	6878      	ldr	r0, [r7, #4]
 8009fba:	f000 f82a 	bl	800a012 <UART_WaitOnFlagUntilTimeout>
 8009fbe:	4603      	mov	r3, r0
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d001      	beq.n	8009fc8 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009fc4:	2303      	movs	r3, #3
 8009fc6:	e020      	b.n	800a00a <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	f003 0304 	and.w	r3, r3, #4
 8009fd2:	2b04      	cmp	r3, #4
 8009fd4:	d10e      	bne.n	8009ff4 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009fd6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009fda:	9300      	str	r3, [sp, #0]
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	2200      	movs	r2, #0
 8009fe0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8009fe4:	6878      	ldr	r0, [r7, #4]
 8009fe6:	f000 f814 	bl	800a012 <UART_WaitOnFlagUntilTimeout>
 8009fea:	4603      	mov	r3, r0
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d001      	beq.n	8009ff4 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009ff0:	2303      	movs	r3, #3
 8009ff2:	e00a      	b.n	800a00a <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	2220      	movs	r2, #32
 8009ff8:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	2220      	movs	r2, #32
 8009ffe:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	2200      	movs	r2, #0
 800a004:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 800a008:	2300      	movs	r3, #0
}
 800a00a:	4618      	mov	r0, r3
 800a00c:	3710      	adds	r7, #16
 800a00e:	46bd      	mov	sp, r7
 800a010:	bd80      	pop	{r7, pc}

0800a012 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a012:	b580      	push	{r7, lr}
 800a014:	b084      	sub	sp, #16
 800a016:	af00      	add	r7, sp, #0
 800a018:	60f8      	str	r0, [r7, #12]
 800a01a:	60b9      	str	r1, [r7, #8]
 800a01c:	603b      	str	r3, [r7, #0]
 800a01e:	4613      	mov	r3, r2
 800a020:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a022:	e02a      	b.n	800a07a <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a024:	69bb      	ldr	r3, [r7, #24]
 800a026:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a02a:	d026      	beq.n	800a07a <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a02c:	f7f9 f8e8 	bl	8003200 <HAL_GetTick>
 800a030:	4602      	mov	r2, r0
 800a032:	683b      	ldr	r3, [r7, #0]
 800a034:	1ad3      	subs	r3, r2, r3
 800a036:	69ba      	ldr	r2, [r7, #24]
 800a038:	429a      	cmp	r2, r3
 800a03a:	d302      	bcc.n	800a042 <UART_WaitOnFlagUntilTimeout+0x30>
 800a03c:	69bb      	ldr	r3, [r7, #24]
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d11b      	bne.n	800a07a <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	681a      	ldr	r2, [r3, #0]
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a050:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	689a      	ldr	r2, [r3, #8]
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	f022 0201 	bic.w	r2, r2, #1
 800a060:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	2220      	movs	r2, #32
 800a066:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	2220      	movs	r2, #32
 800a06c:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	2200      	movs	r2, #0
 800a072:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800a076:	2303      	movs	r3, #3
 800a078:	e00f      	b.n	800a09a <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	69da      	ldr	r2, [r3, #28]
 800a080:	68bb      	ldr	r3, [r7, #8]
 800a082:	4013      	ands	r3, r2
 800a084:	68ba      	ldr	r2, [r7, #8]
 800a086:	429a      	cmp	r2, r3
 800a088:	bf0c      	ite	eq
 800a08a:	2301      	moveq	r3, #1
 800a08c:	2300      	movne	r3, #0
 800a08e:	b2db      	uxtb	r3, r3
 800a090:	461a      	mov	r2, r3
 800a092:	79fb      	ldrb	r3, [r7, #7]
 800a094:	429a      	cmp	r2, r3
 800a096:	d0c5      	beq.n	800a024 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a098:	2300      	movs	r3, #0
}
 800a09a:	4618      	mov	r0, r3
 800a09c:	3710      	adds	r7, #16
 800a09e:	46bd      	mov	sp, r7
 800a0a0:	bd80      	pop	{r7, pc}

0800a0a2 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a0a2:	b084      	sub	sp, #16
 800a0a4:	b580      	push	{r7, lr}
 800a0a6:	b084      	sub	sp, #16
 800a0a8:	af00      	add	r7, sp, #0
 800a0aa:	6078      	str	r0, [r7, #4]
 800a0ac:	f107 001c 	add.w	r0, r7, #28
 800a0b0:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a0b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0b6:	2b01      	cmp	r3, #1
 800a0b8:	d122      	bne.n	800a100 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0be:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	68db      	ldr	r3, [r3, #12]
 800a0ca:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800a0ce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a0d2:	687a      	ldr	r2, [r7, #4]
 800a0d4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	68db      	ldr	r3, [r3, #12]
 800a0da:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a0e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a0e4:	2b01      	cmp	r3, #1
 800a0e6:	d105      	bne.n	800a0f4 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	68db      	ldr	r3, [r3, #12]
 800a0ec:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800a0f4:	6878      	ldr	r0, [r7, #4]
 800a0f6:	f000 f937 	bl	800a368 <USB_CoreReset>
 800a0fa:	4603      	mov	r3, r0
 800a0fc:	73fb      	strb	r3, [r7, #15]
 800a0fe:	e01a      	b.n	800a136 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	68db      	ldr	r3, [r3, #12]
 800a104:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 800a10c:	6878      	ldr	r0, [r7, #4]
 800a10e:	f000 f92b 	bl	800a368 <USB_CoreReset>
 800a112:	4603      	mov	r3, r0
 800a114:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800a116:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d106      	bne.n	800a12a <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a120:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	639a      	str	r2, [r3, #56]	; 0x38
 800a128:	e005      	b.n	800a136 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a12e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  return ret;
 800a136:	7bfb      	ldrb	r3, [r7, #15]
}
 800a138:	4618      	mov	r0, r3
 800a13a:	3710      	adds	r7, #16
 800a13c:	46bd      	mov	sp, r7
 800a13e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a142:	b004      	add	sp, #16
 800a144:	4770      	bx	lr

0800a146 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a146:	b480      	push	{r7}
 800a148:	b083      	sub	sp, #12
 800a14a:	af00      	add	r7, sp, #0
 800a14c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	689b      	ldr	r3, [r3, #8]
 800a152:	f043 0201 	orr.w	r2, r3, #1
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a15a:	2300      	movs	r3, #0
}
 800a15c:	4618      	mov	r0, r3
 800a15e:	370c      	adds	r7, #12
 800a160:	46bd      	mov	sp, r7
 800a162:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a166:	4770      	bx	lr

0800a168 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a168:	b480      	push	{r7}
 800a16a:	b083      	sub	sp, #12
 800a16c:	af00      	add	r7, sp, #0
 800a16e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	689b      	ldr	r3, [r3, #8]
 800a174:	f023 0201 	bic.w	r2, r3, #1
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a17c:	2300      	movs	r3, #0
}
 800a17e:	4618      	mov	r0, r3
 800a180:	370c      	adds	r7, #12
 800a182:	46bd      	mov	sp, r7
 800a184:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a188:	4770      	bx	lr

0800a18a <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 800a18a:	b580      	push	{r7, lr}
 800a18c:	b082      	sub	sp, #8
 800a18e:	af00      	add	r7, sp, #0
 800a190:	6078      	str	r0, [r7, #4]
 800a192:	460b      	mov	r3, r1
 800a194:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	68db      	ldr	r3, [r3, #12]
 800a19a:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a1a2:	78fb      	ldrb	r3, [r7, #3]
 800a1a4:	2b01      	cmp	r3, #1
 800a1a6:	d106      	bne.n	800a1b6 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	68db      	ldr	r3, [r3, #12]
 800a1ac:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	60da      	str	r2, [r3, #12]
 800a1b4:	e00b      	b.n	800a1ce <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800a1b6:	78fb      	ldrb	r3, [r7, #3]
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d106      	bne.n	800a1ca <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	68db      	ldr	r3, [r3, #12]
 800a1c0:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	60da      	str	r2, [r3, #12]
 800a1c8:	e001      	b.n	800a1ce <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800a1ca:	2301      	movs	r3, #1
 800a1cc:	e003      	b.n	800a1d6 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800a1ce:	2032      	movs	r0, #50	; 0x32
 800a1d0:	f7f9 f822 	bl	8003218 <HAL_Delay>

  return HAL_OK;
 800a1d4:	2300      	movs	r3, #0
}
 800a1d6:	4618      	mov	r0, r3
 800a1d8:	3708      	adds	r7, #8
 800a1da:	46bd      	mov	sp, r7
 800a1dc:	bd80      	pop	{r7, pc}
	...

0800a1e0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a1e0:	b480      	push	{r7}
 800a1e2:	b085      	sub	sp, #20
 800a1e4:	af00      	add	r7, sp, #0
 800a1e6:	6078      	str	r0, [r7, #4]
 800a1e8:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800a1ea:	2300      	movs	r3, #0
 800a1ec:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a1ee:	683b      	ldr	r3, [r7, #0]
 800a1f0:	019b      	lsls	r3, r3, #6
 800a1f2:	f043 0220 	orr.w	r2, r3, #32
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	3301      	adds	r3, #1
 800a1fe:	60fb      	str	r3, [r7, #12]
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	4a09      	ldr	r2, [pc, #36]	; (800a228 <USB_FlushTxFifo+0x48>)
 800a204:	4293      	cmp	r3, r2
 800a206:	d901      	bls.n	800a20c <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800a208:	2303      	movs	r3, #3
 800a20a:	e006      	b.n	800a21a <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	691b      	ldr	r3, [r3, #16]
 800a210:	f003 0320 	and.w	r3, r3, #32
 800a214:	2b20      	cmp	r3, #32
 800a216:	d0f0      	beq.n	800a1fa <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800a218:	2300      	movs	r3, #0
}
 800a21a:	4618      	mov	r0, r3
 800a21c:	3714      	adds	r7, #20
 800a21e:	46bd      	mov	sp, r7
 800a220:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a224:	4770      	bx	lr
 800a226:	bf00      	nop
 800a228:	00030d40 	.word	0x00030d40

0800a22c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a22c:	b480      	push	{r7}
 800a22e:	b085      	sub	sp, #20
 800a230:	af00      	add	r7, sp, #0
 800a232:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800a234:	2300      	movs	r3, #0
 800a236:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	2210      	movs	r2, #16
 800a23c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	3301      	adds	r3, #1
 800a242:	60fb      	str	r3, [r7, #12]
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	4a09      	ldr	r2, [pc, #36]	; (800a26c <USB_FlushRxFifo+0x40>)
 800a248:	4293      	cmp	r3, r2
 800a24a:	d901      	bls.n	800a250 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800a24c:	2303      	movs	r3, #3
 800a24e:	e006      	b.n	800a25e <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	691b      	ldr	r3, [r3, #16]
 800a254:	f003 0310 	and.w	r3, r3, #16
 800a258:	2b10      	cmp	r3, #16
 800a25a:	d0f0      	beq.n	800a23e <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800a25c:	2300      	movs	r3, #0
}
 800a25e:	4618      	mov	r0, r3
 800a260:	3714      	adds	r7, #20
 800a262:	46bd      	mov	sp, r7
 800a264:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a268:	4770      	bx	lr
 800a26a:	bf00      	nop
 800a26c:	00030d40 	.word	0x00030d40

0800a270 <USB_WritePacket>:
  * @param  ch_ep_num  endpoint or host channel number
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len)
{
 800a270:	b480      	push	{r7}
 800a272:	b089      	sub	sp, #36	; 0x24
 800a274:	af00      	add	r7, sp, #0
 800a276:	60f8      	str	r0, [r7, #12]
 800a278:	60b9      	str	r1, [r7, #8]
 800a27a:	4611      	mov	r1, r2
 800a27c:	461a      	mov	r2, r3
 800a27e:	460b      	mov	r3, r1
 800a280:	71fb      	strb	r3, [r7, #7]
 800a282:	4613      	mov	r3, r2
 800a284:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a286:	68fb      	ldr	r3, [r7, #12]
 800a288:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800a28a:	68bb      	ldr	r3, [r7, #8]
 800a28c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  count32b = ((uint32_t)len + 3U) / 4U;
 800a28e:	88bb      	ldrh	r3, [r7, #4]
 800a290:	3303      	adds	r3, #3
 800a292:	089b      	lsrs	r3, r3, #2
 800a294:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 800a296:	2300      	movs	r3, #0
 800a298:	61bb      	str	r3, [r7, #24]
 800a29a:	e00f      	b.n	800a2bc <USB_WritePacket+0x4c>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800a29c:	79fb      	ldrb	r3, [r7, #7]
 800a29e:	031a      	lsls	r2, r3, #12
 800a2a0:	697b      	ldr	r3, [r7, #20]
 800a2a2:	4413      	add	r3, r2
 800a2a4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a2a8:	461a      	mov	r2, r3
 800a2aa:	69fb      	ldr	r3, [r7, #28]
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	6013      	str	r3, [r2, #0]
    pSrc++;
 800a2b0:	69fb      	ldr	r3, [r7, #28]
 800a2b2:	3304      	adds	r3, #4
 800a2b4:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800a2b6:	69bb      	ldr	r3, [r7, #24]
 800a2b8:	3301      	adds	r3, #1
 800a2ba:	61bb      	str	r3, [r7, #24]
 800a2bc:	69ba      	ldr	r2, [r7, #24]
 800a2be:	693b      	ldr	r3, [r7, #16]
 800a2c0:	429a      	cmp	r2, r3
 800a2c2:	d3eb      	bcc.n	800a29c <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 800a2c4:	2300      	movs	r3, #0
}
 800a2c6:	4618      	mov	r0, r3
 800a2c8:	3724      	adds	r7, #36	; 0x24
 800a2ca:	46bd      	mov	sp, r7
 800a2cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d0:	4770      	bx	lr

0800a2d2 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800a2d2:	b480      	push	{r7}
 800a2d4:	b089      	sub	sp, #36	; 0x24
 800a2d6:	af00      	add	r7, sp, #0
 800a2d8:	60f8      	str	r0, [r7, #12]
 800a2da:	60b9      	str	r1, [r7, #8]
 800a2dc:	4613      	mov	r3, r2
 800a2de:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800a2e4:	68bb      	ldr	r3, [r7, #8]
 800a2e6:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800a2e8:	88fb      	ldrh	r3, [r7, #6]
 800a2ea:	3303      	adds	r3, #3
 800a2ec:	089b      	lsrs	r3, r3, #2
 800a2ee:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800a2f0:	2300      	movs	r3, #0
 800a2f2:	61bb      	str	r3, [r7, #24]
 800a2f4:	e00b      	b.n	800a30e <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800a2f6:	697b      	ldr	r3, [r7, #20]
 800a2f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a2fc:	681a      	ldr	r2, [r3, #0]
 800a2fe:	69fb      	ldr	r3, [r7, #28]
 800a300:	601a      	str	r2, [r3, #0]
    pDest++;
 800a302:	69fb      	ldr	r3, [r7, #28]
 800a304:	3304      	adds	r3, #4
 800a306:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800a308:	69bb      	ldr	r3, [r7, #24]
 800a30a:	3301      	adds	r3, #1
 800a30c:	61bb      	str	r3, [r7, #24]
 800a30e:	69ba      	ldr	r2, [r7, #24]
 800a310:	693b      	ldr	r3, [r7, #16]
 800a312:	429a      	cmp	r2, r3
 800a314:	d3ef      	bcc.n	800a2f6 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800a316:	69fb      	ldr	r3, [r7, #28]
}
 800a318:	4618      	mov	r0, r3
 800a31a:	3724      	adds	r7, #36	; 0x24
 800a31c:	46bd      	mov	sp, r7
 800a31e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a322:	4770      	bx	lr

0800a324 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800a324:	b480      	push	{r7}
 800a326:	b085      	sub	sp, #20
 800a328:	af00      	add	r7, sp, #0
 800a32a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	695b      	ldr	r3, [r3, #20]
 800a330:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	699b      	ldr	r3, [r3, #24]
 800a336:	68fa      	ldr	r2, [r7, #12]
 800a338:	4013      	ands	r3, r2
 800a33a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a33c:	68fb      	ldr	r3, [r7, #12]
}
 800a33e:	4618      	mov	r0, r3
 800a340:	3714      	adds	r7, #20
 800a342:	46bd      	mov	sp, r7
 800a344:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a348:	4770      	bx	lr

0800a34a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800a34a:	b480      	push	{r7}
 800a34c:	b083      	sub	sp, #12
 800a34e:	af00      	add	r7, sp, #0
 800a350:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	695b      	ldr	r3, [r3, #20]
 800a356:	f003 0301 	and.w	r3, r3, #1
}
 800a35a:	4618      	mov	r0, r3
 800a35c:	370c      	adds	r7, #12
 800a35e:	46bd      	mov	sp, r7
 800a360:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a364:	4770      	bx	lr
	...

0800a368 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a368:	b480      	push	{r7}
 800a36a:	b085      	sub	sp, #20
 800a36c:	af00      	add	r7, sp, #0
 800a36e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800a370:	2300      	movs	r3, #0
 800a372:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	3301      	adds	r3, #1
 800a378:	60fb      	str	r3, [r7, #12]
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	4a13      	ldr	r2, [pc, #76]	; (800a3cc <USB_CoreReset+0x64>)
 800a37e:	4293      	cmp	r3, r2
 800a380:	d901      	bls.n	800a386 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a382:	2303      	movs	r3, #3
 800a384:	e01b      	b.n	800a3be <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	691b      	ldr	r3, [r3, #16]
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	daf2      	bge.n	800a374 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800a38e:	2300      	movs	r3, #0
 800a390:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	691b      	ldr	r3, [r3, #16]
 800a396:	f043 0201 	orr.w	r2, r3, #1
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	3301      	adds	r3, #1
 800a3a2:	60fb      	str	r3, [r7, #12]
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	4a09      	ldr	r2, [pc, #36]	; (800a3cc <USB_CoreReset+0x64>)
 800a3a8:	4293      	cmp	r3, r2
 800a3aa:	d901      	bls.n	800a3b0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800a3ac:	2303      	movs	r3, #3
 800a3ae:	e006      	b.n	800a3be <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	691b      	ldr	r3, [r3, #16]
 800a3b4:	f003 0301 	and.w	r3, r3, #1
 800a3b8:	2b01      	cmp	r3, #1
 800a3ba:	d0f0      	beq.n	800a39e <USB_CoreReset+0x36>

  return HAL_OK;
 800a3bc:	2300      	movs	r3, #0
}
 800a3be:	4618      	mov	r0, r3
 800a3c0:	3714      	adds	r7, #20
 800a3c2:	46bd      	mov	sp, r7
 800a3c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3c8:	4770      	bx	lr
 800a3ca:	bf00      	nop
 800a3cc:	00030d40 	.word	0x00030d40

0800a3d0 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a3d0:	b084      	sub	sp, #16
 800a3d2:	b580      	push	{r7, lr}
 800a3d4:	b084      	sub	sp, #16
 800a3d6:	af00      	add	r7, sp, #0
 800a3d8:	6078      	str	r0, [r7, #4]
 800a3da:	f107 001c 	add.w	r0, r7, #28
 800a3de:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a3e6:	68bb      	ldr	r3, [r7, #8]
 800a3e8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a3ec:	461a      	mov	r2, r3
 800a3ee:	2300      	movs	r3, #0
 800a3f0:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3f6:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	639a      	str	r2, [r3, #56]	; 0x38

  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a402:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	639a      	str	r2, [r3, #56]	; 0x38

  /* Set default Max speed support */
  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800a40a:	68bb      	ldr	r3, [r7, #8]
 800a40c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	68ba      	ldr	r2, [r7, #8]
 800a414:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a418:	f023 0304 	bic.w	r3, r3, #4
 800a41c:	6013      	str	r3, [r2, #0]

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 800a41e:	2110      	movs	r1, #16
 800a420:	6878      	ldr	r0, [r7, #4]
 800a422:	f7ff fedd 	bl	800a1e0 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800a426:	6878      	ldr	r0, [r7, #4]
 800a428:	f7ff ff00 	bl	800a22c <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800a42c:	2300      	movs	r3, #0
 800a42e:	60fb      	str	r3, [r7, #12]
 800a430:	e015      	b.n	800a45e <USB_HostInit+0x8e>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	015a      	lsls	r2, r3, #5
 800a436:	68bb      	ldr	r3, [r7, #8]
 800a438:	4413      	add	r3, r2
 800a43a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a43e:	461a      	mov	r2, r3
 800a440:	f04f 33ff 	mov.w	r3, #4294967295
 800a444:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	015a      	lsls	r2, r3, #5
 800a44a:	68bb      	ldr	r3, [r7, #8]
 800a44c:	4413      	add	r3, r2
 800a44e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a452:	461a      	mov	r2, r3
 800a454:	2300      	movs	r3, #0
 800a456:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	3301      	adds	r3, #1
 800a45c:	60fb      	str	r3, [r7, #12]
 800a45e:	6a3b      	ldr	r3, [r7, #32]
 800a460:	68fa      	ldr	r2, [r7, #12]
 800a462:	429a      	cmp	r2, r3
 800a464:	d3e5      	bcc.n	800a432 <USB_HostInit+0x62>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 800a466:	2101      	movs	r1, #1
 800a468:	6878      	ldr	r0, [r7, #4]
 800a46a:	f000 f869 	bl	800a540 <USB_DriveVbus>

  HAL_Delay(200U);
 800a46e:	20c8      	movs	r0, #200	; 0xc8
 800a470:	f7f8 fed2 	bl	8003218 <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	2200      	movs	r2, #0
 800a478:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	f04f 32ff 	mov.w	r2, #4294967295
 800a480:	615a      	str	r2, [r3, #20]

  /* set Rx FIFO size */
  USBx->GRXFSIZ  = 0x80U;
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	2280      	movs	r2, #128	; 0x80
 800a486:	625a      	str	r2, [r3, #36]	; 0x24
  USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	4a0d      	ldr	r2, [pc, #52]	; (800a4c0 <USB_HostInit+0xf0>)
 800a48c:	629a      	str	r2, [r3, #40]	; 0x28
  USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	4a0c      	ldr	r2, [pc, #48]	; (800a4c4 <USB_HostInit+0xf4>)
 800a492:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	699b      	ldr	r3, [r3, #24]
 800a49a:	f043 0210 	orr.w	r2, r3, #16
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	699a      	ldr	r2, [r3, #24]
 800a4a6:	4b08      	ldr	r3, [pc, #32]	; (800a4c8 <USB_HostInit+0xf8>)
 800a4a8:	4313      	orrs	r3, r2
 800a4aa:	687a      	ldr	r2, [r7, #4]
 800a4ac:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 800a4ae:	2300      	movs	r3, #0
}
 800a4b0:	4618      	mov	r0, r3
 800a4b2:	3710      	adds	r7, #16
 800a4b4:	46bd      	mov	sp, r7
 800a4b6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a4ba:	b004      	add	sp, #16
 800a4bc:	4770      	bx	lr
 800a4be:	bf00      	nop
 800a4c0:	00600080 	.word	0x00600080
 800a4c4:	004000e0 	.word	0x004000e0
 800a4c8:	a3200008 	.word	0xa3200008

0800a4cc <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800a4cc:	b480      	push	{r7}
 800a4ce:	b085      	sub	sp, #20
 800a4d0:	af00      	add	r7, sp, #0
 800a4d2:	6078      	str	r0, [r7, #4]
 800a4d4:	460b      	mov	r3, r1
 800a4d6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	68fa      	ldr	r2, [r7, #12]
 800a4e6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a4ea:	f023 0303 	bic.w	r3, r3, #3
 800a4ee:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a4f6:	681a      	ldr	r2, [r3, #0]
 800a4f8:	78fb      	ldrb	r3, [r7, #3]
 800a4fa:	f003 0303 	and.w	r3, r3, #3
 800a4fe:	68f9      	ldr	r1, [r7, #12]
 800a500:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800a504:	4313      	orrs	r3, r2
 800a506:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800a508:	78fb      	ldrb	r3, [r7, #3]
 800a50a:	2b01      	cmp	r3, #1
 800a50c:	d107      	bne.n	800a51e <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a514:	461a      	mov	r2, r3
 800a516:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800a51a:	6053      	str	r3, [r2, #4]
 800a51c:	e009      	b.n	800a532 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 800a51e:	78fb      	ldrb	r3, [r7, #3]
 800a520:	2b02      	cmp	r3, #2
 800a522:	d106      	bne.n	800a532 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 800a524:	68fb      	ldr	r3, [r7, #12]
 800a526:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a52a:	461a      	mov	r2, r3
 800a52c:	f241 7370 	movw	r3, #6000	; 0x1770
 800a530:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 800a532:	2300      	movs	r3, #0
}
 800a534:	4618      	mov	r0, r3
 800a536:	3714      	adds	r7, #20
 800a538:	46bd      	mov	sp, r7
 800a53a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a53e:	4770      	bx	lr

0800a540 <USB_DriveVbus>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800a540:	b480      	push	{r7}
 800a542:	b085      	sub	sp, #20
 800a544:	af00      	add	r7, sp, #0
 800a546:	6078      	str	r0, [r7, #4]
 800a548:	460b      	mov	r3, r1
 800a54a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800a550:	2300      	movs	r3, #0
 800a552:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a554:	68fb      	ldr	r3, [r7, #12]
 800a556:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800a55e:	68bb      	ldr	r3, [r7, #8]
 800a560:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800a564:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800a566:	68bb      	ldr	r3, [r7, #8]
 800a568:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d109      	bne.n	800a584 <USB_DriveVbus+0x44>
 800a570:	78fb      	ldrb	r3, [r7, #3]
 800a572:	2b01      	cmp	r3, #1
 800a574:	d106      	bne.n	800a584 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800a576:	68bb      	ldr	r3, [r7, #8]
 800a578:	68fa      	ldr	r2, [r7, #12]
 800a57a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800a57e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a582:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800a584:	68bb      	ldr	r3, [r7, #8]
 800a586:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a58a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a58e:	d109      	bne.n	800a5a4 <USB_DriveVbus+0x64>
 800a590:	78fb      	ldrb	r3, [r7, #3]
 800a592:	2b00      	cmp	r3, #0
 800a594:	d106      	bne.n	800a5a4 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800a596:	68bb      	ldr	r3, [r7, #8]
 800a598:	68fa      	ldr	r2, [r7, #12]
 800a59a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800a59e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a5a2:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800a5a4:	2300      	movs	r3, #0
}
 800a5a6:	4618      	mov	r0, r3
 800a5a8:	3714      	adds	r7, #20
 800a5aa:	46bd      	mov	sp, r7
 800a5ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5b0:	4770      	bx	lr

0800a5b2 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
*/
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 800a5b2:	b480      	push	{r7}
 800a5b4:	b085      	sub	sp, #20
 800a5b6:	af00      	add	r7, sp, #0
 800a5b8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a5c4:	689b      	ldr	r3, [r3, #8]
 800a5c6:	b29b      	uxth	r3, r3
}
 800a5c8:	4618      	mov	r0, r3
 800a5ca:	3714      	adds	r7, #20
 800a5cc:	46bd      	mov	sp, r7
 800a5ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5d2:	4770      	bx	lr

0800a5d4 <USB_HC_Init>:
                              uint8_t epnum,
                              uint8_t dev_address,
                              uint8_t speed,
                              uint8_t ep_type,
                              uint16_t mps)
{
 800a5d4:	b480      	push	{r7}
 800a5d6:	b087      	sub	sp, #28
 800a5d8:	af00      	add	r7, sp, #0
 800a5da:	6078      	str	r0, [r7, #4]
 800a5dc:	4608      	mov	r0, r1
 800a5de:	4611      	mov	r1, r2
 800a5e0:	461a      	mov	r2, r3
 800a5e2:	4603      	mov	r3, r0
 800a5e4:	70fb      	strb	r3, [r7, #3]
 800a5e6:	460b      	mov	r3, r1
 800a5e8:	70bb      	strb	r3, [r7, #2]
 800a5ea:	4613      	mov	r3, r2
 800a5ec:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800a5ee:	2300      	movs	r3, #0
 800a5f0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	60bb      	str	r3, [r7, #8]
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800a5f6:	78fb      	ldrb	r3, [r7, #3]
 800a5f8:	015a      	lsls	r2, r3, #5
 800a5fa:	68bb      	ldr	r3, [r7, #8]
 800a5fc:	4413      	add	r3, r2
 800a5fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a602:	461a      	mov	r2, r3
 800a604:	f04f 33ff 	mov.w	r3, #4294967295
 800a608:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800a60a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a60e:	2b03      	cmp	r3, #3
 800a610:	d867      	bhi.n	800a6e2 <USB_HC_Init+0x10e>
 800a612:	a201      	add	r2, pc, #4	; (adr r2, 800a618 <USB_HC_Init+0x44>)
 800a614:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a618:	0800a629 	.word	0x0800a629
 800a61c:	0800a6a5 	.word	0x0800a6a5
 800a620:	0800a629 	.word	0x0800a629
 800a624:	0800a667 	.word	0x0800a667
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a628:	78fb      	ldrb	r3, [r7, #3]
 800a62a:	015a      	lsls	r2, r3, #5
 800a62c:	68bb      	ldr	r3, [r7, #8]
 800a62e:	4413      	add	r3, r2
 800a630:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a634:	461a      	mov	r2, r3
 800a636:	f240 439d 	movw	r3, #1181	; 0x49d
 800a63a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800a63c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a640:	2b00      	cmp	r3, #0
 800a642:	da51      	bge.n	800a6e8 <USB_HC_Init+0x114>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800a644:	78fb      	ldrb	r3, [r7, #3]
 800a646:	015a      	lsls	r2, r3, #5
 800a648:	68bb      	ldr	r3, [r7, #8]
 800a64a:	4413      	add	r3, r2
 800a64c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a650:	68db      	ldr	r3, [r3, #12]
 800a652:	78fa      	ldrb	r2, [r7, #3]
 800a654:	0151      	lsls	r1, r2, #5
 800a656:	68ba      	ldr	r2, [r7, #8]
 800a658:	440a      	add	r2, r1
 800a65a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a65e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a662:	60d3      	str	r3, [r2, #12]
      }
      break;
 800a664:	e040      	b.n	800a6e8 <USB_HC_Init+0x114>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a666:	78fb      	ldrb	r3, [r7, #3]
 800a668:	015a      	lsls	r2, r3, #5
 800a66a:	68bb      	ldr	r3, [r7, #8]
 800a66c:	4413      	add	r3, r2
 800a66e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a672:	461a      	mov	r2, r3
 800a674:	f240 639d 	movw	r3, #1693	; 0x69d
 800a678:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800a67a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a67e:	2b00      	cmp	r3, #0
 800a680:	da34      	bge.n	800a6ec <USB_HC_Init+0x118>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800a682:	78fb      	ldrb	r3, [r7, #3]
 800a684:	015a      	lsls	r2, r3, #5
 800a686:	68bb      	ldr	r3, [r7, #8]
 800a688:	4413      	add	r3, r2
 800a68a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a68e:	68db      	ldr	r3, [r3, #12]
 800a690:	78fa      	ldrb	r2, [r7, #3]
 800a692:	0151      	lsls	r1, r2, #5
 800a694:	68ba      	ldr	r2, [r7, #8]
 800a696:	440a      	add	r2, r1
 800a698:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a69c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a6a0:	60d3      	str	r3, [r2, #12]
      }

      break;
 800a6a2:	e023      	b.n	800a6ec <USB_HC_Init+0x118>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a6a4:	78fb      	ldrb	r3, [r7, #3]
 800a6a6:	015a      	lsls	r2, r3, #5
 800a6a8:	68bb      	ldr	r3, [r7, #8]
 800a6aa:	4413      	add	r3, r2
 800a6ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a6b0:	461a      	mov	r2, r3
 800a6b2:	f240 2325 	movw	r3, #549	; 0x225
 800a6b6:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800a6b8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	da17      	bge.n	800a6f0 <USB_HC_Init+0x11c>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800a6c0:	78fb      	ldrb	r3, [r7, #3]
 800a6c2:	015a      	lsls	r2, r3, #5
 800a6c4:	68bb      	ldr	r3, [r7, #8]
 800a6c6:	4413      	add	r3, r2
 800a6c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a6cc:	68db      	ldr	r3, [r3, #12]
 800a6ce:	78fa      	ldrb	r2, [r7, #3]
 800a6d0:	0151      	lsls	r1, r2, #5
 800a6d2:	68ba      	ldr	r2, [r7, #8]
 800a6d4:	440a      	add	r2, r1
 800a6d6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a6da:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800a6de:	60d3      	str	r3, [r2, #12]
      }
      break;
 800a6e0:	e006      	b.n	800a6f0 <USB_HC_Init+0x11c>

    default:
      ret = HAL_ERROR;
 800a6e2:	2301      	movs	r3, #1
 800a6e4:	75fb      	strb	r3, [r7, #23]
      break;
 800a6e6:	e004      	b.n	800a6f2 <USB_HC_Init+0x11e>
      break;
 800a6e8:	bf00      	nop
 800a6ea:	e002      	b.n	800a6f2 <USB_HC_Init+0x11e>
      break;
 800a6ec:	bf00      	nop
 800a6ee:	e000      	b.n	800a6f2 <USB_HC_Init+0x11e>
      break;
 800a6f0:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800a6f2:	68bb      	ldr	r3, [r7, #8]
 800a6f4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a6f8:	699a      	ldr	r2, [r3, #24]
 800a6fa:	78fb      	ldrb	r3, [r7, #3]
 800a6fc:	f003 030f 	and.w	r3, r3, #15
 800a700:	2101      	movs	r1, #1
 800a702:	fa01 f303 	lsl.w	r3, r1, r3
 800a706:	68b9      	ldr	r1, [r7, #8]
 800a708:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800a70c:	4313      	orrs	r3, r2
 800a70e:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	699b      	ldr	r3, [r3, #24]
 800a714:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800a71c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a720:	2b00      	cmp	r3, #0
 800a722:	da03      	bge.n	800a72c <USB_HC_Init+0x158>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800a724:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a728:	613b      	str	r3, [r7, #16]
 800a72a:	e001      	b.n	800a730 <USB_HC_Init+0x15c>
  }
  else
  {
    HCcharEpDir = 0U;
 800a72c:	2300      	movs	r3, #0
 800a72e:	613b      	str	r3, [r7, #16]
  }

  if (speed == HPRT0_PRTSPD_LOW_SPEED)
 800a730:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a734:	2b02      	cmp	r3, #2
 800a736:	d103      	bne.n	800a740 <USB_HC_Init+0x16c>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800a738:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800a73c:	60fb      	str	r3, [r7, #12]
 800a73e:	e001      	b.n	800a744 <USB_HC_Init+0x170>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800a740:	2300      	movs	r3, #0
 800a742:	60fb      	str	r3, [r7, #12]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a744:	787b      	ldrb	r3, [r7, #1]
 800a746:	059b      	lsls	r3, r3, #22
 800a748:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800a74c:	78bb      	ldrb	r3, [r7, #2]
 800a74e:	02db      	lsls	r3, r3, #11
 800a750:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a754:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800a756:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a75a:	049b      	lsls	r3, r3, #18
 800a75c:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800a760:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800a762:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800a764:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800a768:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800a76a:	693b      	ldr	r3, [r7, #16]
 800a76c:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a76e:	78fb      	ldrb	r3, [r7, #3]
 800a770:	0159      	lsls	r1, r3, #5
 800a772:	68bb      	ldr	r3, [r7, #8]
 800a774:	440b      	add	r3, r1
 800a776:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a77a:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a780:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 800a782:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a786:	2b03      	cmp	r3, #3
 800a788:	d10f      	bne.n	800a7aa <USB_HC_Init+0x1d6>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 800a78a:	78fb      	ldrb	r3, [r7, #3]
 800a78c:	015a      	lsls	r2, r3, #5
 800a78e:	68bb      	ldr	r3, [r7, #8]
 800a790:	4413      	add	r3, r2
 800a792:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	78fa      	ldrb	r2, [r7, #3]
 800a79a:	0151      	lsls	r1, r2, #5
 800a79c:	68ba      	ldr	r2, [r7, #8]
 800a79e:	440a      	add	r2, r1
 800a7a0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a7a4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a7a8:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800a7aa:	7dfb      	ldrb	r3, [r7, #23]
}
 800a7ac:	4618      	mov	r0, r3
 800a7ae:	371c      	adds	r7, #28
 800a7b0:	46bd      	mov	sp, r7
 800a7b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7b6:	4770      	bx	lr

0800a7b8 <USB_HC_StartXfer>:
  * @param  USBx  Selected device
  * @param  hc  pointer to host channel structure
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc)
{
 800a7b8:	b580      	push	{r7, lr}
 800a7ba:	b088      	sub	sp, #32
 800a7bc:	af00      	add	r7, sp, #0
 800a7be:	6078      	str	r0, [r7, #4]
 800a7c0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800a7c6:	683b      	ldr	r3, [r7, #0]
 800a7c8:	785b      	ldrb	r3, [r3, #1]
 800a7ca:	617b      	str	r3, [r7, #20]
  static __IO uint32_t tmpreg = 0U;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 800a7cc:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a7d0:	827b      	strh	r3, [r7, #18]

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 800a7d2:	683b      	ldr	r3, [r7, #0]
 800a7d4:	691b      	ldr	r3, [r3, #16]
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d018      	beq.n	800a80c <USB_HC_StartXfer+0x54>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800a7da:	683b      	ldr	r3, [r7, #0]
 800a7dc:	691b      	ldr	r3, [r3, #16]
 800a7de:	683a      	ldr	r2, [r7, #0]
 800a7e0:	8912      	ldrh	r2, [r2, #8]
 800a7e2:	4413      	add	r3, r2
 800a7e4:	3b01      	subs	r3, #1
 800a7e6:	683a      	ldr	r2, [r7, #0]
 800a7e8:	8912      	ldrh	r2, [r2, #8]
 800a7ea:	fbb3 f3f2 	udiv	r3, r3, r2
 800a7ee:	83fb      	strh	r3, [r7, #30]

    if (num_packets > max_hc_pkt_count)
 800a7f0:	8bfa      	ldrh	r2, [r7, #30]
 800a7f2:	8a7b      	ldrh	r3, [r7, #18]
 800a7f4:	429a      	cmp	r2, r3
 800a7f6:	d90b      	bls.n	800a810 <USB_HC_StartXfer+0x58>
    {
      num_packets = max_hc_pkt_count;
 800a7f8:	8a7b      	ldrh	r3, [r7, #18]
 800a7fa:	83fb      	strh	r3, [r7, #30]
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800a7fc:	8bfb      	ldrh	r3, [r7, #30]
 800a7fe:	683a      	ldr	r2, [r7, #0]
 800a800:	8912      	ldrh	r2, [r2, #8]
 800a802:	fb02 f203 	mul.w	r2, r2, r3
 800a806:	683b      	ldr	r3, [r7, #0]
 800a808:	611a      	str	r2, [r3, #16]
 800a80a:	e001      	b.n	800a810 <USB_HC_StartXfer+0x58>
    }
  }
  else
  {
    num_packets = 1U;
 800a80c:	2301      	movs	r3, #1
 800a80e:	83fb      	strh	r3, [r7, #30]
  }
  if (hc->ep_is_in != 0U)
 800a810:	683b      	ldr	r3, [r7, #0]
 800a812:	78db      	ldrb	r3, [r3, #3]
 800a814:	2b00      	cmp	r3, #0
 800a816:	d006      	beq.n	800a826 <USB_HC_StartXfer+0x6e>
  {
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800a818:	8bfb      	ldrh	r3, [r7, #30]
 800a81a:	683a      	ldr	r2, [r7, #0]
 800a81c:	8912      	ldrh	r2, [r2, #8]
 800a81e:	fb02 f203 	mul.w	r2, r2, r3
 800a822:	683b      	ldr	r3, [r7, #0]
 800a824:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800a826:	683b      	ldr	r3, [r7, #0]
 800a828:	691b      	ldr	r3, [r3, #16]
 800a82a:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a82e:	8bfb      	ldrh	r3, [r7, #30]
 800a830:	04d9      	lsls	r1, r3, #19
 800a832:	4b5f      	ldr	r3, [pc, #380]	; (800a9b0 <USB_HC_StartXfer+0x1f8>)
 800a834:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800a836:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800a838:	683b      	ldr	r3, [r7, #0]
 800a83a:	7a9b      	ldrb	r3, [r3, #10]
 800a83c:	075b      	lsls	r3, r3, #29
 800a83e:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800a842:	6979      	ldr	r1, [r7, #20]
 800a844:	0148      	lsls	r0, r1, #5
 800a846:	69b9      	ldr	r1, [r7, #24]
 800a848:	4401      	add	r1, r0
 800a84a:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a84e:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800a850:	610b      	str	r3, [r1, #16]

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800a852:	69bb      	ldr	r3, [r7, #24]
 800a854:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a858:	689b      	ldr	r3, [r3, #8]
 800a85a:	f003 0301 	and.w	r3, r3, #1
 800a85e:	2b00      	cmp	r3, #0
 800a860:	bf0c      	ite	eq
 800a862:	2301      	moveq	r3, #1
 800a864:	2300      	movne	r3, #0
 800a866:	b2db      	uxtb	r3, r3
 800a868:	747b      	strb	r3, [r7, #17]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800a86a:	697b      	ldr	r3, [r7, #20]
 800a86c:	015a      	lsls	r2, r3, #5
 800a86e:	69bb      	ldr	r3, [r7, #24]
 800a870:	4413      	add	r3, r2
 800a872:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	697a      	ldr	r2, [r7, #20]
 800a87a:	0151      	lsls	r1, r2, #5
 800a87c:	69ba      	ldr	r2, [r7, #24]
 800a87e:	440a      	add	r2, r1
 800a880:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a884:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800a888:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800a88a:	697b      	ldr	r3, [r7, #20]
 800a88c:	015a      	lsls	r2, r3, #5
 800a88e:	69bb      	ldr	r3, [r7, #24]
 800a890:	4413      	add	r3, r2
 800a892:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a896:	681a      	ldr	r2, [r3, #0]
 800a898:	7c7b      	ldrb	r3, [r7, #17]
 800a89a:	075b      	lsls	r3, r3, #29
 800a89c:	6979      	ldr	r1, [r7, #20]
 800a89e:	0148      	lsls	r0, r1, #5
 800a8a0:	69b9      	ldr	r1, [r7, #24]
 800a8a2:	4401      	add	r1, r0
 800a8a4:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 800a8a8:	4313      	orrs	r3, r2
 800a8aa:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800a8ac:	697b      	ldr	r3, [r7, #20]
 800a8ae:	015a      	lsls	r2, r3, #5
 800a8b0:	69bb      	ldr	r3, [r7, #24]
 800a8b2:	4413      	add	r3, r2
 800a8b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	4a3e      	ldr	r2, [pc, #248]	; (800a9b4 <USB_HC_StartXfer+0x1fc>)
 800a8bc:	6013      	str	r3, [r2, #0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800a8be:	4b3d      	ldr	r3, [pc, #244]	; (800a9b4 <USB_HC_StartXfer+0x1fc>)
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800a8c6:	4a3b      	ldr	r2, [pc, #236]	; (800a9b4 <USB_HC_StartXfer+0x1fc>)
 800a8c8:	6013      	str	r3, [r2, #0]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800a8ca:	683b      	ldr	r3, [r7, #0]
 800a8cc:	78db      	ldrb	r3, [r3, #3]
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d006      	beq.n	800a8e0 <USB_HC_StartXfer+0x128>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800a8d2:	4b38      	ldr	r3, [pc, #224]	; (800a9b4 <USB_HC_StartXfer+0x1fc>)
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a8da:	4a36      	ldr	r2, [pc, #216]	; (800a9b4 <USB_HC_StartXfer+0x1fc>)
 800a8dc:	6013      	str	r3, [r2, #0]
 800a8de:	e005      	b.n	800a8ec <USB_HC_StartXfer+0x134>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800a8e0:	4b34      	ldr	r3, [pc, #208]	; (800a9b4 <USB_HC_StartXfer+0x1fc>)
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a8e8:	4a32      	ldr	r2, [pc, #200]	; (800a9b4 <USB_HC_StartXfer+0x1fc>)
 800a8ea:	6013      	str	r3, [r2, #0]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800a8ec:	4b31      	ldr	r3, [pc, #196]	; (800a9b4 <USB_HC_StartXfer+0x1fc>)
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a8f4:	4a2f      	ldr	r2, [pc, #188]	; (800a9b4 <USB_HC_StartXfer+0x1fc>)
 800a8f6:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800a8f8:	697b      	ldr	r3, [r7, #20]
 800a8fa:	015a      	lsls	r2, r3, #5
 800a8fc:	69bb      	ldr	r3, [r7, #24]
 800a8fe:	4413      	add	r3, r2
 800a900:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a904:	461a      	mov	r2, r3
 800a906:	4b2b      	ldr	r3, [pc, #172]	; (800a9b4 <USB_HC_StartXfer+0x1fc>)
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	6013      	str	r3, [r2, #0]

    if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800a90c:	683b      	ldr	r3, [r7, #0]
 800a90e:	78db      	ldrb	r3, [r3, #3]
 800a910:	2b00      	cmp	r3, #0
 800a912:	d148      	bne.n	800a9a6 <USB_HC_StartXfer+0x1ee>
 800a914:	683b      	ldr	r3, [r7, #0]
 800a916:	691b      	ldr	r3, [r3, #16]
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d044      	beq.n	800a9a6 <USB_HC_StartXfer+0x1ee>
    {
      switch (hc->ep_type)
 800a91c:	683b      	ldr	r3, [r7, #0]
 800a91e:	79db      	ldrb	r3, [r3, #7]
 800a920:	2b03      	cmp	r3, #3
 800a922:	d831      	bhi.n	800a988 <USB_HC_StartXfer+0x1d0>
 800a924:	a201      	add	r2, pc, #4	; (adr r2, 800a92c <USB_HC_StartXfer+0x174>)
 800a926:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a92a:	bf00      	nop
 800a92c:	0800a93d 	.word	0x0800a93d
 800a930:	0800a961 	.word	0x0800a961
 800a934:	0800a93d 	.word	0x0800a93d
 800a938:	0800a961 	.word	0x0800a961
      {
        /* Non periodic transfer */
        case EP_TYPE_CTRL:
        case EP_TYPE_BULK:

          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800a93c:	683b      	ldr	r3, [r7, #0]
 800a93e:	691b      	ldr	r3, [r3, #16]
 800a940:	3303      	adds	r3, #3
 800a942:	089b      	lsrs	r3, r3, #2
 800a944:	81fb      	strh	r3, [r7, #14]

          /* check if there is enough space in FIFO space */
          if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800a946:	89fa      	ldrh	r2, [r7, #14]
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a94c:	b29b      	uxth	r3, r3
 800a94e:	429a      	cmp	r2, r3
 800a950:	d91c      	bls.n	800a98c <USB_HC_StartXfer+0x1d4>
          {
            /* need to process data in nptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	699b      	ldr	r3, [r3, #24]
 800a956:	f043 0220 	orr.w	r2, r3, #32
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	619a      	str	r2, [r3, #24]
          }
          break;
 800a95e:	e015      	b.n	800a98c <USB_HC_StartXfer+0x1d4>

        /* Periodic transfer */
        case EP_TYPE_INTR:
        case EP_TYPE_ISOC:
          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800a960:	683b      	ldr	r3, [r7, #0]
 800a962:	691b      	ldr	r3, [r3, #16]
 800a964:	3303      	adds	r3, #3
 800a966:	089b      	lsrs	r3, r3, #2
 800a968:	81fb      	strh	r3, [r7, #14]
          /* check if there is enough space in FIFO space */
          if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800a96a:	89fa      	ldrh	r2, [r7, #14]
 800a96c:	69bb      	ldr	r3, [r7, #24]
 800a96e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a972:	691b      	ldr	r3, [r3, #16]
 800a974:	b29b      	uxth	r3, r3
 800a976:	429a      	cmp	r2, r3
 800a978:	d90a      	bls.n	800a990 <USB_HC_StartXfer+0x1d8>
          {
            /* need to process data in ptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	699b      	ldr	r3, [r3, #24]
 800a97e:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	619a      	str	r2, [r3, #24]
          }
          break;
 800a986:	e003      	b.n	800a990 <USB_HC_StartXfer+0x1d8>

        default:
          break;
 800a988:	bf00      	nop
 800a98a:	e002      	b.n	800a992 <USB_HC_StartXfer+0x1da>
          break;
 800a98c:	bf00      	nop
 800a98e:	e000      	b.n	800a992 <USB_HC_StartXfer+0x1da>
          break;
 800a990:	bf00      	nop
      }

      /* Write packet into the Tx FIFO. */
      (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len);
 800a992:	683b      	ldr	r3, [r7, #0]
 800a994:	68d9      	ldr	r1, [r3, #12]
 800a996:	683b      	ldr	r3, [r7, #0]
 800a998:	785a      	ldrb	r2, [r3, #1]
 800a99a:	683b      	ldr	r3, [r7, #0]
 800a99c:	691b      	ldr	r3, [r3, #16]
 800a99e:	b29b      	uxth	r3, r3
 800a9a0:	6878      	ldr	r0, [r7, #4]
 800a9a2:	f7ff fc65 	bl	800a270 <USB_WritePacket>
    }

  return HAL_OK;
 800a9a6:	2300      	movs	r3, #0
}
 800a9a8:	4618      	mov	r0, r3
 800a9aa:	3720      	adds	r7, #32
 800a9ac:	46bd      	mov	sp, r7
 800a9ae:	bd80      	pop	{r7, pc}
 800a9b0:	1ff80000 	.word	0x1ff80000
 800a9b4:	2000026c 	.word	0x2000026c

0800a9b8 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800a9b8:	b480      	push	{r7}
 800a9ba:	b085      	sub	sp, #20
 800a9bc:	af00      	add	r7, sp, #0
 800a9be:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a9ca:	695b      	ldr	r3, [r3, #20]
 800a9cc:	b29b      	uxth	r3, r3
}
 800a9ce:	4618      	mov	r0, r3
 800a9d0:	3714      	adds	r7, #20
 800a9d2:	46bd      	mov	sp, r7
 800a9d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9d8:	4770      	bx	lr

0800a9da <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800a9da:	b480      	push	{r7}
 800a9dc:	b087      	sub	sp, #28
 800a9de:	af00      	add	r7, sp, #0
 800a9e0:	6078      	str	r0, [r7, #4]
 800a9e2:	460b      	mov	r3, r1
 800a9e4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 800a9ea:	78fb      	ldrb	r3, [r7, #3]
 800a9ec:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800a9ee:	2300      	movs	r3, #0
 800a9f0:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800a9f2:	68fb      	ldr	r3, [r7, #12]
 800a9f4:	015a      	lsls	r2, r3, #5
 800a9f6:	693b      	ldr	r3, [r7, #16]
 800a9f8:	4413      	add	r3, r2
 800a9fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	0c9b      	lsrs	r3, r3, #18
 800aa02:	f003 0303 	and.w	r3, r3, #3
 800aa06:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800aa08:	68bb      	ldr	r3, [r7, #8]
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d002      	beq.n	800aa14 <USB_HC_Halt+0x3a>
 800aa0e:	68bb      	ldr	r3, [r7, #8]
 800aa10:	2b02      	cmp	r3, #2
 800aa12:	d16c      	bne.n	800aaee <USB_HC_Halt+0x114>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	015a      	lsls	r2, r3, #5
 800aa18:	693b      	ldr	r3, [r7, #16]
 800aa1a:	4413      	add	r3, r2
 800aa1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	68fa      	ldr	r2, [r7, #12]
 800aa24:	0151      	lsls	r1, r2, #5
 800aa26:	693a      	ldr	r2, [r7, #16]
 800aa28:	440a      	add	r2, r1
 800aa2a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800aa2e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800aa32:	6013      	str	r3, [r2, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa38:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d143      	bne.n	800aac8 <USB_HC_Halt+0xee>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	015a      	lsls	r2, r3, #5
 800aa44:	693b      	ldr	r3, [r7, #16]
 800aa46:	4413      	add	r3, r2
 800aa48:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	68fa      	ldr	r2, [r7, #12]
 800aa50:	0151      	lsls	r1, r2, #5
 800aa52:	693a      	ldr	r2, [r7, #16]
 800aa54:	440a      	add	r2, r1
 800aa56:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800aa5a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800aa5e:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800aa60:	68fb      	ldr	r3, [r7, #12]
 800aa62:	015a      	lsls	r2, r3, #5
 800aa64:	693b      	ldr	r3, [r7, #16]
 800aa66:	4413      	add	r3, r2
 800aa68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	68fa      	ldr	r2, [r7, #12]
 800aa70:	0151      	lsls	r1, r2, #5
 800aa72:	693a      	ldr	r2, [r7, #16]
 800aa74:	440a      	add	r2, r1
 800aa76:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800aa7a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800aa7e:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	015a      	lsls	r2, r3, #5
 800aa84:	693b      	ldr	r3, [r7, #16]
 800aa86:	4413      	add	r3, r2
 800aa88:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	68fa      	ldr	r2, [r7, #12]
 800aa90:	0151      	lsls	r1, r2, #5
 800aa92:	693a      	ldr	r2, [r7, #16]
 800aa94:	440a      	add	r2, r1
 800aa96:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800aa9a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800aa9e:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800aaa0:	697b      	ldr	r3, [r7, #20]
 800aaa2:	3301      	adds	r3, #1
 800aaa4:	617b      	str	r3, [r7, #20]
 800aaa6:	697b      	ldr	r3, [r7, #20]
 800aaa8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800aaac:	d81d      	bhi.n	800aaea <USB_HC_Halt+0x110>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	015a      	lsls	r2, r3, #5
 800aab2:	693b      	ldr	r3, [r7, #16]
 800aab4:	4413      	add	r3, r2
 800aab6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800aac0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800aac4:	d0ec      	beq.n	800aaa0 <USB_HC_Halt+0xc6>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800aac6:	e080      	b.n	800abca <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	015a      	lsls	r2, r3, #5
 800aacc:	693b      	ldr	r3, [r7, #16]
 800aace:	4413      	add	r3, r2
 800aad0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	68fa      	ldr	r2, [r7, #12]
 800aad8:	0151      	lsls	r1, r2, #5
 800aada:	693a      	ldr	r2, [r7, #16]
 800aadc:	440a      	add	r2, r1
 800aade:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800aae2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800aae6:	6013      	str	r3, [r2, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800aae8:	e06f      	b.n	800abca <USB_HC_Halt+0x1f0>
          break;
 800aaea:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800aaec:	e06d      	b.n	800abca <USB_HC_Halt+0x1f0>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	015a      	lsls	r2, r3, #5
 800aaf2:	693b      	ldr	r3, [r7, #16]
 800aaf4:	4413      	add	r3, r2
 800aaf6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	68fa      	ldr	r2, [r7, #12]
 800aafe:	0151      	lsls	r1, r2, #5
 800ab00:	693a      	ldr	r2, [r7, #16]
 800ab02:	440a      	add	r2, r1
 800ab04:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ab08:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ab0c:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800ab0e:	693b      	ldr	r3, [r7, #16]
 800ab10:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ab14:	691b      	ldr	r3, [r3, #16]
 800ab16:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	d143      	bne.n	800aba6 <USB_HC_Halt+0x1cc>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	015a      	lsls	r2, r3, #5
 800ab22:	693b      	ldr	r3, [r7, #16]
 800ab24:	4413      	add	r3, r2
 800ab26:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	68fa      	ldr	r2, [r7, #12]
 800ab2e:	0151      	lsls	r1, r2, #5
 800ab30:	693a      	ldr	r2, [r7, #16]
 800ab32:	440a      	add	r2, r1
 800ab34:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ab38:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ab3c:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	015a      	lsls	r2, r3, #5
 800ab42:	693b      	ldr	r3, [r7, #16]
 800ab44:	4413      	add	r3, r2
 800ab46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	68fa      	ldr	r2, [r7, #12]
 800ab4e:	0151      	lsls	r1, r2, #5
 800ab50:	693a      	ldr	r2, [r7, #16]
 800ab52:	440a      	add	r2, r1
 800ab54:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ab58:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ab5c:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	015a      	lsls	r2, r3, #5
 800ab62:	693b      	ldr	r3, [r7, #16]
 800ab64:	4413      	add	r3, r2
 800ab66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	68fa      	ldr	r2, [r7, #12]
 800ab6e:	0151      	lsls	r1, r2, #5
 800ab70:	693a      	ldr	r2, [r7, #16]
 800ab72:	440a      	add	r2, r1
 800ab74:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ab78:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800ab7c:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800ab7e:	697b      	ldr	r3, [r7, #20]
 800ab80:	3301      	adds	r3, #1
 800ab82:	617b      	str	r3, [r7, #20]
 800ab84:	697b      	ldr	r3, [r7, #20]
 800ab86:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ab8a:	d81d      	bhi.n	800abc8 <USB_HC_Halt+0x1ee>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	015a      	lsls	r2, r3, #5
 800ab90:	693b      	ldr	r3, [r7, #16]
 800ab92:	4413      	add	r3, r2
 800ab94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ab9e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800aba2:	d0ec      	beq.n	800ab7e <USB_HC_Halt+0x1a4>
 800aba4:	e011      	b.n	800abca <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	015a      	lsls	r2, r3, #5
 800abaa:	693b      	ldr	r3, [r7, #16]
 800abac:	4413      	add	r3, r2
 800abae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	68fa      	ldr	r2, [r7, #12]
 800abb6:	0151      	lsls	r1, r2, #5
 800abb8:	693a      	ldr	r2, [r7, #16]
 800abba:	440a      	add	r2, r1
 800abbc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800abc0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800abc4:	6013      	str	r3, [r2, #0]
 800abc6:	e000      	b.n	800abca <USB_HC_Halt+0x1f0>
          break;
 800abc8:	bf00      	nop
    }
  }

  return HAL_OK;
 800abca:	2300      	movs	r3, #0
}
 800abcc:	4618      	mov	r0, r3
 800abce:	371c      	adds	r7, #28
 800abd0:	46bd      	mov	sp, r7
 800abd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abd6:	4770      	bx	lr

0800abd8 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800abd8:	b580      	push	{r7, lr}
 800abda:	b086      	sub	sp, #24
 800abdc:	af00      	add	r7, sp, #0
 800abde:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800abe4:	2300      	movs	r3, #0
 800abe6:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;


  (void)USB_DisableGlobalInt(USBx);
 800abe8:	6878      	ldr	r0, [r7, #4]
 800abea:	f7ff fabd 	bl	800a168 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 800abee:	2110      	movs	r1, #16
 800abf0:	6878      	ldr	r0, [r7, #4]
 800abf2:	f7ff faf5 	bl	800a1e0 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800abf6:	6878      	ldr	r0, [r7, #4]
 800abf8:	f7ff fb18 	bl	800a22c <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800abfc:	2300      	movs	r3, #0
 800abfe:	613b      	str	r3, [r7, #16]
 800ac00:	e01f      	b.n	800ac42 <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 800ac02:	693b      	ldr	r3, [r7, #16]
 800ac04:	015a      	lsls	r2, r3, #5
 800ac06:	68fb      	ldr	r3, [r7, #12]
 800ac08:	4413      	add	r3, r2
 800ac0a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800ac12:	68bb      	ldr	r3, [r7, #8]
 800ac14:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ac18:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800ac1a:	68bb      	ldr	r3, [r7, #8]
 800ac1c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ac20:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800ac22:	68bb      	ldr	r3, [r7, #8]
 800ac24:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800ac28:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800ac2a:	693b      	ldr	r3, [r7, #16]
 800ac2c:	015a      	lsls	r2, r3, #5
 800ac2e:	68fb      	ldr	r3, [r7, #12]
 800ac30:	4413      	add	r3, r2
 800ac32:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ac36:	461a      	mov	r2, r3
 800ac38:	68bb      	ldr	r3, [r7, #8]
 800ac3a:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800ac3c:	693b      	ldr	r3, [r7, #16]
 800ac3e:	3301      	adds	r3, #1
 800ac40:	613b      	str	r3, [r7, #16]
 800ac42:	693b      	ldr	r3, [r7, #16]
 800ac44:	2b0f      	cmp	r3, #15
 800ac46:	d9dc      	bls.n	800ac02 <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800ac48:	2300      	movs	r3, #0
 800ac4a:	613b      	str	r3, [r7, #16]
 800ac4c:	e034      	b.n	800acb8 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 800ac4e:	693b      	ldr	r3, [r7, #16]
 800ac50:	015a      	lsls	r2, r3, #5
 800ac52:	68fb      	ldr	r3, [r7, #12]
 800ac54:	4413      	add	r3, r2
 800ac56:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 800ac5e:	68bb      	ldr	r3, [r7, #8]
 800ac60:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ac64:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 800ac66:	68bb      	ldr	r3, [r7, #8]
 800ac68:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ac6c:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800ac6e:	68bb      	ldr	r3, [r7, #8]
 800ac70:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800ac74:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800ac76:	693b      	ldr	r3, [r7, #16]
 800ac78:	015a      	lsls	r2, r3, #5
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	4413      	add	r3, r2
 800ac7e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ac82:	461a      	mov	r2, r3
 800ac84:	68bb      	ldr	r3, [r7, #8]
 800ac86:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 800ac88:	697b      	ldr	r3, [r7, #20]
 800ac8a:	3301      	adds	r3, #1
 800ac8c:	617b      	str	r3, [r7, #20]
 800ac8e:	697b      	ldr	r3, [r7, #20]
 800ac90:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ac94:	d80c      	bhi.n	800acb0 <USB_StopHost+0xd8>
      {
        break;
      }
    }
    while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800ac96:	693b      	ldr	r3, [r7, #16]
 800ac98:	015a      	lsls	r2, r3, #5
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	4413      	add	r3, r2
 800ac9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800aca8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800acac:	d0ec      	beq.n	800ac88 <USB_StopHost+0xb0>
 800acae:	e000      	b.n	800acb2 <USB_StopHost+0xda>
        break;
 800acb0:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800acb2:	693b      	ldr	r3, [r7, #16]
 800acb4:	3301      	adds	r3, #1
 800acb6:	613b      	str	r3, [r7, #16]
 800acb8:	693b      	ldr	r3, [r7, #16]
 800acba:	2b0f      	cmp	r3, #15
 800acbc:	d9c7      	bls.n	800ac4e <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800acc4:	461a      	mov	r2, r3
 800acc6:	f04f 33ff 	mov.w	r3, #4294967295
 800acca:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	f04f 32ff 	mov.w	r2, #4294967295
 800acd2:	615a      	str	r2, [r3, #20]
  (void)USB_EnableGlobalInt(USBx);
 800acd4:	6878      	ldr	r0, [r7, #4]
 800acd6:	f7ff fa36 	bl	800a146 <USB_EnableGlobalInt>

  return HAL_OK;
 800acda:	2300      	movs	r3, #0
}
 800acdc:	4618      	mov	r0, r3
 800acde:	3718      	adds	r7, #24
 800ace0:	46bd      	mov	sp, r7
 800ace2:	bd80      	pop	{r7, pc}

0800ace4 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit (USBH_HandleTypeDef *phost)
{
 800ace4:	b590      	push	{r4, r7, lr}
 800ace6:	b089      	sub	sp, #36	; 0x24
 800ace8:	af04      	add	r7, sp, #16
 800acea:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status = USBH_FAIL ;
 800acec:	2302      	movs	r3, #2
 800acee:	73fb      	strb	r3, [r7, #15]
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost,
 800acf0:	2301      	movs	r3, #1
 800acf2:	2202      	movs	r2, #2
 800acf4:	2102      	movs	r1, #2
 800acf6:	6878      	ldr	r0, [r7, #4]
 800acf8:	f000 fc3a 	bl	800b570 <USBH_FindInterface>
 800acfc:	4603      	mov	r3, r0
 800acfe:	73bb      	strb	r3, [r7, #14]
                                 COMMUNICATION_INTERFACE_CLASS_CODE,
                                 ABSTRACT_CONTROL_MODEL,
                                 COMMON_AT_COMMAND);

  if(interface == 0xFFU) /* No Valid Interface */
 800ad00:	7bbb      	ldrb	r3, [r7, #14]
 800ad02:	2bff      	cmp	r3, #255	; 0xff
 800ad04:	f000 812a 	beq.w	800af5c <USBH_CDC_InterfaceInit+0x278>
  {
    USBH_DbgLog ("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
  }
  else
  {
    USBH_SelectInterface (phost, interface);
 800ad08:	7bbb      	ldrb	r3, [r7, #14]
 800ad0a:	4619      	mov	r1, r3
 800ad0c:	6878      	ldr	r0, [r7, #4]
 800ad0e:	f000 fc13 	bl	800b538 <USBH_SelectInterface>
    phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc (sizeof(CDC_HandleTypeDef));
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	f8d3 4378 	ldr.w	r4, [r3, #888]	; 0x378
 800ad18:	2050      	movs	r0, #80	; 0x50
 800ad1a:	f002 f8f5 	bl	800cf08 <malloc>
 800ad1e:	4603      	mov	r3, r0
 800ad20:	61e3      	str	r3, [r4, #28]
    CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800ad28:	69db      	ldr	r3, [r3, #28]
 800ad2a:	60bb      	str	r3, [r7, #8]

    /*Collect the notification endpoint address and length*/
    if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800ad2c:	7bbb      	ldrb	r3, [r7, #14]
 800ad2e:	687a      	ldr	r2, [r7, #4]
 800ad30:	211a      	movs	r1, #26
 800ad32:	fb01 f303 	mul.w	r3, r1, r3
 800ad36:	4413      	add	r3, r2
 800ad38:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800ad3c:	781b      	ldrb	r3, [r3, #0]
 800ad3e:	b25b      	sxtb	r3, r3
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	da15      	bge.n	800ad70 <USBH_CDC_InterfaceInit+0x8c>
    {
      CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800ad44:	7bbb      	ldrb	r3, [r7, #14]
 800ad46:	687a      	ldr	r2, [r7, #4]
 800ad48:	211a      	movs	r1, #26
 800ad4a:	fb01 f303 	mul.w	r3, r1, r3
 800ad4e:	4413      	add	r3, r2
 800ad50:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800ad54:	781a      	ldrb	r2, [r3, #0]
 800ad56:	68bb      	ldr	r3, [r7, #8]
 800ad58:	705a      	strb	r2, [r3, #1]
      CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800ad5a:	7bbb      	ldrb	r3, [r7, #14]
 800ad5c:	687a      	ldr	r2, [r7, #4]
 800ad5e:	211a      	movs	r1, #26
 800ad60:	fb01 f303 	mul.w	r3, r1, r3
 800ad64:	4413      	add	r3, r2
 800ad66:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 800ad6a:	881a      	ldrh	r2, [r3, #0]
 800ad6c:	68bb      	ldr	r3, [r7, #8]
 800ad6e:	815a      	strh	r2, [r3, #10]
    }

    /*Allocate the length for host channel number in*/
    CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800ad70:	68bb      	ldr	r3, [r7, #8]
 800ad72:	785b      	ldrb	r3, [r3, #1]
 800ad74:	4619      	mov	r1, r3
 800ad76:	6878      	ldr	r0, [r7, #4]
 800ad78:	f000 ff9f 	bl	800bcba <USBH_AllocPipe>
 800ad7c:	4603      	mov	r3, r0
 800ad7e:	461a      	mov	r2, r3
 800ad80:	68bb      	ldr	r3, [r7, #8]
 800ad82:	701a      	strb	r2, [r3, #0]

    /* Open pipe for Notification endpoint */
    USBH_OpenPipe  (phost,
 800ad84:	68bb      	ldr	r3, [r7, #8]
 800ad86:	7819      	ldrb	r1, [r3, #0]
 800ad88:	68bb      	ldr	r3, [r7, #8]
 800ad8a:	7858      	ldrb	r0, [r3, #1]
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800ad98:	68ba      	ldr	r2, [r7, #8]
 800ad9a:	8952      	ldrh	r2, [r2, #10]
 800ad9c:	9202      	str	r2, [sp, #8]
 800ad9e:	2203      	movs	r2, #3
 800ada0:	9201      	str	r2, [sp, #4]
 800ada2:	9300      	str	r3, [sp, #0]
 800ada4:	4623      	mov	r3, r4
 800ada6:	4602      	mov	r2, r0
 800ada8:	6878      	ldr	r0, [r7, #4]
 800adaa:	f000 ff57 	bl	800bc5c <USBH_OpenPipe>
                    phost->device.address,
                    phost->device.speed,
                    USB_EP_TYPE_INTR,
                    CDC_Handle->CommItf.NotifEpSize);

    USBH_LL_SetToggle (phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800adae:	68bb      	ldr	r3, [r7, #8]
 800adb0:	781b      	ldrb	r3, [r3, #0]
 800adb2:	2200      	movs	r2, #0
 800adb4:	4619      	mov	r1, r3
 800adb6:	6878      	ldr	r0, [r7, #4]
 800adb8:	f001 fa18 	bl	800c1ec <USBH_LL_SetToggle>

    interface = USBH_FindInterface(phost,
 800adbc:	2300      	movs	r3, #0
 800adbe:	2200      	movs	r2, #0
 800adc0:	210a      	movs	r1, #10
 800adc2:	6878      	ldr	r0, [r7, #4]
 800adc4:	f000 fbd4 	bl	800b570 <USBH_FindInterface>
 800adc8:	4603      	mov	r3, r0
 800adca:	73bb      	strb	r3, [r7, #14]
                                   DATA_INTERFACE_CLASS_CODE,
                                   RESERVED,
                                   NO_CLASS_SPECIFIC_PROTOCOL_CODE);

    if(interface == 0xFFU) /* No Valid Interface */
 800adcc:	7bbb      	ldrb	r3, [r7, #14]
 800adce:	2bff      	cmp	r3, #255	; 0xff
 800add0:	f000 80c4 	beq.w	800af5c <USBH_CDC_InterfaceInit+0x278>
      USBH_DbgLog ("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    }
    else
    {
      /*Collect the class specific endpoint address and length*/
      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800add4:	7bbb      	ldrb	r3, [r7, #14]
 800add6:	687a      	ldr	r2, [r7, #4]
 800add8:	211a      	movs	r1, #26
 800adda:	fb01 f303 	mul.w	r3, r1, r3
 800adde:	4413      	add	r3, r2
 800ade0:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800ade4:	781b      	ldrb	r3, [r3, #0]
 800ade6:	b25b      	sxtb	r3, r3
 800ade8:	2b00      	cmp	r3, #0
 800adea:	da16      	bge.n	800ae1a <USBH_CDC_InterfaceInit+0x136>
      {
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800adec:	7bbb      	ldrb	r3, [r7, #14]
 800adee:	687a      	ldr	r2, [r7, #4]
 800adf0:	211a      	movs	r1, #26
 800adf2:	fb01 f303 	mul.w	r3, r1, r3
 800adf6:	4413      	add	r3, r2
 800adf8:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800adfc:	781a      	ldrb	r2, [r3, #0]
 800adfe:	68bb      	ldr	r3, [r7, #8]
 800ae00:	73da      	strb	r2, [r3, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800ae02:	7bbb      	ldrb	r3, [r7, #14]
 800ae04:	687a      	ldr	r2, [r7, #4]
 800ae06:	211a      	movs	r1, #26
 800ae08:	fb01 f303 	mul.w	r3, r1, r3
 800ae0c:	4413      	add	r3, r2
 800ae0e:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 800ae12:	881a      	ldrh	r2, [r3, #0]
 800ae14:	68bb      	ldr	r3, [r7, #8]
 800ae16:	835a      	strh	r2, [r3, #26]
 800ae18:	e015      	b.n	800ae46 <USBH_CDC_InterfaceInit+0x162>
      }
      else
      {
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800ae1a:	7bbb      	ldrb	r3, [r7, #14]
 800ae1c:	687a      	ldr	r2, [r7, #4]
 800ae1e:	211a      	movs	r1, #26
 800ae20:	fb01 f303 	mul.w	r3, r1, r3
 800ae24:	4413      	add	r3, r2
 800ae26:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800ae2a:	781a      	ldrb	r2, [r3, #0]
 800ae2c:	68bb      	ldr	r3, [r7, #8]
 800ae2e:	739a      	strb	r2, [r3, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800ae30:	7bbb      	ldrb	r3, [r7, #14]
 800ae32:	687a      	ldr	r2, [r7, #4]
 800ae34:	211a      	movs	r1, #26
 800ae36:	fb01 f303 	mul.w	r3, r1, r3
 800ae3a:	4413      	add	r3, r2
 800ae3c:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 800ae40:	881a      	ldrh	r2, [r3, #0]
 800ae42:	68bb      	ldr	r3, [r7, #8]
 800ae44:	831a      	strh	r2, [r3, #24]
      }

      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 800ae46:	7bbb      	ldrb	r3, [r7, #14]
 800ae48:	687a      	ldr	r2, [r7, #4]
 800ae4a:	211a      	movs	r1, #26
 800ae4c:	fb01 f303 	mul.w	r3, r1, r3
 800ae50:	4413      	add	r3, r2
 800ae52:	f203 3352 	addw	r3, r3, #850	; 0x352
 800ae56:	781b      	ldrb	r3, [r3, #0]
 800ae58:	b25b      	sxtb	r3, r3
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	da16      	bge.n	800ae8c <USBH_CDC_InterfaceInit+0x1a8>
      {
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800ae5e:	7bbb      	ldrb	r3, [r7, #14]
 800ae60:	687a      	ldr	r2, [r7, #4]
 800ae62:	211a      	movs	r1, #26
 800ae64:	fb01 f303 	mul.w	r3, r1, r3
 800ae68:	4413      	add	r3, r2
 800ae6a:	f203 3352 	addw	r3, r3, #850	; 0x352
 800ae6e:	781a      	ldrb	r2, [r3, #0]
 800ae70:	68bb      	ldr	r3, [r7, #8]
 800ae72:	73da      	strb	r2, [r3, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800ae74:	7bbb      	ldrb	r3, [r7, #14]
 800ae76:	687a      	ldr	r2, [r7, #4]
 800ae78:	211a      	movs	r1, #26
 800ae7a:	fb01 f303 	mul.w	r3, r1, r3
 800ae7e:	4413      	add	r3, r2
 800ae80:	f503 7355 	add.w	r3, r3, #852	; 0x354
 800ae84:	881a      	ldrh	r2, [r3, #0]
 800ae86:	68bb      	ldr	r3, [r7, #8]
 800ae88:	835a      	strh	r2, [r3, #26]
 800ae8a:	e015      	b.n	800aeb8 <USBH_CDC_InterfaceInit+0x1d4>
      }
      else
      {
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800ae8c:	7bbb      	ldrb	r3, [r7, #14]
 800ae8e:	687a      	ldr	r2, [r7, #4]
 800ae90:	211a      	movs	r1, #26
 800ae92:	fb01 f303 	mul.w	r3, r1, r3
 800ae96:	4413      	add	r3, r2
 800ae98:	f203 3352 	addw	r3, r3, #850	; 0x352
 800ae9c:	781a      	ldrb	r2, [r3, #0]
 800ae9e:	68bb      	ldr	r3, [r7, #8]
 800aea0:	739a      	strb	r2, [r3, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800aea2:	7bbb      	ldrb	r3, [r7, #14]
 800aea4:	687a      	ldr	r2, [r7, #4]
 800aea6:	211a      	movs	r1, #26
 800aea8:	fb01 f303 	mul.w	r3, r1, r3
 800aeac:	4413      	add	r3, r2
 800aeae:	f503 7355 	add.w	r3, r3, #852	; 0x354
 800aeb2:	881a      	ldrh	r2, [r3, #0]
 800aeb4:	68bb      	ldr	r3, [r7, #8]
 800aeb6:	831a      	strh	r2, [r3, #24]
      }

      /*Allocate the length for host channel number out*/
      CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800aeb8:	68bb      	ldr	r3, [r7, #8]
 800aeba:	7b9b      	ldrb	r3, [r3, #14]
 800aebc:	4619      	mov	r1, r3
 800aebe:	6878      	ldr	r0, [r7, #4]
 800aec0:	f000 fefb 	bl	800bcba <USBH_AllocPipe>
 800aec4:	4603      	mov	r3, r0
 800aec6:	461a      	mov	r2, r3
 800aec8:	68bb      	ldr	r3, [r7, #8]
 800aeca:	735a      	strb	r2, [r3, #13]

      /*Allocate the length for host channel number in*/
      CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800aecc:	68bb      	ldr	r3, [r7, #8]
 800aece:	7bdb      	ldrb	r3, [r3, #15]
 800aed0:	4619      	mov	r1, r3
 800aed2:	6878      	ldr	r0, [r7, #4]
 800aed4:	f000 fef1 	bl	800bcba <USBH_AllocPipe>
 800aed8:	4603      	mov	r3, r0
 800aeda:	461a      	mov	r2, r3
 800aedc:	68bb      	ldr	r3, [r7, #8]
 800aede:	731a      	strb	r2, [r3, #12]

      /* Open channel for OUT endpoint */
      USBH_OpenPipe  (phost,
 800aee0:	68bb      	ldr	r3, [r7, #8]
 800aee2:	7b59      	ldrb	r1, [r3, #13]
 800aee4:	68bb      	ldr	r3, [r7, #8]
 800aee6:	7b98      	ldrb	r0, [r3, #14]
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800aef4:	68ba      	ldr	r2, [r7, #8]
 800aef6:	8b12      	ldrh	r2, [r2, #24]
 800aef8:	9202      	str	r2, [sp, #8]
 800aefa:	2202      	movs	r2, #2
 800aefc:	9201      	str	r2, [sp, #4]
 800aefe:	9300      	str	r3, [sp, #0]
 800af00:	4623      	mov	r3, r4
 800af02:	4602      	mov	r2, r0
 800af04:	6878      	ldr	r0, [r7, #4]
 800af06:	f000 fea9 	bl	800bc5c <USBH_OpenPipe>
                      phost->device.address,
                      phost->device.speed,
                      USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);
      /* Open channel for IN endpoint */
      USBH_OpenPipe  (phost,
 800af0a:	68bb      	ldr	r3, [r7, #8]
 800af0c:	7b19      	ldrb	r1, [r3, #12]
 800af0e:	68bb      	ldr	r3, [r7, #8]
 800af10:	7bd8      	ldrb	r0, [r3, #15]
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800af1e:	68ba      	ldr	r2, [r7, #8]
 800af20:	8b52      	ldrh	r2, [r2, #26]
 800af22:	9202      	str	r2, [sp, #8]
 800af24:	2202      	movs	r2, #2
 800af26:	9201      	str	r2, [sp, #4]
 800af28:	9300      	str	r3, [sp, #0]
 800af2a:	4623      	mov	r3, r4
 800af2c:	4602      	mov	r2, r0
 800af2e:	6878      	ldr	r0, [r7, #4]
 800af30:	f000 fe94 	bl	800bc5c <USBH_OpenPipe>
                      phost->device.address,
                      phost->device.speed,
                      USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

      CDC_Handle->state = CDC_IDLE_STATE;
 800af34:	68bb      	ldr	r3, [r7, #8]
 800af36:	2200      	movs	r2, #0
 800af38:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.OutPipe, 0U);
 800af3c:	68bb      	ldr	r3, [r7, #8]
 800af3e:	7b5b      	ldrb	r3, [r3, #13]
 800af40:	2200      	movs	r2, #0
 800af42:	4619      	mov	r1, r3
 800af44:	6878      	ldr	r0, [r7, #4]
 800af46:	f001 f951 	bl	800c1ec <USBH_LL_SetToggle>
      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.InPipe, 0U);
 800af4a:	68bb      	ldr	r3, [r7, #8]
 800af4c:	7b1b      	ldrb	r3, [r3, #12]
 800af4e:	2200      	movs	r2, #0
 800af50:	4619      	mov	r1, r3
 800af52:	6878      	ldr	r0, [r7, #4]
 800af54:	f001 f94a 	bl	800c1ec <USBH_LL_SetToggle>
      status = USBH_OK;
 800af58:	2300      	movs	r3, #0
 800af5a:	73fb      	strb	r3, [r7, #15]
    }
  }
  return status;
 800af5c:	7bfb      	ldrb	r3, [r7, #15]
}
 800af5e:	4618      	mov	r0, r3
 800af60:	3714      	adds	r7, #20
 800af62:	46bd      	mov	sp, r7
 800af64:	bd90      	pop	{r4, r7, pc}

0800af66 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit (USBH_HandleTypeDef *phost)
{
 800af66:	b580      	push	{r7, lr}
 800af68:	b084      	sub	sp, #16
 800af6a:	af00      	add	r7, sp, #0
 800af6c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800af74:	69db      	ldr	r3, [r3, #28]
 800af76:	60fb      	str	r3, [r7, #12]

  if ( CDC_Handle->CommItf.NotifPipe)
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	781b      	ldrb	r3, [r3, #0]
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d00e      	beq.n	800af9e <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800af80:	68fb      	ldr	r3, [r7, #12]
 800af82:	781b      	ldrb	r3, [r3, #0]
 800af84:	4619      	mov	r1, r3
 800af86:	6878      	ldr	r0, [r7, #4]
 800af88:	f000 fe87 	bl	800bc9a <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->CommItf.NotifPipe);
 800af8c:	68fb      	ldr	r3, [r7, #12]
 800af8e:	781b      	ldrb	r3, [r3, #0]
 800af90:	4619      	mov	r1, r3
 800af92:	6878      	ldr	r0, [r7, #4]
 800af94:	f000 feaf 	bl	800bcf6 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800af98:	68fb      	ldr	r3, [r7, #12]
 800af9a:	2200      	movs	r2, #0
 800af9c:	701a      	strb	r2, [r3, #0]
  }

  if ( CDC_Handle->DataItf.InPipe)
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	7b1b      	ldrb	r3, [r3, #12]
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d00e      	beq.n	800afc4 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800afa6:	68fb      	ldr	r3, [r7, #12]
 800afa8:	7b1b      	ldrb	r3, [r3, #12]
 800afaa:	4619      	mov	r1, r3
 800afac:	6878      	ldr	r0, [r7, #4]
 800afae:	f000 fe74 	bl	800bc9a <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.InPipe);
 800afb2:	68fb      	ldr	r3, [r7, #12]
 800afb4:	7b1b      	ldrb	r3, [r3, #12]
 800afb6:	4619      	mov	r1, r3
 800afb8:	6878      	ldr	r0, [r7, #4]
 800afba:	f000 fe9c 	bl	800bcf6 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800afbe:	68fb      	ldr	r3, [r7, #12]
 800afc0:	2200      	movs	r2, #0
 800afc2:	731a      	strb	r2, [r3, #12]
  }

  if ( CDC_Handle->DataItf.OutPipe)
 800afc4:	68fb      	ldr	r3, [r7, #12]
 800afc6:	7b5b      	ldrb	r3, [r3, #13]
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d00e      	beq.n	800afea <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	7b5b      	ldrb	r3, [r3, #13]
 800afd0:	4619      	mov	r1, r3
 800afd2:	6878      	ldr	r0, [r7, #4]
 800afd4:	f000 fe61 	bl	800bc9a <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.OutPipe);
 800afd8:	68fb      	ldr	r3, [r7, #12]
 800afda:	7b5b      	ldrb	r3, [r3, #13]
 800afdc:	4619      	mov	r1, r3
 800afde:	6878      	ldr	r0, [r7, #4]
 800afe0:	f000 fe89 	bl	800bcf6 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	2200      	movs	r2, #0
 800afe8:	735a      	strb	r2, [r3, #13]
  }

  if(phost->pActiveClass->pData)
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800aff0:	69db      	ldr	r3, [r3, #28]
 800aff2:	2b00      	cmp	r3, #0
 800aff4:	d00b      	beq.n	800b00e <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free (phost->pActiveClass->pData);
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800affc:	69db      	ldr	r3, [r3, #28]
 800affe:	4618      	mov	r0, r3
 800b000:	f001 ff8a 	bl	800cf18 <free>
    phost->pActiveClass->pData = 0U;
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b00a:	2200      	movs	r2, #0
 800b00c:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800b00e:	2300      	movs	r3, #0
}
 800b010:	4618      	mov	r0, r3
 800b012:	3710      	adds	r7, #16
 800b014:	46bd      	mov	sp, r7
 800b016:	bd80      	pop	{r7, pc}

0800b018 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest (USBH_HandleTypeDef *phost)
{
 800b018:	b580      	push	{r7, lr}
 800b01a:	b084      	sub	sp, #16
 800b01c:	af00      	add	r7, sp, #0
 800b01e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_FAIL ;
 800b020:	2302      	movs	r3, #2
 800b022:	73fb      	strb	r3, [r7, #15]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b02a:	69db      	ldr	r3, [r3, #28]
 800b02c:	60bb      	str	r3, [r7, #8]

  /*Issue the get line coding request*/
  status =   GetLineCoding(phost, &CDC_Handle->LineCoding);
 800b02e:	68bb      	ldr	r3, [r7, #8]
 800b030:	3340      	adds	r3, #64	; 0x40
 800b032:	4619      	mov	r1, r3
 800b034:	6878      	ldr	r0, [r7, #4]
 800b036:	f000 f8b2 	bl	800b19e <GetLineCoding>
 800b03a:	4603      	mov	r3, r0
 800b03c:	73fb      	strb	r3, [r7, #15]
  if(status == USBH_OK)
 800b03e:	7bfb      	ldrb	r3, [r7, #15]
 800b040:	2b00      	cmp	r3, #0
 800b042:	d105      	bne.n	800b050 <USBH_CDC_ClassRequest+0x38>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b04a:	2102      	movs	r1, #2
 800b04c:	6878      	ldr	r0, [r7, #4]
 800b04e:	4798      	blx	r3
  }
  return status;
 800b050:	7bfb      	ldrb	r3, [r7, #15]
}
 800b052:	4618      	mov	r0, r3
 800b054:	3710      	adds	r7, #16
 800b056:	46bd      	mov	sp, r7
 800b058:	bd80      	pop	{r7, pc}
	...

0800b05c <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process (USBH_HandleTypeDef *phost)
{
 800b05c:	b580      	push	{r7, lr}
 800b05e:	b084      	sub	sp, #16
 800b060:	af00      	add	r7, sp, #0
 800b062:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800b064:	2301      	movs	r3, #1
 800b066:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800b068:	2300      	movs	r3, #0
 800b06a:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b072:	69db      	ldr	r3, [r3, #28]
 800b074:	60bb      	str	r3, [r7, #8]

  switch(CDC_Handle->state)
 800b076:	68bb      	ldr	r3, [r7, #8]
 800b078:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800b07c:	2b04      	cmp	r3, #4
 800b07e:	d877      	bhi.n	800b170 <USBH_CDC_Process+0x114>
 800b080:	a201      	add	r2, pc, #4	; (adr r2, 800b088 <USBH_CDC_Process+0x2c>)
 800b082:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b086:	bf00      	nop
 800b088:	0800b09d 	.word	0x0800b09d
 800b08c:	0800b0a3 	.word	0x0800b0a3
 800b090:	0800b0d3 	.word	0x0800b0d3
 800b094:	0800b147 	.word	0x0800b147
 800b098:	0800b155 	.word	0x0800b155
  {

  case CDC_IDLE_STATE:
    status = USBH_OK;
 800b09c:	2300      	movs	r3, #0
 800b09e:	73fb      	strb	r3, [r7, #15]
    break;
 800b0a0:	e06d      	b.n	800b17e <USBH_CDC_Process+0x122>

  case CDC_SET_LINE_CODING_STATE:
    req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800b0a2:	68bb      	ldr	r3, [r7, #8]
 800b0a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b0a6:	4619      	mov	r1, r3
 800b0a8:	6878      	ldr	r0, [r7, #4]
 800b0aa:	f000 f897 	bl	800b1dc <SetLineCoding>
 800b0ae:	4603      	mov	r3, r0
 800b0b0:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK)
 800b0b2:	7bbb      	ldrb	r3, [r7, #14]
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	d104      	bne.n	800b0c2 <USBH_CDC_Process+0x66>
    {
      CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800b0b8:	68bb      	ldr	r3, [r7, #8]
 800b0ba:	2202      	movs	r2, #2
 800b0bc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      if(req_status != USBH_BUSY)
      {
        CDC_Handle->state = CDC_ERROR_STATE;
      }
    }
    break;
 800b0c0:	e058      	b.n	800b174 <USBH_CDC_Process+0x118>
      if(req_status != USBH_BUSY)
 800b0c2:	7bbb      	ldrb	r3, [r7, #14]
 800b0c4:	2b01      	cmp	r3, #1
 800b0c6:	d055      	beq.n	800b174 <USBH_CDC_Process+0x118>
        CDC_Handle->state = CDC_ERROR_STATE;
 800b0c8:	68bb      	ldr	r3, [r7, #8]
 800b0ca:	2204      	movs	r2, #4
 800b0cc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    break;
 800b0d0:	e050      	b.n	800b174 <USBH_CDC_Process+0x118>


  case CDC_GET_LAST_LINE_CODING_STATE:
    req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800b0d2:	68bb      	ldr	r3, [r7, #8]
 800b0d4:	3340      	adds	r3, #64	; 0x40
 800b0d6:	4619      	mov	r1, r3
 800b0d8:	6878      	ldr	r0, [r7, #4]
 800b0da:	f000 f860 	bl	800b19e <GetLineCoding>
 800b0de:	4603      	mov	r3, r0
 800b0e0:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK)
 800b0e2:	7bbb      	ldrb	r3, [r7, #14]
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	d126      	bne.n	800b136 <USBH_CDC_Process+0xda>
    {
      CDC_Handle->state = CDC_IDLE_STATE;
 800b0e8:	68bb      	ldr	r3, [r7, #8]
 800b0ea:	2200      	movs	r2, #0
 800b0ec:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

      if((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800b0f0:	68bb      	ldr	r3, [r7, #8]
 800b0f2:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800b0f6:	68bb      	ldr	r3, [r7, #8]
 800b0f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b0fa:	791b      	ldrb	r3, [r3, #4]
 800b0fc:	429a      	cmp	r2, r3
 800b0fe:	d13b      	bne.n	800b178 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800b100:	68bb      	ldr	r3, [r7, #8]
 800b102:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 800b106:	68bb      	ldr	r3, [r7, #8]
 800b108:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b10a:	799b      	ldrb	r3, [r3, #6]
      if((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800b10c:	429a      	cmp	r2, r3
 800b10e:	d133      	bne.n	800b178 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800b110:	68bb      	ldr	r3, [r7, #8]
 800b112:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 800b116:	68bb      	ldr	r3, [r7, #8]
 800b118:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b11a:	795b      	ldrb	r3, [r3, #5]
         (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800b11c:	429a      	cmp	r2, r3
 800b11e:	d12b      	bne.n	800b178 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800b120:	68bb      	ldr	r3, [r7, #8]
 800b122:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800b124:	68bb      	ldr	r3, [r7, #8]
 800b126:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b128:	681b      	ldr	r3, [r3, #0]
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800b12a:	429a      	cmp	r2, r3
 800b12c:	d124      	bne.n	800b178 <USBH_CDC_Process+0x11c>
      {
        USBH_CDC_LineCodingChanged(phost);
 800b12e:	6878      	ldr	r0, [r7, #4]
 800b130:	f000 f95a 	bl	800b3e8 <USBH_CDC_LineCodingChanged>
      if(req_status != USBH_BUSY)
      {
        CDC_Handle->state = CDC_ERROR_STATE;
      }
    }
    break;
 800b134:	e020      	b.n	800b178 <USBH_CDC_Process+0x11c>
      if(req_status != USBH_BUSY)
 800b136:	7bbb      	ldrb	r3, [r7, #14]
 800b138:	2b01      	cmp	r3, #1
 800b13a:	d01d      	beq.n	800b178 <USBH_CDC_Process+0x11c>
        CDC_Handle->state = CDC_ERROR_STATE;
 800b13c:	68bb      	ldr	r3, [r7, #8]
 800b13e:	2204      	movs	r2, #4
 800b140:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    break;
 800b144:	e018      	b.n	800b178 <USBH_CDC_Process+0x11c>

  case CDC_TRANSFER_DATA:
    CDC_ProcessTransmission(phost);
 800b146:	6878      	ldr	r0, [r7, #4]
 800b148:	f000 f867 	bl	800b21a <CDC_ProcessTransmission>
    CDC_ProcessReception(phost);
 800b14c:	6878      	ldr	r0, [r7, #4]
 800b14e:	f000 f8dc 	bl	800b30a <CDC_ProcessReception>
    break;
 800b152:	e014      	b.n	800b17e <USBH_CDC_Process+0x122>

  case CDC_ERROR_STATE:
    req_status = USBH_ClrFeature(phost, 0x00U);
 800b154:	2100      	movs	r1, #0
 800b156:	6878      	ldr	r0, [r7, #4]
 800b158:	f000 fb08 	bl	800b76c <USBH_ClrFeature>
 800b15c:	4603      	mov	r3, r0
 800b15e:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK )
 800b160:	7bbb      	ldrb	r3, [r7, #14]
 800b162:	2b00      	cmp	r3, #0
 800b164:	d10a      	bne.n	800b17c <USBH_CDC_Process+0x120>
    {
      /*Change the state to waiting*/
      CDC_Handle->state = CDC_IDLE_STATE ;
 800b166:	68bb      	ldr	r3, [r7, #8]
 800b168:	2200      	movs	r2, #0
 800b16a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    }
    break;
 800b16e:	e005      	b.n	800b17c <USBH_CDC_Process+0x120>

  default:
    break;
 800b170:	bf00      	nop
 800b172:	e004      	b.n	800b17e <USBH_CDC_Process+0x122>
    break;
 800b174:	bf00      	nop
 800b176:	e002      	b.n	800b17e <USBH_CDC_Process+0x122>
    break;
 800b178:	bf00      	nop
 800b17a:	e000      	b.n	800b17e <USBH_CDC_Process+0x122>
    break;
 800b17c:	bf00      	nop

  }

  return status;
 800b17e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b180:	4618      	mov	r0, r3
 800b182:	3710      	adds	r7, #16
 800b184:	46bd      	mov	sp, r7
 800b186:	bd80      	pop	{r7, pc}

0800b188 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess (USBH_HandleTypeDef *phost)
{
 800b188:	b480      	push	{r7}
 800b18a:	b083      	sub	sp, #12
 800b18c:	af00      	add	r7, sp, #0
 800b18e:	6078      	str	r0, [r7, #4]
  return USBH_OK;
 800b190:	2300      	movs	r3, #0
}
 800b192:	4618      	mov	r0, r3
 800b194:	370c      	adds	r7, #12
 800b196:	46bd      	mov	sp, r7
 800b198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b19c:	4770      	bx	lr

0800b19e <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800b19e:	b580      	push	{r7, lr}
 800b1a0:	b082      	sub	sp, #8
 800b1a2:	af00      	add	r7, sp, #0
 800b1a4:	6078      	str	r0, [r7, #4]
 800b1a6:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	22a1      	movs	r2, #161	; 0xa1
 800b1ac:	741a      	strb	r2, [r3, #16]
                              USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	2221      	movs	r2, #33	; 0x21
 800b1b2:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	2200      	movs	r2, #0
 800b1b8:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	2200      	movs	r2, #0
 800b1be:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	2207      	movs	r2, #7
 800b1c4:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800b1c6:	683b      	ldr	r3, [r7, #0]
 800b1c8:	2207      	movs	r2, #7
 800b1ca:	4619      	mov	r1, r3
 800b1cc:	6878      	ldr	r0, [r7, #4]
 800b1ce:	f000 faf1 	bl	800b7b4 <USBH_CtlReq>
 800b1d2:	4603      	mov	r3, r0
}
 800b1d4:	4618      	mov	r0, r3
 800b1d6:	3708      	adds	r7, #8
 800b1d8:	46bd      	mov	sp, r7
 800b1da:	bd80      	pop	{r7, pc}

0800b1dc <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800b1dc:	b580      	push	{r7, lr}
 800b1de:	b082      	sub	sp, #8
 800b1e0:	af00      	add	r7, sp, #0
 800b1e2:	6078      	str	r0, [r7, #4]
 800b1e4:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	2221      	movs	r2, #33	; 0x21
 800b1ea:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	2220      	movs	r2, #32
 800b1f0:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	2200      	movs	r2, #0
 800b1f6:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	2200      	movs	r2, #0
 800b1fc:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	2207      	movs	r2, #7
 800b202:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800b204:	683b      	ldr	r3, [r7, #0]
 800b206:	2207      	movs	r2, #7
 800b208:	4619      	mov	r1, r3
 800b20a:	6878      	ldr	r0, [r7, #4]
 800b20c:	f000 fad2 	bl	800b7b4 <USBH_CtlReq>
 800b210:	4603      	mov	r3, r0
}
 800b212:	4618      	mov	r0, r3
 800b214:	3708      	adds	r7, #8
 800b216:	46bd      	mov	sp, r7
 800b218:	bd80      	pop	{r7, pc}

0800b21a <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800b21a:	b580      	push	{r7, lr}
 800b21c:	b086      	sub	sp, #24
 800b21e:	af02      	add	r7, sp, #8
 800b220:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b228:	69db      	ldr	r3, [r3, #28]
 800b22a:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800b22c:	2300      	movs	r3, #0
 800b22e:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800b236:	2b01      	cmp	r3, #1
 800b238:	d002      	beq.n	800b240 <CDC_ProcessTransmission+0x26>
 800b23a:	2b02      	cmp	r3, #2
 800b23c:	d025      	beq.n	800b28a <CDC_ProcessTransmission+0x70>
      }
    }
    break;

  default:
    break;
 800b23e:	e060      	b.n	800b302 <CDC_ProcessTransmission+0xe8>
    if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800b240:	68fb      	ldr	r3, [r7, #12]
 800b242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b244:	68fa      	ldr	r2, [r7, #12]
 800b246:	8b12      	ldrh	r2, [r2, #24]
 800b248:	4293      	cmp	r3, r2
 800b24a:	d90c      	bls.n	800b266 <CDC_ProcessTransmission+0x4c>
      USBH_BulkSendData (phost,
 800b24c:	68fb      	ldr	r3, [r7, #12]
 800b24e:	69d9      	ldr	r1, [r3, #28]
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	8b1a      	ldrh	r2, [r3, #24]
 800b254:	68fb      	ldr	r3, [r7, #12]
 800b256:	7b58      	ldrb	r0, [r3, #13]
 800b258:	2301      	movs	r3, #1
 800b25a:	9300      	str	r3, [sp, #0]
 800b25c:	4603      	mov	r3, r0
 800b25e:	6878      	ldr	r0, [r7, #4]
 800b260:	f000 fcb9 	bl	800bbd6 <USBH_BulkSendData>
 800b264:	e00c      	b.n	800b280 <CDC_ProcessTransmission+0x66>
      USBH_BulkSendData (phost,
 800b266:	68fb      	ldr	r3, [r7, #12]
 800b268:	69d9      	ldr	r1, [r3, #28]
                         (uint16_t)CDC_Handle->TxDataLength,
 800b26a:	68fb      	ldr	r3, [r7, #12]
 800b26c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
      USBH_BulkSendData (phost,
 800b26e:	b29a      	uxth	r2, r3
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	7b58      	ldrb	r0, [r3, #13]
 800b274:	2301      	movs	r3, #1
 800b276:	9300      	str	r3, [sp, #0]
 800b278:	4603      	mov	r3, r0
 800b27a:	6878      	ldr	r0, [r7, #4]
 800b27c:	f000 fcab 	bl	800bbd6 <USBH_BulkSendData>
    CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	2202      	movs	r2, #2
 800b284:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 800b288:	e03b      	b.n	800b302 <CDC_ProcessTransmission+0xe8>
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800b28a:	68fb      	ldr	r3, [r7, #12]
 800b28c:	7b5b      	ldrb	r3, [r3, #13]
 800b28e:	4619      	mov	r1, r3
 800b290:	6878      	ldr	r0, [r7, #4]
 800b292:	f000 ff81 	bl	800c198 <USBH_LL_GetURBState>
 800b296:	4603      	mov	r3, r0
 800b298:	72fb      	strb	r3, [r7, #11]
    if (URB_Status == USBH_URB_DONE)
 800b29a:	7afb      	ldrb	r3, [r7, #11]
 800b29c:	2b01      	cmp	r3, #1
 800b29e:	d128      	bne.n	800b2f2 <CDC_ProcessTransmission+0xd8>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b2a4:	68fa      	ldr	r2, [r7, #12]
 800b2a6:	8b12      	ldrh	r2, [r2, #24]
 800b2a8:	4293      	cmp	r3, r2
 800b2aa:	d90e      	bls.n	800b2ca <CDC_ProcessTransmission+0xb0>
        CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b2b0:	68fa      	ldr	r2, [r7, #12]
 800b2b2:	8b12      	ldrh	r2, [r2, #24]
 800b2b4:	1a9a      	subs	r2, r3, r2
 800b2b6:	68fb      	ldr	r3, [r7, #12]
 800b2b8:	625a      	str	r2, [r3, #36]	; 0x24
        CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800b2ba:	68fb      	ldr	r3, [r7, #12]
 800b2bc:	69db      	ldr	r3, [r3, #28]
 800b2be:	68fa      	ldr	r2, [r7, #12]
 800b2c0:	8b12      	ldrh	r2, [r2, #24]
 800b2c2:	441a      	add	r2, r3
 800b2c4:	68fb      	ldr	r3, [r7, #12]
 800b2c6:	61da      	str	r2, [r3, #28]
 800b2c8:	e002      	b.n	800b2d0 <CDC_ProcessTransmission+0xb6>
        CDC_Handle->TxDataLength = 0U;
 800b2ca:	68fb      	ldr	r3, [r7, #12]
 800b2cc:	2200      	movs	r2, #0
 800b2ce:	625a      	str	r2, [r3, #36]	; 0x24
      if (CDC_Handle->TxDataLength > 0U)
 800b2d0:	68fb      	ldr	r3, [r7, #12]
 800b2d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d004      	beq.n	800b2e2 <CDC_ProcessTransmission+0xc8>
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800b2d8:	68fb      	ldr	r3, [r7, #12]
 800b2da:	2201      	movs	r2, #1
 800b2dc:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 800b2e0:	e00e      	b.n	800b300 <CDC_ProcessTransmission+0xe6>
        CDC_Handle->data_tx_state = CDC_IDLE;
 800b2e2:	68fb      	ldr	r3, [r7, #12]
 800b2e4:	2200      	movs	r2, #0
 800b2e6:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        USBH_CDC_TransmitCallback(phost);
 800b2ea:	6878      	ldr	r0, [r7, #4]
 800b2ec:	f000 f868 	bl	800b3c0 <USBH_CDC_TransmitCallback>
    break;
 800b2f0:	e006      	b.n	800b300 <CDC_ProcessTransmission+0xe6>
      if (URB_Status == USBH_URB_NOTREADY)
 800b2f2:	7afb      	ldrb	r3, [r7, #11]
 800b2f4:	2b02      	cmp	r3, #2
 800b2f6:	d103      	bne.n	800b300 <CDC_ProcessTransmission+0xe6>
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	2201      	movs	r2, #1
 800b2fc:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 800b300:	bf00      	nop
  }
}
 800b302:	bf00      	nop
 800b304:	3710      	adds	r7, #16
 800b306:	46bd      	mov	sp, r7
 800b308:	bd80      	pop	{r7, pc}

0800b30a <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800b30a:	b580      	push	{r7, lr}
 800b30c:	b086      	sub	sp, #24
 800b30e:	af00      	add	r7, sp, #0
 800b310:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b318:	69db      	ldr	r3, [r3, #28]
 800b31a:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800b31c:	2300      	movs	r3, #0
 800b31e:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch(CDC_Handle->data_rx_state)
 800b320:	697b      	ldr	r3, [r7, #20]
 800b322:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 800b326:	2b03      	cmp	r3, #3
 800b328:	d002      	beq.n	800b330 <CDC_ProcessReception+0x26>
 800b32a:	2b04      	cmp	r3, #4
 800b32c:	d00e      	beq.n	800b34c <CDC_ProcessReception+0x42>
#endif
    }
    break;

  default:
    break;
 800b32e:	e043      	b.n	800b3b8 <CDC_ProcessReception+0xae>
    USBH_BulkReceiveData (phost,
 800b330:	697b      	ldr	r3, [r7, #20]
 800b332:	6a19      	ldr	r1, [r3, #32]
 800b334:	697b      	ldr	r3, [r7, #20]
 800b336:	8b5a      	ldrh	r2, [r3, #26]
 800b338:	697b      	ldr	r3, [r7, #20]
 800b33a:	7b1b      	ldrb	r3, [r3, #12]
 800b33c:	6878      	ldr	r0, [r7, #4]
 800b33e:	f000 fc6f 	bl	800bc20 <USBH_BulkReceiveData>
    CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800b342:	697b      	ldr	r3, [r7, #20]
 800b344:	2204      	movs	r2, #4
 800b346:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
    break;
 800b34a:	e035      	b.n	800b3b8 <CDC_ProcessReception+0xae>
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800b34c:	697b      	ldr	r3, [r7, #20]
 800b34e:	7b1b      	ldrb	r3, [r3, #12]
 800b350:	4619      	mov	r1, r3
 800b352:	6878      	ldr	r0, [r7, #4]
 800b354:	f000 ff20 	bl	800c198 <USBH_LL_GetURBState>
 800b358:	4603      	mov	r3, r0
 800b35a:	74fb      	strb	r3, [r7, #19]
    if(URB_Status == USBH_URB_DONE)
 800b35c:	7cfb      	ldrb	r3, [r7, #19]
 800b35e:	2b01      	cmp	r3, #1
 800b360:	d129      	bne.n	800b3b6 <CDC_ProcessReception+0xac>
      length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800b362:	697b      	ldr	r3, [r7, #20]
 800b364:	7b1b      	ldrb	r3, [r3, #12]
 800b366:	4619      	mov	r1, r3
 800b368:	6878      	ldr	r0, [r7, #4]
 800b36a:	f000 fe83 	bl	800c074 <USBH_LL_GetLastXferSize>
 800b36e:	60f8      	str	r0, [r7, #12]
      if(((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 800b370:	697b      	ldr	r3, [r7, #20]
 800b372:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b374:	68fa      	ldr	r2, [r7, #12]
 800b376:	429a      	cmp	r2, r3
 800b378:	d016      	beq.n	800b3a8 <CDC_ProcessReception+0x9e>
 800b37a:	697b      	ldr	r3, [r7, #20]
 800b37c:	8b5b      	ldrh	r3, [r3, #26]
 800b37e:	461a      	mov	r2, r3
 800b380:	68fb      	ldr	r3, [r7, #12]
 800b382:	4293      	cmp	r3, r2
 800b384:	d910      	bls.n	800b3a8 <CDC_ProcessReception+0x9e>
        CDC_Handle->RxDataLength -= length ;
 800b386:	697b      	ldr	r3, [r7, #20]
 800b388:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	1ad2      	subs	r2, r2, r3
 800b38e:	697b      	ldr	r3, [r7, #20]
 800b390:	629a      	str	r2, [r3, #40]	; 0x28
        CDC_Handle->pRxData += length;
 800b392:	697b      	ldr	r3, [r7, #20]
 800b394:	6a1a      	ldr	r2, [r3, #32]
 800b396:	68fb      	ldr	r3, [r7, #12]
 800b398:	441a      	add	r2, r3
 800b39a:	697b      	ldr	r3, [r7, #20]
 800b39c:	621a      	str	r2, [r3, #32]
        CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800b39e:	697b      	ldr	r3, [r7, #20]
 800b3a0:	2203      	movs	r2, #3
 800b3a2:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
    break;
 800b3a6:	e006      	b.n	800b3b6 <CDC_ProcessReception+0xac>
        CDC_Handle->data_rx_state = CDC_IDLE;
 800b3a8:	697b      	ldr	r3, [r7, #20]
 800b3aa:	2200      	movs	r2, #0
 800b3ac:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
        USBH_CDC_ReceiveCallback(phost);
 800b3b0:	6878      	ldr	r0, [r7, #4]
 800b3b2:	f000 f80f 	bl	800b3d4 <USBH_CDC_ReceiveCallback>
    break;
 800b3b6:	bf00      	nop
  }
}
 800b3b8:	bf00      	nop
 800b3ba:	3718      	adds	r7, #24
 800b3bc:	46bd      	mov	sp, r7
 800b3be:	bd80      	pop	{r7, pc}

0800b3c0 <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800b3c0:	b480      	push	{r7}
 800b3c2:	b083      	sub	sp, #12
 800b3c4:	af00      	add	r7, sp, #0
 800b3c6:	6078      	str	r0, [r7, #4]

}
 800b3c8:	bf00      	nop
 800b3ca:	370c      	adds	r7, #12
 800b3cc:	46bd      	mov	sp, r7
 800b3ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3d2:	4770      	bx	lr

0800b3d4 <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800b3d4:	b480      	push	{r7}
 800b3d6:	b083      	sub	sp, #12
 800b3d8:	af00      	add	r7, sp, #0
 800b3da:	6078      	str	r0, [r7, #4]

}
 800b3dc:	bf00      	nop
 800b3de:	370c      	adds	r7, #12
 800b3e0:	46bd      	mov	sp, r7
 800b3e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3e6:	4770      	bx	lr

0800b3e8 <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800b3e8:	b480      	push	{r7}
 800b3ea:	b083      	sub	sp, #12
 800b3ec:	af00      	add	r7, sp, #0
 800b3ee:	6078      	str	r0, [r7, #4]

}
 800b3f0:	bf00      	nop
 800b3f2:	370c      	adds	r7, #12
 800b3f4:	46bd      	mov	sp, r7
 800b3f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3fa:	4770      	bx	lr

0800b3fc <USBH_Init>:
  * @param  phost: Host Handle
  * @param  pUsrFunc: User Callback
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost, void (*pUsrFunc)(USBH_HandleTypeDef *phost, uint8_t id), uint8_t id)
{
 800b3fc:	b580      	push	{r7, lr}
 800b3fe:	b084      	sub	sp, #16
 800b400:	af00      	add	r7, sp, #0
 800b402:	60f8      	str	r0, [r7, #12]
 800b404:	60b9      	str	r1, [r7, #8]
 800b406:	4613      	mov	r3, r2
 800b408:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(phost == NULL)
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d101      	bne.n	800b414 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800b410:	2302      	movs	r3, #2
 800b412:	e019      	b.n	800b448 <USBH_Init+0x4c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800b414:	68fb      	ldr	r3, [r7, #12]
 800b416:	79fa      	ldrb	r2, [r7, #7]
 800b418:	f883 23c0 	strb.w	r2, [r3, #960]	; 0x3c0

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800b41c:	68fb      	ldr	r3, [r7, #12]
 800b41e:	2200      	movs	r2, #0
 800b420:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
  phost->ClassNumber = 0U;
 800b424:	68fb      	ldr	r3, [r7, #12]
 800b426:	2200      	movs	r2, #0
 800b428:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 800b42c:	68f8      	ldr	r0, [r7, #12]
 800b42e:	f000 f80f 	bl	800b450 <DeInitStateMachine>

  /* Assign User process */
  if(pUsrFunc != NULL)
 800b432:	68bb      	ldr	r3, [r7, #8]
 800b434:	2b00      	cmp	r3, #0
 800b436:	d003      	beq.n	800b440 <USBH_Init+0x44>
  {
    phost->pUser = pUsrFunc;
 800b438:	68fb      	ldr	r3, [r7, #12]
 800b43a:	68ba      	ldr	r2, [r7, #8]
 800b43c:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 800b440:	68f8      	ldr	r0, [r7, #12]
 800b442:	f000 fda5 	bl	800bf90 <USBH_LL_Init>

  return USBH_OK;
 800b446:	2300      	movs	r3, #0
}
 800b448:	4618      	mov	r0, r3
 800b44a:	3710      	adds	r7, #16
 800b44c:	46bd      	mov	sp, r7
 800b44e:	bd80      	pop	{r7, pc}

0800b450 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef  DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800b450:	b480      	push	{r7}
 800b452:	b085      	sub	sp, #20
 800b454:	af00      	add	r7, sp, #0
 800b456:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800b458:	2300      	movs	r3, #0
 800b45a:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 800b45c:	e008      	b.n	800b470 <DeInitStateMachine+0x20>
  {
    phost->Pipes[i] = 0U;
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	68fa      	ldr	r2, [r7, #12]
 800b462:	32e0      	adds	r2, #224	; 0xe0
 800b464:	2100      	movs	r1, #0
 800b466:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 800b46a:	68fb      	ldr	r3, [r7, #12]
 800b46c:	3301      	adds	r3, #1
 800b46e:	60fb      	str	r3, [r7, #12]
 800b470:	68fb      	ldr	r3, [r7, #12]
 800b472:	2b0e      	cmp	r3, #14
 800b474:	d9f3      	bls.n	800b45e <DeInitStateMachine+0xe>
  }

  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 800b476:	2300      	movs	r3, #0
 800b478:	60fb      	str	r3, [r7, #12]
 800b47a:	e009      	b.n	800b490 <DeInitStateMachine+0x40>
  {
    phost->device.Data[i] = 0U;
 800b47c:	687a      	ldr	r2, [r7, #4]
 800b47e:	68fb      	ldr	r3, [r7, #12]
 800b480:	4413      	add	r3, r2
 800b482:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800b486:	2200      	movs	r2, #0
 800b488:	701a      	strb	r2, [r3, #0]
  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 800b48a:	68fb      	ldr	r3, [r7, #12]
 800b48c:	3301      	adds	r3, #1
 800b48e:	60fb      	str	r3, [r7, #12]
 800b490:	68fb      	ldr	r3, [r7, #12]
 800b492:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b496:	d3f1      	bcc.n	800b47c <DeInitStateMachine+0x2c>
  }

  phost->gState = HOST_IDLE;
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	2200      	movs	r2, #0
 800b49c:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	2200      	movs	r2, #0
 800b4a2:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	2201      	movs	r2, #1
 800b4a8:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	2200      	movs	r2, #0
 800b4ae:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc

  phost->Control.state = CTRL_SETUP;
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	2201      	movs	r2, #1
 800b4b6:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	2240      	movs	r2, #64	; 0x40
 800b4bc:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	2200      	movs	r2, #0
 800b4c2:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	2200      	movs	r2, #0
 800b4c8:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed   = USBH_SPEED_FULL;
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	2201      	movs	r2, #1
 800b4d0:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

  return USBH_OK;
 800b4d4:	2300      	movs	r3, #0
}
 800b4d6:	4618      	mov	r0, r3
 800b4d8:	3714      	adds	r7, #20
 800b4da:	46bd      	mov	sp, r7
 800b4dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4e0:	4770      	bx	lr

0800b4e2 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800b4e2:	b480      	push	{r7}
 800b4e4:	b085      	sub	sp, #20
 800b4e6:	af00      	add	r7, sp, #0
 800b4e8:	6078      	str	r0, [r7, #4]
 800b4ea:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef   status = USBH_OK;
 800b4ec:	2300      	movs	r3, #0
 800b4ee:	73fb      	strb	r3, [r7, #15]

  if(pclass != 0)
 800b4f0:	683b      	ldr	r3, [r7, #0]
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d017      	beq.n	800b526 <USBH_RegisterClass+0x44>
  {
    if(phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d10f      	bne.n	800b520 <USBH_RegisterClass+0x3e>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b506:	1c59      	adds	r1, r3, #1
 800b508:	687a      	ldr	r2, [r7, #4]
 800b50a:	f8c2 137c 	str.w	r1, [r2, #892]	; 0x37c
 800b50e:	687a      	ldr	r2, [r7, #4]
 800b510:	33dc      	adds	r3, #220	; 0xdc
 800b512:	009b      	lsls	r3, r3, #2
 800b514:	4413      	add	r3, r2
 800b516:	683a      	ldr	r2, [r7, #0]
 800b518:	605a      	str	r2, [r3, #4]
      status = USBH_OK;
 800b51a:	2300      	movs	r3, #0
 800b51c:	73fb      	strb	r3, [r7, #15]
 800b51e:	e004      	b.n	800b52a <USBH_RegisterClass+0x48>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800b520:	2302      	movs	r3, #2
 800b522:	73fb      	strb	r3, [r7, #15]
 800b524:	e001      	b.n	800b52a <USBH_RegisterClass+0x48>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800b526:	2302      	movs	r3, #2
 800b528:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800b52a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b52c:	4618      	mov	r0, r3
 800b52e:	3714      	adds	r7, #20
 800b530:	46bd      	mov	sp, r7
 800b532:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b536:	4770      	bx	lr

0800b538 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800b538:	b480      	push	{r7}
 800b53a:	b085      	sub	sp, #20
 800b53c:	af00      	add	r7, sp, #0
 800b53e:	6078      	str	r0, [r7, #4]
 800b540:	460b      	mov	r3, r1
 800b542:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_OK;
 800b544:	2300      	movs	r3, #0
 800b546:	73fb      	strb	r3, [r7, #15]

  if(interface < phost->device.CfgDesc.bNumInterfaces)
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	f893 3338 	ldrb.w	r3, [r3, #824]	; 0x338
 800b54e:	78fa      	ldrb	r2, [r7, #3]
 800b550:	429a      	cmp	r2, r3
 800b552:	d204      	bcs.n	800b55e <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	78fa      	ldrb	r2, [r7, #3]
 800b558:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
 800b55c:	e001      	b.n	800b562 <USBH_SelectInterface+0x2a>
    USBH_UsrLog ("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol );
  }
  else
  {
    USBH_ErrLog ("Cannot Select This Interface.");
    status = USBH_FAIL;
 800b55e:	2302      	movs	r3, #2
 800b560:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 800b562:	7bfb      	ldrb	r3, [r7, #15]
}
 800b564:	4618      	mov	r0, r3
 800b566:	3714      	adds	r7, #20
 800b568:	46bd      	mov	sp, r7
 800b56a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b56e:	4770      	bx	lr

0800b570 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800b570:	b480      	push	{r7}
 800b572:	b087      	sub	sp, #28
 800b574:	af00      	add	r7, sp, #0
 800b576:	6078      	str	r0, [r7, #4]
 800b578:	4608      	mov	r0, r1
 800b57a:	4611      	mov	r1, r2
 800b57c:	461a      	mov	r2, r3
 800b57e:	4603      	mov	r3, r0
 800b580:	70fb      	strb	r3, [r7, #3]
 800b582:	460b      	mov	r3, r1
 800b584:	70bb      	strb	r3, [r7, #2]
 800b586:	4613      	mov	r3, r2
 800b588:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_CfgDescTypeDef          *pcfg ;
  uint8_t                        if_ix = 0U;
 800b58a:	2300      	movs	r3, #0
 800b58c:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 800b58e:	2300      	movs	r3, #0
 800b590:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	f503 734d 	add.w	r3, r3, #820	; 0x334
 800b598:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800b59a:	e025      	b.n	800b5e8 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800b59c:	7dfb      	ldrb	r3, [r7, #23]
 800b59e:	221a      	movs	r2, #26
 800b5a0:	fb02 f303 	mul.w	r3, r2, r3
 800b5a4:	3308      	adds	r3, #8
 800b5a6:	68fa      	ldr	r2, [r7, #12]
 800b5a8:	4413      	add	r3, r2
 800b5aa:	3302      	adds	r3, #2
 800b5ac:	613b      	str	r3, [r7, #16]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 800b5ae:	693b      	ldr	r3, [r7, #16]
 800b5b0:	795b      	ldrb	r3, [r3, #5]
 800b5b2:	78fa      	ldrb	r2, [r7, #3]
 800b5b4:	429a      	cmp	r2, r3
 800b5b6:	d002      	beq.n	800b5be <USBH_FindInterface+0x4e>
 800b5b8:	78fb      	ldrb	r3, [r7, #3]
 800b5ba:	2bff      	cmp	r3, #255	; 0xff
 800b5bc:	d111      	bne.n	800b5e2 <USBH_FindInterface+0x72>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800b5be:	693b      	ldr	r3, [r7, #16]
 800b5c0:	799b      	ldrb	r3, [r3, #6]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 800b5c2:	78ba      	ldrb	r2, [r7, #2]
 800b5c4:	429a      	cmp	r2, r3
 800b5c6:	d002      	beq.n	800b5ce <USBH_FindInterface+0x5e>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800b5c8:	78bb      	ldrb	r3, [r7, #2]
 800b5ca:	2bff      	cmp	r3, #255	; 0xff
 800b5cc:	d109      	bne.n	800b5e2 <USBH_FindInterface+0x72>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800b5ce:	693b      	ldr	r3, [r7, #16]
 800b5d0:	79db      	ldrb	r3, [r3, #7]
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800b5d2:	787a      	ldrb	r2, [r7, #1]
 800b5d4:	429a      	cmp	r2, r3
 800b5d6:	d002      	beq.n	800b5de <USBH_FindInterface+0x6e>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800b5d8:	787b      	ldrb	r3, [r7, #1]
 800b5da:	2bff      	cmp	r3, #255	; 0xff
 800b5dc:	d101      	bne.n	800b5e2 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800b5de:	7dfb      	ldrb	r3, [r7, #23]
 800b5e0:	e006      	b.n	800b5f0 <USBH_FindInterface+0x80>
    }
    if_ix++;
 800b5e2:	7dfb      	ldrb	r3, [r7, #23]
 800b5e4:	3301      	adds	r3, #1
 800b5e6:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800b5e8:	7dfb      	ldrb	r3, [r7, #23]
 800b5ea:	2b01      	cmp	r3, #1
 800b5ec:	d9d6      	bls.n	800b59c <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800b5ee:	23ff      	movs	r3, #255	; 0xff
}
 800b5f0:	4618      	mov	r0, r3
 800b5f2:	371c      	adds	r7, #28
 800b5f4:	46bd      	mov	sp, r7
 800b5f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5fa:	4770      	bx	lr

0800b5fc <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start  (USBH_HandleTypeDef *phost)
{
 800b5fc:	b580      	push	{r7, lr}
 800b5fe:	b082      	sub	sp, #8
 800b600:	af00      	add	r7, sp, #0
 800b602:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800b604:	6878      	ldr	r0, [r7, #4]
 800b606:	f000 fcff 	bl	800c008 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS (phost, TRUE);
 800b60a:	2101      	movs	r1, #1
 800b60c:	6878      	ldr	r0, [r7, #4]
 800b60e:	f000 fdd6 	bl	800c1be <USBH_LL_DriverVBUS>

  return USBH_OK;
 800b612:	2300      	movs	r3, #0
}
 800b614:	4618      	mov	r0, r3
 800b616:	3708      	adds	r7, #8
 800b618:	46bd      	mov	sp, r7
 800b61a:	bd80      	pop	{r7, pc}

0800b61c <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer  (USBH_HandleTypeDef *phost, uint32_t time)
{
 800b61c:	b480      	push	{r7}
 800b61e:	b083      	sub	sp, #12
 800b620:	af00      	add	r7, sp, #0
 800b622:	6078      	str	r0, [r7, #4]
 800b624:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	683a      	ldr	r2, [r7, #0]
 800b62a:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
}
 800b62e:	bf00      	nop
 800b630:	370c      	adds	r7, #12
 800b632:	46bd      	mov	sp, r7
 800b634:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b638:	4770      	bx	lr

0800b63a <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer  (USBH_HandleTypeDef *phost)
{
 800b63a:	b580      	push	{r7, lr}
 800b63c:	b082      	sub	sp, #8
 800b63e:	af00      	add	r7, sp, #0
 800b640:	6078      	str	r0, [r7, #4]
  phost->Timer ++;
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800b648:	1c5a      	adds	r2, r3, #1
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
  USBH_HandleSof(phost);
 800b650:	6878      	ldr	r0, [r7, #4]
 800b652:	f000 f804 	bl	800b65e <USBH_HandleSof>
}
 800b656:	bf00      	nop
 800b658:	3708      	adds	r7, #8
 800b65a:	46bd      	mov	sp, r7
 800b65c:	bd80      	pop	{r7, pc}

0800b65e <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof  (USBH_HandleTypeDef *phost)
{
 800b65e:	b580      	push	{r7, lr}
 800b660:	b082      	sub	sp, #8
 800b662:	af00      	add	r7, sp, #0
 800b664:	6078      	str	r0, [r7, #4]
  if((phost->gState == HOST_CLASS)&&(phost->pActiveClass != NULL))
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	781b      	ldrb	r3, [r3, #0]
 800b66a:	b2db      	uxtb	r3, r3
 800b66c:	2b0b      	cmp	r3, #11
 800b66e:	d10a      	bne.n	800b686 <USBH_HandleSof+0x28>
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b676:	2b00      	cmp	r3, #0
 800b678:	d005      	beq.n	800b686 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b680:	699b      	ldr	r3, [r3, #24]
 800b682:	6878      	ldr	r0, [r7, #4]
 800b684:	4798      	blx	r3
  }
}
 800b686:	bf00      	nop
 800b688:	3708      	adds	r7, #8
 800b68a:	46bd      	mov	sp, r7
 800b68c:	bd80      	pop	{r7, pc}

0800b68e <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled (USBH_HandleTypeDef *phost)
{
 800b68e:	b480      	push	{r7}
 800b690:	b083      	sub	sp, #12
 800b692:	af00      	add	r7, sp, #0
 800b694:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	2201      	movs	r2, #1
 800b69a:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 800b69e:	bf00      	nop
}
 800b6a0:	370c      	adds	r7, #12
 800b6a2:	46bd      	mov	sp, r7
 800b6a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6a8:	4770      	bx	lr

0800b6aa <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled (USBH_HandleTypeDef *phost)
{
 800b6aa:	b480      	push	{r7}
 800b6ac:	b083      	sub	sp, #12
 800b6ae:	af00      	add	r7, sp, #0
 800b6b0:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	2200      	movs	r2, #0
 800b6b6:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 800b6ba:	bf00      	nop
}
 800b6bc:	370c      	adds	r7, #12
 800b6be:	46bd      	mov	sp, r7
 800b6c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6c4:	4770      	bx	lr

0800b6c6 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect (USBH_HandleTypeDef *phost)
{
 800b6c6:	b580      	push	{r7, lr}
 800b6c8:	b082      	sub	sp, #8
 800b6ca:	af00      	add	r7, sp, #0
 800b6cc:	6078      	str	r0, [r7, #4]
  if(phost->gState == HOST_IDLE )
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	781b      	ldrb	r3, [r3, #0]
 800b6d2:	b2db      	uxtb	r3, r3
 800b6d4:	2b00      	cmp	r3, #0
 800b6d6:	d10f      	bne.n	800b6f8 <USBH_LL_Connect+0x32>
  {
    phost->device.is_connected = 1U;
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	2201      	movs	r2, #1
 800b6dc:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

    if(phost->pUser != NULL)
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b6e6:	2b00      	cmp	r3, #0
 800b6e8:	d00e      	beq.n	800b708 <USBH_LL_Connect+0x42>
    {
      phost->pUser(phost, HOST_USER_CONNECTION);
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b6f0:	2104      	movs	r1, #4
 800b6f2:	6878      	ldr	r0, [r7, #4]
 800b6f4:	4798      	blx	r3
 800b6f6:	e007      	b.n	800b708 <USBH_LL_Connect+0x42>
    }
  }
  else
  {
    if (phost->device.PortEnabled == 1U)
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800b6fe:	2b01      	cmp	r3, #1
 800b700:	d102      	bne.n	800b708 <USBH_LL_Connect+0x42>
    {
      phost->gState = HOST_DEV_ATTACHED;
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	2202      	movs	r2, #2
 800b706:	701a      	strb	r2, [r3, #0]
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800b708:	2300      	movs	r3, #0
}
 800b70a:	4618      	mov	r0, r3
 800b70c:	3708      	adds	r7, #8
 800b70e:	46bd      	mov	sp, r7
 800b710:	bd80      	pop	{r7, pc}

0800b712 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect  (USBH_HandleTypeDef *phost)
{
 800b712:	b580      	push	{r7, lr}
 800b714:	b082      	sub	sp, #8
 800b716:	af00      	add	r7, sp, #0
 800b718:	6078      	str	r0, [r7, #4]
  /*Stop Host */
  USBH_LL_Stop(phost);
 800b71a:	6878      	ldr	r0, [r7, #4]
 800b71c:	f000 fc8f 	bl	800c03e <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe  (phost, phost->Control.pipe_in);
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	791b      	ldrb	r3, [r3, #4]
 800b724:	4619      	mov	r1, r3
 800b726:	6878      	ldr	r0, [r7, #4]
 800b728:	f000 fae5 	bl	800bcf6 <USBH_FreePipe>
  USBH_FreePipe  (phost, phost->Control.pipe_out);
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	795b      	ldrb	r3, [r3, #5]
 800b730:	4619      	mov	r1, r3
 800b732:	6878      	ldr	r0, [r7, #4]
 800b734:	f000 fadf 	bl	800bcf6 <USBH_FreePipe>

  phost->device.is_connected = 0U;
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	2200      	movs	r2, #0
 800b73c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  if(phost->pUser != NULL)
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b746:	2b00      	cmp	r3, #0
 800b748:	d005      	beq.n	800b756 <USBH_LL_Disconnect+0x44>
  {
    phost->pUser(phost, HOST_USER_DISCONNECTION);
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b750:	2105      	movs	r1, #5
 800b752:	6878      	ldr	r0, [r7, #4]
 800b754:	4798      	blx	r3
  }
  USBH_UsrLog("USB Device disconnected");

  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800b756:	6878      	ldr	r0, [r7, #4]
 800b758:	f000 fc56 	bl	800c008 <USBH_LL_Start>

  phost->gState = HOST_DEV_DISCONNECTED;
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	2203      	movs	r2, #3
 800b760:	701a      	strb	r2, [r3, #0]
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800b762:	2300      	movs	r3, #0
}
 800b764:	4618      	mov	r0, r3
 800b766:	3708      	adds	r7, #8
 800b768:	46bd      	mov	sp, r7
 800b76a:	bd80      	pop	{r7, pc}

0800b76c <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800b76c:	b580      	push	{r7, lr}
 800b76e:	b082      	sub	sp, #8
 800b770:	af00      	add	r7, sp, #0
 800b772:	6078      	str	r0, [r7, #4]
 800b774:	460b      	mov	r3, r1
 800b776:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	789b      	ldrb	r3, [r3, #2]
 800b77c:	2b01      	cmp	r3, #1
 800b77e:	d10f      	bne.n	800b7a0 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	2202      	movs	r2, #2
 800b784:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	2201      	movs	r2, #1
 800b78a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	2200      	movs	r2, #0
 800b790:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800b792:	78fb      	ldrb	r3, [r7, #3]
 800b794:	b29a      	uxth	r2, r3
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	2200      	movs	r2, #0
 800b79e:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U , 0U);
 800b7a0:	2200      	movs	r2, #0
 800b7a2:	2100      	movs	r1, #0
 800b7a4:	6878      	ldr	r0, [r7, #4]
 800b7a6:	f000 f805 	bl	800b7b4 <USBH_CtlReq>
 800b7aa:	4603      	mov	r3, r0
}
 800b7ac:	4618      	mov	r0, r3
 800b7ae:	3708      	adds	r7, #8
 800b7b0:	46bd      	mov	sp, r7
 800b7b2:	bd80      	pop	{r7, pc}

0800b7b4 <USBH_CtlReq>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq     (USBH_HandleTypeDef *phost,
                             uint8_t             *buff,
                             uint16_t            length)
{
 800b7b4:	b580      	push	{r7, lr}
 800b7b6:	b086      	sub	sp, #24
 800b7b8:	af00      	add	r7, sp, #0
 800b7ba:	60f8      	str	r0, [r7, #12]
 800b7bc:	60b9      	str	r1, [r7, #8]
 800b7be:	4613      	mov	r3, r2
 800b7c0:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800b7c2:	2301      	movs	r3, #1
 800b7c4:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800b7c6:	68fb      	ldr	r3, [r7, #12]
 800b7c8:	789b      	ldrb	r3, [r3, #2]
 800b7ca:	2b01      	cmp	r3, #1
 800b7cc:	d002      	beq.n	800b7d4 <USBH_CtlReq+0x20>
 800b7ce:	2b02      	cmp	r3, #2
 800b7d0:	d00f      	beq.n	800b7f2 <USBH_CtlReq+0x3e>
      }
    }
    break;

  default:
    break;
 800b7d2:	e034      	b.n	800b83e <USBH_CtlReq+0x8a>
    phost->Control.buff = buff;
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	68ba      	ldr	r2, [r7, #8]
 800b7d8:	609a      	str	r2, [r3, #8]
    phost->Control.length = length;
 800b7da:	68fb      	ldr	r3, [r7, #12]
 800b7dc:	88fa      	ldrh	r2, [r7, #6]
 800b7de:	819a      	strh	r2, [r3, #12]
    phost->Control.state = CTRL_SETUP;
 800b7e0:	68fb      	ldr	r3, [r7, #12]
 800b7e2:	2201      	movs	r2, #1
 800b7e4:	761a      	strb	r2, [r3, #24]
    phost->RequestState = CMD_WAIT;
 800b7e6:	68fb      	ldr	r3, [r7, #12]
 800b7e8:	2202      	movs	r2, #2
 800b7ea:	709a      	strb	r2, [r3, #2]
    status = USBH_BUSY;
 800b7ec:	2301      	movs	r3, #1
 800b7ee:	75fb      	strb	r3, [r7, #23]
    break;
 800b7f0:	e025      	b.n	800b83e <USBH_CtlReq+0x8a>
    status = USBH_HandleControl(phost);
 800b7f2:	68f8      	ldr	r0, [r7, #12]
 800b7f4:	f000 f828 	bl	800b848 <USBH_HandleControl>
 800b7f8:	4603      	mov	r3, r0
 800b7fa:	75fb      	strb	r3, [r7, #23]
    if (status == USBH_OK)
 800b7fc:	7dfb      	ldrb	r3, [r7, #23]
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	d108      	bne.n	800b814 <USBH_CtlReq+0x60>
      phost->RequestState = CMD_SEND;
 800b802:	68fb      	ldr	r3, [r7, #12]
 800b804:	2201      	movs	r2, #1
 800b806:	709a      	strb	r2, [r3, #2]
      phost->Control.state =CTRL_IDLE;
 800b808:	68fb      	ldr	r3, [r7, #12]
 800b80a:	2200      	movs	r2, #0
 800b80c:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 800b80e:	2300      	movs	r3, #0
 800b810:	75fb      	strb	r3, [r7, #23]
    break;
 800b812:	e013      	b.n	800b83c <USBH_CtlReq+0x88>
    else if (status == USBH_NOT_SUPPORTED)
 800b814:	7dfb      	ldrb	r3, [r7, #23]
 800b816:	2b03      	cmp	r3, #3
 800b818:	d108      	bne.n	800b82c <USBH_CtlReq+0x78>
      phost->RequestState = CMD_SEND;
 800b81a:	68fb      	ldr	r3, [r7, #12]
 800b81c:	2201      	movs	r2, #1
 800b81e:	709a      	strb	r2, [r3, #2]
      phost->Control.state = CTRL_IDLE;
 800b820:	68fb      	ldr	r3, [r7, #12]
 800b822:	2200      	movs	r2, #0
 800b824:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 800b826:	2303      	movs	r3, #3
 800b828:	75fb      	strb	r3, [r7, #23]
    break;
 800b82a:	e007      	b.n	800b83c <USBH_CtlReq+0x88>
      if (status == USBH_FAIL)
 800b82c:	7dfb      	ldrb	r3, [r7, #23]
 800b82e:	2b02      	cmp	r3, #2
 800b830:	d104      	bne.n	800b83c <USBH_CtlReq+0x88>
        phost->RequestState = CMD_SEND;
 800b832:	68fb      	ldr	r3, [r7, #12]
 800b834:	2201      	movs	r2, #1
 800b836:	709a      	strb	r2, [r3, #2]
        status = USBH_FAIL;
 800b838:	2302      	movs	r3, #2
 800b83a:	75fb      	strb	r3, [r7, #23]
    break;
 800b83c:	bf00      	nop
  }
  return status;
 800b83e:	7dfb      	ldrb	r3, [r7, #23]
}
 800b840:	4618      	mov	r0, r3
 800b842:	3718      	adds	r7, #24
 800b844:	46bd      	mov	sp, r7
 800b846:	bd80      	pop	{r7, pc}

0800b848 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl (USBH_HandleTypeDef *phost)
{
 800b848:	b580      	push	{r7, lr}
 800b84a:	b086      	sub	sp, #24
 800b84c:	af02      	add	r7, sp, #8
 800b84e:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800b850:	2301      	movs	r3, #1
 800b852:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800b854:	2300      	movs	r3, #0
 800b856:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	7e1b      	ldrb	r3, [r3, #24]
 800b85c:	3b01      	subs	r3, #1
 800b85e:	2b0a      	cmp	r3, #10
 800b860:	f200 814c 	bhi.w	800bafc <USBH_HandleControl+0x2b4>
 800b864:	a201      	add	r2, pc, #4	; (adr r2, 800b86c <USBH_HandleControl+0x24>)
 800b866:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b86a:	bf00      	nop
 800b86c:	0800b899 	.word	0x0800b899
 800b870:	0800b8b3 	.word	0x0800b8b3
 800b874:	0800b91d 	.word	0x0800b91d
 800b878:	0800b943 	.word	0x0800b943
 800b87c:	0800b97b 	.word	0x0800b97b
 800b880:	0800b9a7 	.word	0x0800b9a7
 800b884:	0800b9f9 	.word	0x0800b9f9
 800b888:	0800ba1b 	.word	0x0800ba1b
 800b88c:	0800ba57 	.word	0x0800ba57
 800b890:	0800ba7f 	.word	0x0800ba7f
 800b894:	0800babd 	.word	0x0800babd
  {
  case CTRL_SETUP:
    /* send a SETUP packet */
    USBH_CtlSendSetup (phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	f103 0110 	add.w	r1, r3, #16
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	795b      	ldrb	r3, [r3, #5]
 800b8a2:	461a      	mov	r2, r3
 800b8a4:	6878      	ldr	r0, [r7, #4]
 800b8a6:	f000 f939 	bl	800bb1c <USBH_CtlSendSetup>
	                     phost->Control.pipe_out);

    phost->Control.state = CTRL_SETUP_WAIT;
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	2202      	movs	r2, #2
 800b8ae:	761a      	strb	r2, [r3, #24]
    break;
 800b8b0:	e12f      	b.n	800bb12 <USBH_HandleControl+0x2ca>

  case CTRL_SETUP_WAIT:

    URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	795b      	ldrb	r3, [r3, #5]
 800b8b6:	4619      	mov	r1, r3
 800b8b8:	6878      	ldr	r0, [r7, #4]
 800b8ba:	f000 fc6d 	bl	800c198 <USBH_LL_GetURBState>
 800b8be:	4603      	mov	r3, r0
 800b8c0:	73bb      	strb	r3, [r7, #14]
    /* case SETUP packet sent successfully */
    if(URB_Status == USBH_URB_DONE)
 800b8c2:	7bbb      	ldrb	r3, [r7, #14]
 800b8c4:	2b01      	cmp	r3, #1
 800b8c6:	d11e      	bne.n	800b906 <USBH_HandleControl+0xbe>
    {
      direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	7c1b      	ldrb	r3, [r3, #16]
 800b8cc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800b8d0:	737b      	strb	r3, [r7, #13]

      /* check if there is a data stage */
      if (phost->Control.setup.b.wLength.w != 0U)
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	8adb      	ldrh	r3, [r3, #22]
 800b8d6:	2b00      	cmp	r3, #0
 800b8d8:	d00a      	beq.n	800b8f0 <USBH_HandleControl+0xa8>
      {
        if (direction == USB_D2H)
 800b8da:	7b7b      	ldrb	r3, [r7, #13]
 800b8dc:	2b80      	cmp	r3, #128	; 0x80
 800b8de:	d103      	bne.n	800b8e8 <USBH_HandleControl+0xa0>
        {
          /* Data Direction is IN */
          phost->Control.state = CTRL_DATA_IN;
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	2203      	movs	r2, #3
 800b8e4:	761a      	strb	r2, [r3, #24]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800b8e6:	e10b      	b.n	800bb00 <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_DATA_OUT;
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	2205      	movs	r2, #5
 800b8ec:	761a      	strb	r2, [r3, #24]
    break;
 800b8ee:	e107      	b.n	800bb00 <USBH_HandleControl+0x2b8>
        if (direction == USB_D2H)
 800b8f0:	7b7b      	ldrb	r3, [r7, #13]
 800b8f2:	2b80      	cmp	r3, #128	; 0x80
 800b8f4:	d103      	bne.n	800b8fe <USBH_HandleControl+0xb6>
          phost->Control.state = CTRL_STATUS_OUT;
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	2209      	movs	r2, #9
 800b8fa:	761a      	strb	r2, [r3, #24]
    break;
 800b8fc:	e100      	b.n	800bb00 <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_STATUS_IN;
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	2207      	movs	r2, #7
 800b902:	761a      	strb	r2, [r3, #24]
    break;
 800b904:	e0fc      	b.n	800bb00 <USBH_HandleControl+0x2b8>
      if((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800b906:	7bbb      	ldrb	r3, [r7, #14]
 800b908:	2b04      	cmp	r3, #4
 800b90a:	d003      	beq.n	800b914 <USBH_HandleControl+0xcc>
 800b90c:	7bbb      	ldrb	r3, [r7, #14]
 800b90e:	2b02      	cmp	r3, #2
 800b910:	f040 80f6 	bne.w	800bb00 <USBH_HandleControl+0x2b8>
        phost->Control.state = CTRL_ERROR;
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	220b      	movs	r2, #11
 800b918:	761a      	strb	r2, [r3, #24]
    break;
 800b91a:	e0f1      	b.n	800bb00 <USBH_HandleControl+0x2b8>

  case CTRL_DATA_IN:
    /* Issue an IN token */
    phost->Control.timer = (uint16_t)phost->Timer;
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800b922:	b29a      	uxth	r2, r3
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	81da      	strh	r2, [r3, #14]
    USBH_CtlReceiveData(phost,
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	6899      	ldr	r1, [r3, #8]
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	899a      	ldrh	r2, [r3, #12]
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	791b      	ldrb	r3, [r3, #4]
 800b934:	6878      	ldr	r0, [r7, #4]
 800b936:	f000 f930 	bl	800bb9a <USBH_CtlReceiveData>
                        phost->Control.buff,
                        phost->Control.length,
                        phost->Control.pipe_in);

    phost->Control.state = CTRL_DATA_IN_WAIT;
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	2204      	movs	r2, #4
 800b93e:	761a      	strb	r2, [r3, #24]
    break;
 800b940:	e0e7      	b.n	800bb12 <USBH_HandleControl+0x2ca>

  case CTRL_DATA_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	791b      	ldrb	r3, [r3, #4]
 800b946:	4619      	mov	r1, r3
 800b948:	6878      	ldr	r0, [r7, #4]
 800b94a:	f000 fc25 	bl	800c198 <USBH_LL_GetURBState>
 800b94e:	4603      	mov	r3, r0
 800b950:	73bb      	strb	r3, [r7, #14]

    /* check is DATA packet transferred successfully */
    if  (URB_Status == USBH_URB_DONE)
 800b952:	7bbb      	ldrb	r3, [r7, #14]
 800b954:	2b01      	cmp	r3, #1
 800b956:	d102      	bne.n	800b95e <USBH_HandleControl+0x116>
    {
      phost->Control.state = CTRL_STATUS_OUT;
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	2209      	movs	r2, #9
 800b95c:	761a      	strb	r2, [r3, #24]
#endif
#endif
    }

    /* manage error cases*/
    if  (URB_Status == USBH_URB_STALL)
 800b95e:	7bbb      	ldrb	r3, [r7, #14]
 800b960:	2b05      	cmp	r3, #5
 800b962:	d102      	bne.n	800b96a <USBH_HandleControl+0x122>
    {
      /* In stall case, return to previous machine state*/
      status = USBH_NOT_SUPPORTED;
 800b964:	2303      	movs	r3, #3
 800b966:	73fb      	strb	r3, [r7, #15]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800b968:	e0cc      	b.n	800bb04 <USBH_HandleControl+0x2bc>
      if (URB_Status == USBH_URB_ERROR)
 800b96a:	7bbb      	ldrb	r3, [r7, #14]
 800b96c:	2b04      	cmp	r3, #4
 800b96e:	f040 80c9 	bne.w	800bb04 <USBH_HandleControl+0x2bc>
        phost->Control.state = CTRL_ERROR;
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	220b      	movs	r2, #11
 800b976:	761a      	strb	r2, [r3, #24]
    break;
 800b978:	e0c4      	b.n	800bb04 <USBH_HandleControl+0x2bc>

  case CTRL_DATA_OUT:

    USBH_CtlSendData (phost,
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	6899      	ldr	r1, [r3, #8]
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	899a      	ldrh	r2, [r3, #12]
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	7958      	ldrb	r0, [r3, #5]
 800b986:	2301      	movs	r3, #1
 800b988:	9300      	str	r3, [sp, #0]
 800b98a:	4603      	mov	r3, r0
 800b98c:	6878      	ldr	r0, [r7, #4]
 800b98e:	f000 f8df 	bl	800bb50 <USBH_CtlSendData>
                      phost->Control.buff,
                      phost->Control.length ,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800b998:	b29a      	uxth	r2, r3
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_DATA_OUT_WAIT;
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	2206      	movs	r2, #6
 800b9a2:	761a      	strb	r2, [r3, #24]
    break;
 800b9a4:	e0b5      	b.n	800bb12 <USBH_HandleControl+0x2ca>

  case CTRL_DATA_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	795b      	ldrb	r3, [r3, #5]
 800b9aa:	4619      	mov	r1, r3
 800b9ac:	6878      	ldr	r0, [r7, #4]
 800b9ae:	f000 fbf3 	bl	800c198 <USBH_LL_GetURBState>
 800b9b2:	4603      	mov	r3, r0
 800b9b4:	73bb      	strb	r3, [r7, #14]

    if  (URB_Status == USBH_URB_DONE)
 800b9b6:	7bbb      	ldrb	r3, [r7, #14]
 800b9b8:	2b01      	cmp	r3, #1
 800b9ba:	d103      	bne.n	800b9c4 <USBH_HandleControl+0x17c>
    { /* If the Setup Pkt is sent successful, then change the state */
      phost->Control.state = CTRL_STATUS_IN;
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	2207      	movs	r2, #7
 800b9c0:	761a      	strb	r2, [r3, #24]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800b9c2:	e0a1      	b.n	800bb08 <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_STALL)
 800b9c4:	7bbb      	ldrb	r3, [r7, #14]
 800b9c6:	2b05      	cmp	r3, #5
 800b9c8:	d105      	bne.n	800b9d6 <USBH_HandleControl+0x18e>
      phost->Control.state = CTRL_STALLED;
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	220c      	movs	r2, #12
 800b9ce:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 800b9d0:	2303      	movs	r3, #3
 800b9d2:	73fb      	strb	r3, [r7, #15]
    break;
 800b9d4:	e098      	b.n	800bb08 <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_NOTREADY)
 800b9d6:	7bbb      	ldrb	r3, [r7, #14]
 800b9d8:	2b02      	cmp	r3, #2
 800b9da:	d103      	bne.n	800b9e4 <USBH_HandleControl+0x19c>
      phost->Control.state = CTRL_DATA_OUT;
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	2205      	movs	r2, #5
 800b9e0:	761a      	strb	r2, [r3, #24]
    break;
 800b9e2:	e091      	b.n	800bb08 <USBH_HandleControl+0x2c0>
      if (URB_Status == USBH_URB_ERROR)
 800b9e4:	7bbb      	ldrb	r3, [r7, #14]
 800b9e6:	2b04      	cmp	r3, #4
 800b9e8:	f040 808e 	bne.w	800bb08 <USBH_HandleControl+0x2c0>
        phost->Control.state = CTRL_ERROR;
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	220b      	movs	r2, #11
 800b9f0:	761a      	strb	r2, [r3, #24]
        status = USBH_FAIL;
 800b9f2:	2302      	movs	r3, #2
 800b9f4:	73fb      	strb	r3, [r7, #15]
    break;
 800b9f6:	e087      	b.n	800bb08 <USBH_HandleControl+0x2c0>


  case CTRL_STATUS_IN:
    /* Send 0 bytes out packet */
    USBH_CtlReceiveData (phost,
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	791b      	ldrb	r3, [r3, #4]
 800b9fc:	2200      	movs	r2, #0
 800b9fe:	2100      	movs	r1, #0
 800ba00:	6878      	ldr	r0, [r7, #4]
 800ba02:	f000 f8ca 	bl	800bb9a <USBH_CtlReceiveData>
                         0U,
                         0U,
                         phost->Control.pipe_in);
    phost->Control.timer = (uint16_t)phost->Timer;
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800ba0c:	b29a      	uxth	r2, r3
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_IN_WAIT;
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	2208      	movs	r2, #8
 800ba16:	761a      	strb	r2, [r3, #24]

    break;
 800ba18:	e07b      	b.n	800bb12 <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	791b      	ldrb	r3, [r3, #4]
 800ba1e:	4619      	mov	r1, r3
 800ba20:	6878      	ldr	r0, [r7, #4]
 800ba22:	f000 fbb9 	bl	800c198 <USBH_LL_GetURBState>
 800ba26:	4603      	mov	r3, r0
 800ba28:	73bb      	strb	r3, [r7, #14]

    if  ( URB_Status == USBH_URB_DONE)
 800ba2a:	7bbb      	ldrb	r3, [r7, #14]
 800ba2c:	2b01      	cmp	r3, #1
 800ba2e:	d105      	bne.n	800ba3c <USBH_HandleControl+0x1f4>
    { /* Control transfers completed, Exit the State Machine */
      phost->Control.state = CTRL_COMPLETE;
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	220d      	movs	r2, #13
 800ba34:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 800ba36:	2300      	movs	r3, #0
 800ba38:	73fb      	strb	r3, [r7, #15]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800ba3a:	e067      	b.n	800bb0c <USBH_HandleControl+0x2c4>
    else if (URB_Status == USBH_URB_ERROR)
 800ba3c:	7bbb      	ldrb	r3, [r7, #14]
 800ba3e:	2b04      	cmp	r3, #4
 800ba40:	d103      	bne.n	800ba4a <USBH_HandleControl+0x202>
      phost->Control.state = CTRL_ERROR;
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	220b      	movs	r2, #11
 800ba46:	761a      	strb	r2, [r3, #24]
    break;
 800ba48:	e060      	b.n	800bb0c <USBH_HandleControl+0x2c4>
      if(URB_Status == USBH_URB_STALL)
 800ba4a:	7bbb      	ldrb	r3, [r7, #14]
 800ba4c:	2b05      	cmp	r3, #5
 800ba4e:	d15d      	bne.n	800bb0c <USBH_HandleControl+0x2c4>
        status = USBH_NOT_SUPPORTED;
 800ba50:	2303      	movs	r3, #3
 800ba52:	73fb      	strb	r3, [r7, #15]
    break;
 800ba54:	e05a      	b.n	800bb0c <USBH_HandleControl+0x2c4>

  case CTRL_STATUS_OUT:
    USBH_CtlSendData (phost,
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	795a      	ldrb	r2, [r3, #5]
 800ba5a:	2301      	movs	r3, #1
 800ba5c:	9300      	str	r3, [sp, #0]
 800ba5e:	4613      	mov	r3, r2
 800ba60:	2200      	movs	r2, #0
 800ba62:	2100      	movs	r1, #0
 800ba64:	6878      	ldr	r0, [r7, #4]
 800ba66:	f000 f873 	bl	800bb50 <USBH_CtlSendData>
                      0U,
                      0U,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800ba70:	b29a      	uxth	r2, r3
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	220a      	movs	r2, #10
 800ba7a:	761a      	strb	r2, [r3, #24]
    break;
 800ba7c:	e049      	b.n	800bb12 <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	795b      	ldrb	r3, [r3, #5]
 800ba82:	4619      	mov	r1, r3
 800ba84:	6878      	ldr	r0, [r7, #4]
 800ba86:	f000 fb87 	bl	800c198 <USBH_LL_GetURBState>
 800ba8a:	4603      	mov	r3, r0
 800ba8c:	73bb      	strb	r3, [r7, #14]
    if  (URB_Status == USBH_URB_DONE)
 800ba8e:	7bbb      	ldrb	r3, [r7, #14]
 800ba90:	2b01      	cmp	r3, #1
 800ba92:	d105      	bne.n	800baa0 <USBH_HandleControl+0x258>
    {
      status = USBH_OK;
 800ba94:	2300      	movs	r3, #0
 800ba96:	73fb      	strb	r3, [r7, #15]
      phost->Control.state = CTRL_COMPLETE;
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	220d      	movs	r2, #13
 800ba9c:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

    }
    break;
 800ba9e:	e037      	b.n	800bb10 <USBH_HandleControl+0x2c8>
    else if  (URB_Status == USBH_URB_NOTREADY)
 800baa0:	7bbb      	ldrb	r3, [r7, #14]
 800baa2:	2b02      	cmp	r3, #2
 800baa4:	d103      	bne.n	800baae <USBH_HandleControl+0x266>
      phost->Control.state = CTRL_STATUS_OUT;
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	2209      	movs	r2, #9
 800baaa:	761a      	strb	r2, [r3, #24]
    break;
 800baac:	e030      	b.n	800bb10 <USBH_HandleControl+0x2c8>
      if (URB_Status == USBH_URB_ERROR)
 800baae:	7bbb      	ldrb	r3, [r7, #14]
 800bab0:	2b04      	cmp	r3, #4
 800bab2:	d12d      	bne.n	800bb10 <USBH_HandleControl+0x2c8>
        phost->Control.state = CTRL_ERROR;
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	220b      	movs	r2, #11
 800bab8:	761a      	strb	r2, [r3, #24]
    break;
 800baba:	e029      	b.n	800bb10 <USBH_HandleControl+0x2c8>
    PID; i.e., recovery actions via some other pipe are not required for control
    endpoints. For the Default Control Pipe, a device reset will ultimately be
    required to clear the halt or error condition if the next Setup PID is not
    accepted.
    */
    if (++ phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	7e5b      	ldrb	r3, [r3, #25]
 800bac0:	3301      	adds	r3, #1
 800bac2:	b2da      	uxtb	r2, r3
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	765a      	strb	r2, [r3, #25]
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	7e5b      	ldrb	r3, [r3, #25]
 800bacc:	2b02      	cmp	r3, #2
 800bace:	d809      	bhi.n	800bae4 <USBH_HandleControl+0x29c>
    {
      /* try to recover control */
      USBH_LL_Stop(phost);
 800bad0:	6878      	ldr	r0, [r7, #4]
 800bad2:	f000 fab4 	bl	800c03e <USBH_LL_Stop>

      /* Do the transmission again, starting from SETUP Packet */
      phost->Control.state = CTRL_SETUP;
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	2201      	movs	r2, #1
 800bada:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_SEND;
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	2201      	movs	r2, #1
 800bae0:	709a      	strb	r2, [r3, #2]
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
      phost->Control.errorcount = 0U;
      USBH_ErrLog("Control error");
      status = USBH_FAIL;
    }
    break;
 800bae2:	e016      	b.n	800bb12 <USBH_HandleControl+0x2ca>
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800baea:	2106      	movs	r1, #6
 800baec:	6878      	ldr	r0, [r7, #4]
 800baee:	4798      	blx	r3
      phost->Control.errorcount = 0U;
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	2200      	movs	r2, #0
 800baf4:	765a      	strb	r2, [r3, #25]
      status = USBH_FAIL;
 800baf6:	2302      	movs	r3, #2
 800baf8:	73fb      	strb	r3, [r7, #15]
    break;
 800bafa:	e00a      	b.n	800bb12 <USBH_HandleControl+0x2ca>

  default:
    break;
 800bafc:	bf00      	nop
 800bafe:	e008      	b.n	800bb12 <USBH_HandleControl+0x2ca>
    break;
 800bb00:	bf00      	nop
 800bb02:	e006      	b.n	800bb12 <USBH_HandleControl+0x2ca>
    break;
 800bb04:	bf00      	nop
 800bb06:	e004      	b.n	800bb12 <USBH_HandleControl+0x2ca>
    break;
 800bb08:	bf00      	nop
 800bb0a:	e002      	b.n	800bb12 <USBH_HandleControl+0x2ca>
    break;
 800bb0c:	bf00      	nop
 800bb0e:	e000      	b.n	800bb12 <USBH_HandleControl+0x2ca>
    break;
 800bb10:	bf00      	nop
  }
  return status;
 800bb12:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb14:	4618      	mov	r0, r3
 800bb16:	3710      	adds	r7, #16
 800bb18:	46bd      	mov	sp, r7
 800bb1a:	bd80      	pop	{r7, pc}

0800bb1c <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint8_t pipe_num)
{
 800bb1c:	b580      	push	{r7, lr}
 800bb1e:	b088      	sub	sp, #32
 800bb20:	af04      	add	r7, sp, #16
 800bb22:	60f8      	str	r0, [r7, #12]
 800bb24:	60b9      	str	r1, [r7, #8]
 800bb26:	4613      	mov	r3, r2
 800bb28:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800bb2a:	79f9      	ldrb	r1, [r7, #7]
 800bb2c:	2300      	movs	r3, #0
 800bb2e:	9303      	str	r3, [sp, #12]
 800bb30:	2308      	movs	r3, #8
 800bb32:	9302      	str	r3, [sp, #8]
 800bb34:	68bb      	ldr	r3, [r7, #8]
 800bb36:	9301      	str	r3, [sp, #4]
 800bb38:	2300      	movs	r3, #0
 800bb3a:	9300      	str	r3, [sp, #0]
 800bb3c:	2300      	movs	r3, #0
 800bb3e:	2200      	movs	r2, #0
 800bb40:	68f8      	ldr	r0, [r7, #12]
 800bb42:	f000 faf8 	bl	800c136 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800bb46:	2300      	movs	r3, #0
}
 800bb48:	4618      	mov	r0, r3
 800bb4a:	3710      	adds	r7, #16
 800bb4c:	46bd      	mov	sp, r7
 800bb4e:	bd80      	pop	{r7, pc}

0800bb50 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping )
{
 800bb50:	b580      	push	{r7, lr}
 800bb52:	b088      	sub	sp, #32
 800bb54:	af04      	add	r7, sp, #16
 800bb56:	60f8      	str	r0, [r7, #12]
 800bb58:	60b9      	str	r1, [r7, #8]
 800bb5a:	4611      	mov	r1, r2
 800bb5c:	461a      	mov	r2, r3
 800bb5e:	460b      	mov	r3, r1
 800bb60:	80fb      	strh	r3, [r7, #6]
 800bb62:	4613      	mov	r3, r2
 800bb64:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 800bb66:	68fb      	ldr	r3, [r7, #12]
 800bb68:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800bb6c:	2b00      	cmp	r3, #0
 800bb6e:	d001      	beq.n	800bb74 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800bb70:	2300      	movs	r3, #0
 800bb72:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800bb74:	7979      	ldrb	r1, [r7, #5]
 800bb76:	7e3b      	ldrb	r3, [r7, #24]
 800bb78:	9303      	str	r3, [sp, #12]
 800bb7a:	88fb      	ldrh	r3, [r7, #6]
 800bb7c:	9302      	str	r3, [sp, #8]
 800bb7e:	68bb      	ldr	r3, [r7, #8]
 800bb80:	9301      	str	r3, [sp, #4]
 800bb82:	2301      	movs	r3, #1
 800bb84:	9300      	str	r3, [sp, #0]
 800bb86:	2300      	movs	r3, #0
 800bb88:	2200      	movs	r2, #0
 800bb8a:	68f8      	ldr	r0, [r7, #12]
 800bb8c:	f000 fad3 	bl	800c136 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800bb90:	2300      	movs	r3, #0
}
 800bb92:	4618      	mov	r0, r3
 800bb94:	3710      	adds	r7, #16
 800bb96:	46bd      	mov	sp, r7
 800bb98:	bd80      	pop	{r7, pc}

0800bb9a <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t* buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 800bb9a:	b580      	push	{r7, lr}
 800bb9c:	b088      	sub	sp, #32
 800bb9e:	af04      	add	r7, sp, #16
 800bba0:	60f8      	str	r0, [r7, #12]
 800bba2:	60b9      	str	r1, [r7, #8]
 800bba4:	4611      	mov	r1, r2
 800bba6:	461a      	mov	r2, r3
 800bba8:	460b      	mov	r3, r1
 800bbaa:	80fb      	strh	r3, [r7, #6]
 800bbac:	4613      	mov	r3, r2
 800bbae:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800bbb0:	7979      	ldrb	r1, [r7, #5]
 800bbb2:	2300      	movs	r3, #0
 800bbb4:	9303      	str	r3, [sp, #12]
 800bbb6:	88fb      	ldrh	r3, [r7, #6]
 800bbb8:	9302      	str	r3, [sp, #8]
 800bbba:	68bb      	ldr	r3, [r7, #8]
 800bbbc:	9301      	str	r3, [sp, #4]
 800bbbe:	2301      	movs	r3, #1
 800bbc0:	9300      	str	r3, [sp, #0]
 800bbc2:	2300      	movs	r3, #0
 800bbc4:	2201      	movs	r2, #1
 800bbc6:	68f8      	ldr	r0, [r7, #12]
 800bbc8:	f000 fab5 	bl	800c136 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800bbcc:	2300      	movs	r3, #0

}
 800bbce:	4618      	mov	r0, r3
 800bbd0:	3710      	adds	r7, #16
 800bbd2:	46bd      	mov	sp, r7
 800bbd4:	bd80      	pop	{r7, pc}

0800bbd6 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping)
{
 800bbd6:	b580      	push	{r7, lr}
 800bbd8:	b088      	sub	sp, #32
 800bbda:	af04      	add	r7, sp, #16
 800bbdc:	60f8      	str	r0, [r7, #12]
 800bbde:	60b9      	str	r1, [r7, #8]
 800bbe0:	4611      	mov	r1, r2
 800bbe2:	461a      	mov	r2, r3
 800bbe4:	460b      	mov	r3, r1
 800bbe6:	80fb      	strh	r3, [r7, #6]
 800bbe8:	4613      	mov	r3, r2
 800bbea:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 800bbec:	68fb      	ldr	r3, [r7, #12]
 800bbee:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800bbf2:	2b00      	cmp	r3, #0
 800bbf4:	d001      	beq.n	800bbfa <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800bbf6:	2300      	movs	r3, #0
 800bbf8:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800bbfa:	7979      	ldrb	r1, [r7, #5]
 800bbfc:	7e3b      	ldrb	r3, [r7, #24]
 800bbfe:	9303      	str	r3, [sp, #12]
 800bc00:	88fb      	ldrh	r3, [r7, #6]
 800bc02:	9302      	str	r3, [sp, #8]
 800bc04:	68bb      	ldr	r3, [r7, #8]
 800bc06:	9301      	str	r3, [sp, #4]
 800bc08:	2301      	movs	r3, #1
 800bc0a:	9300      	str	r3, [sp, #0]
 800bc0c:	2302      	movs	r3, #2
 800bc0e:	2200      	movs	r2, #0
 800bc10:	68f8      	ldr	r0, [r7, #12]
 800bc12:	f000 fa90 	bl	800c136 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800bc16:	2300      	movs	r3, #0
}
 800bc18:	4618      	mov	r0, r3
 800bc1a:	3710      	adds	r7, #16
 800bc1c:	46bd      	mov	sp, r7
 800bc1e:	bd80      	pop	{r7, pc}

0800bc20 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 800bc20:	b580      	push	{r7, lr}
 800bc22:	b088      	sub	sp, #32
 800bc24:	af04      	add	r7, sp, #16
 800bc26:	60f8      	str	r0, [r7, #12]
 800bc28:	60b9      	str	r1, [r7, #8]
 800bc2a:	4611      	mov	r1, r2
 800bc2c:	461a      	mov	r2, r3
 800bc2e:	460b      	mov	r3, r1
 800bc30:	80fb      	strh	r3, [r7, #6]
 800bc32:	4613      	mov	r3, r2
 800bc34:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800bc36:	7979      	ldrb	r1, [r7, #5]
 800bc38:	2300      	movs	r3, #0
 800bc3a:	9303      	str	r3, [sp, #12]
 800bc3c:	88fb      	ldrh	r3, [r7, #6]
 800bc3e:	9302      	str	r3, [sp, #8]
 800bc40:	68bb      	ldr	r3, [r7, #8]
 800bc42:	9301      	str	r3, [sp, #4]
 800bc44:	2301      	movs	r3, #1
 800bc46:	9300      	str	r3, [sp, #0]
 800bc48:	2302      	movs	r3, #2
 800bc4a:	2201      	movs	r2, #1
 800bc4c:	68f8      	ldr	r0, [r7, #12]
 800bc4e:	f000 fa72 	bl	800c136 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800bc52:	2300      	movs	r3, #0
}
 800bc54:	4618      	mov	r0, r3
 800bc56:	3710      	adds	r7, #16
 800bc58:	46bd      	mov	sp, r7
 800bc5a:	bd80      	pop	{r7, pc}

0800bc5c <USBH_OpenPipe>:
                            uint8_t epnum,
                            uint8_t dev_address,
                            uint8_t speed,
                            uint8_t ep_type,
                            uint16_t mps)
{
 800bc5c:	b580      	push	{r7, lr}
 800bc5e:	b086      	sub	sp, #24
 800bc60:	af04      	add	r7, sp, #16
 800bc62:	6078      	str	r0, [r7, #4]
 800bc64:	4608      	mov	r0, r1
 800bc66:	4611      	mov	r1, r2
 800bc68:	461a      	mov	r2, r3
 800bc6a:	4603      	mov	r3, r0
 800bc6c:	70fb      	strb	r3, [r7, #3]
 800bc6e:	460b      	mov	r3, r1
 800bc70:	70bb      	strb	r3, [r7, #2]
 800bc72:	4613      	mov	r3, r2
 800bc74:	707b      	strb	r3, [r7, #1]

  USBH_LL_OpenPipe(phost,
 800bc76:	7878      	ldrb	r0, [r7, #1]
 800bc78:	78ba      	ldrb	r2, [r7, #2]
 800bc7a:	78f9      	ldrb	r1, [r7, #3]
 800bc7c:	8b3b      	ldrh	r3, [r7, #24]
 800bc7e:	9302      	str	r3, [sp, #8]
 800bc80:	7d3b      	ldrb	r3, [r7, #20]
 800bc82:	9301      	str	r3, [sp, #4]
 800bc84:	7c3b      	ldrb	r3, [r7, #16]
 800bc86:	9300      	str	r3, [sp, #0]
 800bc88:	4603      	mov	r3, r0
 800bc8a:	6878      	ldr	r0, [r7, #4]
 800bc8c:	f000 fa05 	bl	800c09a <USBH_LL_OpenPipe>
                        dev_address,
                        speed,
                        ep_type,
                        mps);

  return USBH_OK;
 800bc90:	2300      	movs	r3, #0

}
 800bc92:	4618      	mov	r0, r3
 800bc94:	3708      	adds	r7, #8
 800bc96:	46bd      	mov	sp, r7
 800bc98:	bd80      	pop	{r7, pc}

0800bc9a <USBH_ClosePipe>:
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe  (USBH_HandleTypeDef *phost,
                            uint8_t pipe_num)
{
 800bc9a:	b580      	push	{r7, lr}
 800bc9c:	b082      	sub	sp, #8
 800bc9e:	af00      	add	r7, sp, #0
 800bca0:	6078      	str	r0, [r7, #4]
 800bca2:	460b      	mov	r3, r1
 800bca4:	70fb      	strb	r3, [r7, #3]

  USBH_LL_ClosePipe(phost, pipe_num);
 800bca6:	78fb      	ldrb	r3, [r7, #3]
 800bca8:	4619      	mov	r1, r3
 800bcaa:	6878      	ldr	r0, [r7, #4]
 800bcac:	f000 fa24 	bl	800c0f8 <USBH_LL_ClosePipe>

  return USBH_OK;
 800bcb0:	2300      	movs	r3, #0

}
 800bcb2:	4618      	mov	r0, r3
 800bcb4:	3708      	adds	r7, #8
 800bcb6:	46bd      	mov	sp, r7
 800bcb8:	bd80      	pop	{r7, pc}

0800bcba <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe  (USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800bcba:	b580      	push	{r7, lr}
 800bcbc:	b084      	sub	sp, #16
 800bcbe:	af00      	add	r7, sp, #0
 800bcc0:	6078      	str	r0, [r7, #4]
 800bcc2:	460b      	mov	r3, r1
 800bcc4:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800bcc6:	6878      	ldr	r0, [r7, #4]
 800bcc8:	f000 f831 	bl	800bd2e <USBH_GetFreePipe>
 800bccc:	4603      	mov	r3, r0
 800bcce:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800bcd0:	89fb      	ldrh	r3, [r7, #14]
 800bcd2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800bcd6:	4293      	cmp	r3, r2
 800bcd8:	d007      	beq.n	800bcea <USBH_AllocPipe+0x30>
  {
	phost->Pipes[pipe] = 0x8000U | ep_addr;
 800bcda:	78fb      	ldrb	r3, [r7, #3]
 800bcdc:	89fa      	ldrh	r2, [r7, #14]
 800bcde:	f443 4100 	orr.w	r1, r3, #32768	; 0x8000
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	32e0      	adds	r2, #224	; 0xe0
 800bce6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
  return (uint8_t)pipe;
 800bcea:	89fb      	ldrh	r3, [r7, #14]
 800bcec:	b2db      	uxtb	r3, r3
}
 800bcee:	4618      	mov	r0, r3
 800bcf0:	3710      	adds	r7, #16
 800bcf2:	46bd      	mov	sp, r7
 800bcf4:	bd80      	pop	{r7, pc}

0800bcf6 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe  (USBH_HandleTypeDef *phost, uint8_t idx)
{
 800bcf6:	b480      	push	{r7}
 800bcf8:	b083      	sub	sp, #12
 800bcfa:	af00      	add	r7, sp, #0
 800bcfc:	6078      	str	r0, [r7, #4]
 800bcfe:	460b      	mov	r3, r1
 800bd00:	70fb      	strb	r3, [r7, #3]
   if(idx < 11U)
 800bd02:	78fb      	ldrb	r3, [r7, #3]
 800bd04:	2b0a      	cmp	r3, #10
 800bd06:	d80b      	bhi.n	800bd20 <USBH_FreePipe+0x2a>
   {
	 phost->Pipes[idx] &= 0x7FFFU;
 800bd08:	78fa      	ldrb	r2, [r7, #3]
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	32e0      	adds	r2, #224	; 0xe0
 800bd0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bd12:	78fa      	ldrb	r2, [r7, #3]
 800bd14:	f3c3 010e 	ubfx	r1, r3, #0, #15
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	32e0      	adds	r2, #224	; 0xe0
 800bd1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   }
   return USBH_OK;
 800bd20:	2300      	movs	r3, #0
}
 800bd22:	4618      	mov	r0, r3
 800bd24:	370c      	adds	r7, #12
 800bd26:	46bd      	mov	sp, r7
 800bd28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd2c:	4770      	bx	lr

0800bd2e <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe (USBH_HandleTypeDef *phost)
{
 800bd2e:	b480      	push	{r7}
 800bd30:	b085      	sub	sp, #20
 800bd32:	af00      	add	r7, sp, #0
 800bd34:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800bd36:	2300      	movs	r3, #0
 800bd38:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 800bd3a:	2300      	movs	r3, #0
 800bd3c:	73fb      	strb	r3, [r7, #15]
 800bd3e:	e00e      	b.n	800bd5e <USBH_GetFreePipe+0x30>
  {
	if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800bd40:	7bfa      	ldrb	r2, [r7, #15]
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	32e0      	adds	r2, #224	; 0xe0
 800bd46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bd4a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	d102      	bne.n	800bd58 <USBH_GetFreePipe+0x2a>
	{
	   return (uint16_t)idx;
 800bd52:	7bfb      	ldrb	r3, [r7, #15]
 800bd54:	b29b      	uxth	r3, r3
 800bd56:	e007      	b.n	800bd68 <USBH_GetFreePipe+0x3a>
  for (idx = 0U ; idx < 11U ; idx++)
 800bd58:	7bfb      	ldrb	r3, [r7, #15]
 800bd5a:	3301      	adds	r3, #1
 800bd5c:	73fb      	strb	r3, [r7, #15]
 800bd5e:	7bfb      	ldrb	r3, [r7, #15]
 800bd60:	2b0a      	cmp	r3, #10
 800bd62:	d9ed      	bls.n	800bd40 <USBH_GetFreePipe+0x12>
	}
  }
  return 0xFFFFU;
 800bd64:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800bd68:	4618      	mov	r0, r3
 800bd6a:	3714      	adds	r7, #20
 800bd6c:	46bd      	mov	sp, r7
 800bd6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd72:	4770      	bx	lr

0800bd74 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800bd74:	b580      	push	{r7, lr}
 800bd76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */
  
  /* USER CODE END USB_HOST_Init_PreTreatment */
  
  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800bd78:	2201      	movs	r2, #1
 800bd7a:	490e      	ldr	r1, [pc, #56]	; (800bdb4 <MX_USB_HOST_Init+0x40>)
 800bd7c:	480e      	ldr	r0, [pc, #56]	; (800bdb8 <MX_USB_HOST_Init+0x44>)
 800bd7e:	f7ff fb3d 	bl	800b3fc <USBH_Init>
 800bd82:	4603      	mov	r3, r0
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	d001      	beq.n	800bd8c <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800bd88:	f7f6 f90e 	bl	8001fa8 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800bd8c:	490b      	ldr	r1, [pc, #44]	; (800bdbc <MX_USB_HOST_Init+0x48>)
 800bd8e:	480a      	ldr	r0, [pc, #40]	; (800bdb8 <MX_USB_HOST_Init+0x44>)
 800bd90:	f7ff fba7 	bl	800b4e2 <USBH_RegisterClass>
 800bd94:	4603      	mov	r3, r0
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	d001      	beq.n	800bd9e <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800bd9a:	f7f6 f905 	bl	8001fa8 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800bd9e:	4806      	ldr	r0, [pc, #24]	; (800bdb8 <MX_USB_HOST_Init+0x44>)
 800bda0:	f7ff fc2c 	bl	800b5fc <USBH_Start>
 800bda4:	4603      	mov	r3, r0
 800bda6:	2b00      	cmp	r3, #0
 800bda8:	d001      	beq.n	800bdae <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800bdaa:	f7f6 f8fd 	bl	8001fa8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */
  
  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800bdae:	bf00      	nop
 800bdb0:	bd80      	pop	{r7, pc}
 800bdb2:	bf00      	nop
 800bdb4:	0800bdc1 	.word	0x0800bdc1
 800bdb8:	200035d8 	.word	0x200035d8
 800bdbc:	20000028 	.word	0x20000028

0800bdc0 <USBH_UserProcess>:
}
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800bdc0:	b480      	push	{r7}
 800bdc2:	b083      	sub	sp, #12
 800bdc4:	af00      	add	r7, sp, #0
 800bdc6:	6078      	str	r0, [r7, #4]
 800bdc8:	460b      	mov	r3, r1
 800bdca:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800bdcc:	78fb      	ldrb	r3, [r7, #3]
 800bdce:	3b01      	subs	r3, #1
 800bdd0:	2b04      	cmp	r3, #4
 800bdd2:	d819      	bhi.n	800be08 <USBH_UserProcess+0x48>
 800bdd4:	a201      	add	r2, pc, #4	; (adr r2, 800bddc <USBH_UserProcess+0x1c>)
 800bdd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bdda:	bf00      	nop
 800bddc:	0800be09 	.word	0x0800be09
 800bde0:	0800bdf9 	.word	0x0800bdf9
 800bde4:	0800be09 	.word	0x0800be09
 800bde8:	0800be01 	.word	0x0800be01
 800bdec:	0800bdf1 	.word	0x0800bdf1
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800bdf0:	4b09      	ldr	r3, [pc, #36]	; (800be18 <USBH_UserProcess+0x58>)
 800bdf2:	2203      	movs	r2, #3
 800bdf4:	701a      	strb	r2, [r3, #0]
  break;
 800bdf6:	e008      	b.n	800be0a <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800bdf8:	4b07      	ldr	r3, [pc, #28]	; (800be18 <USBH_UserProcess+0x58>)
 800bdfa:	2202      	movs	r2, #2
 800bdfc:	701a      	strb	r2, [r3, #0]
  break;
 800bdfe:	e004      	b.n	800be0a <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800be00:	4b05      	ldr	r3, [pc, #20]	; (800be18 <USBH_UserProcess+0x58>)
 800be02:	2201      	movs	r2, #1
 800be04:	701a      	strb	r2, [r3, #0]
  break;
 800be06:	e000      	b.n	800be0a <USBH_UserProcess+0x4a>

  default:
  break;
 800be08:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800be0a:	bf00      	nop
 800be0c:	370c      	adds	r7, #12
 800be0e:	46bd      	mov	sp, r7
 800be10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be14:	4770      	bx	lr
 800be16:	bf00      	nop
 800be18:	20000270 	.word	0x20000270

0800be1c <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800be1c:	b580      	push	{r7, lr}
 800be1e:	b08a      	sub	sp, #40	; 0x28
 800be20:	af00      	add	r7, sp, #0
 800be22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800be24:	f107 0314 	add.w	r3, r7, #20
 800be28:	2200      	movs	r2, #0
 800be2a:	601a      	str	r2, [r3, #0]
 800be2c:	605a      	str	r2, [r3, #4]
 800be2e:	609a      	str	r2, [r3, #8]
 800be30:	60da      	str	r2, [r3, #12]
 800be32:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	681b      	ldr	r3, [r3, #0]
 800be38:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800be3c:	d14e      	bne.n	800bedc <HAL_HCD_MspInit+0xc0>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800be3e:	4b29      	ldr	r3, [pc, #164]	; (800bee4 <HAL_HCD_MspInit+0xc8>)
 800be40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800be42:	4a28      	ldr	r2, [pc, #160]	; (800bee4 <HAL_HCD_MspInit+0xc8>)
 800be44:	f043 0301 	orr.w	r3, r3, #1
 800be48:	64d3      	str	r3, [r2, #76]	; 0x4c
 800be4a:	4b26      	ldr	r3, [pc, #152]	; (800bee4 <HAL_HCD_MspInit+0xc8>)
 800be4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800be4e:	f003 0301 	and.w	r3, r3, #1
 800be52:	613b      	str	r3, [r7, #16]
 800be54:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration    
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800be56:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800be5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800be5c:	2302      	movs	r3, #2
 800be5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800be60:	2300      	movs	r3, #0
 800be62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800be64:	2303      	movs	r3, #3
 800be66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800be68:	230a      	movs	r3, #10
 800be6a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800be6c:	f107 0314 	add.w	r3, r7, #20
 800be70:	4619      	mov	r1, r3
 800be72:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800be76:	f7f9 f861 	bl	8004f3c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800be7a:	4b1a      	ldr	r3, [pc, #104]	; (800bee4 <HAL_HCD_MspInit+0xc8>)
 800be7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800be7e:	4a19      	ldr	r2, [pc, #100]	; (800bee4 <HAL_HCD_MspInit+0xc8>)
 800be80:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800be84:	64d3      	str	r3, [r2, #76]	; 0x4c
 800be86:	4b17      	ldr	r3, [pc, #92]	; (800bee4 <HAL_HCD_MspInit+0xc8>)
 800be88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800be8a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800be8e:	60fb      	str	r3, [r7, #12]
 800be90:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800be92:	4b14      	ldr	r3, [pc, #80]	; (800bee4 <HAL_HCD_MspInit+0xc8>)
 800be94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800be96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	d114      	bne.n	800bec8 <HAL_HCD_MspInit+0xac>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800be9e:	4b11      	ldr	r3, [pc, #68]	; (800bee4 <HAL_HCD_MspInit+0xc8>)
 800bea0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bea2:	4a10      	ldr	r2, [pc, #64]	; (800bee4 <HAL_HCD_MspInit+0xc8>)
 800bea4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bea8:	6593      	str	r3, [r2, #88]	; 0x58
 800beaa:	4b0e      	ldr	r3, [pc, #56]	; (800bee4 <HAL_HCD_MspInit+0xc8>)
 800beac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800beae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800beb2:	60bb      	str	r3, [r7, #8]
 800beb4:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 800beb6:	f7fb f875 	bl	8006fa4 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800beba:	4b0a      	ldr	r3, [pc, #40]	; (800bee4 <HAL_HCD_MspInit+0xc8>)
 800bebc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bebe:	4a09      	ldr	r2, [pc, #36]	; (800bee4 <HAL_HCD_MspInit+0xc8>)
 800bec0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800bec4:	6593      	str	r3, [r2, #88]	; 0x58
 800bec6:	e001      	b.n	800becc <HAL_HCD_MspInit+0xb0>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 800bec8:	f7fb f86c 	bl	8006fa4 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800becc:	2200      	movs	r2, #0
 800bece:	2100      	movs	r1, #0
 800bed0:	2043      	movs	r0, #67	; 0x43
 800bed2:	f7f8 fffc 	bl	8004ece <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800bed6:	2043      	movs	r0, #67	; 0x43
 800bed8:	f7f9 f815 	bl	8004f06 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800bedc:	bf00      	nop
 800bede:	3728      	adds	r7, #40	; 0x28
 800bee0:	46bd      	mov	sp, r7
 800bee2:	bd80      	pop	{r7, pc}
 800bee4:	40021000 	.word	0x40021000

0800bee8 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800bee8:	b580      	push	{r7, lr}
 800beea:	b082      	sub	sp, #8
 800beec:	af00      	add	r7, sp, #0
 800beee:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bef6:	4618      	mov	r0, r3
 800bef8:	f7ff fb9f 	bl	800b63a <USBH_LL_IncTimer>
}
 800befc:	bf00      	nop
 800befe:	3708      	adds	r7, #8
 800bf00:	46bd      	mov	sp, r7
 800bf02:	bd80      	pop	{r7, pc}

0800bf04 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800bf04:	b580      	push	{r7, lr}
 800bf06:	b082      	sub	sp, #8
 800bf08:	af00      	add	r7, sp, #0
 800bf0a:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bf12:	4618      	mov	r0, r3
 800bf14:	f7ff fbd7 	bl	800b6c6 <USBH_LL_Connect>
}
 800bf18:	bf00      	nop
 800bf1a:	3708      	adds	r7, #8
 800bf1c:	46bd      	mov	sp, r7
 800bf1e:	bd80      	pop	{r7, pc}

0800bf20 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800bf20:	b580      	push	{r7, lr}
 800bf22:	b082      	sub	sp, #8
 800bf24:	af00      	add	r7, sp, #0
 800bf26:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bf2e:	4618      	mov	r0, r3
 800bf30:	f7ff fbef 	bl	800b712 <USBH_LL_Disconnect>
}
 800bf34:	bf00      	nop
 800bf36:	3708      	adds	r7, #8
 800bf38:	46bd      	mov	sp, r7
 800bf3a:	bd80      	pop	{r7, pc}

0800bf3c <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800bf3c:	b480      	push	{r7}
 800bf3e:	b083      	sub	sp, #12
 800bf40:	af00      	add	r7, sp, #0
 800bf42:	6078      	str	r0, [r7, #4]
 800bf44:	460b      	mov	r3, r1
 800bf46:	70fb      	strb	r3, [r7, #3]
 800bf48:	4613      	mov	r3, r2
 800bf4a:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800bf4c:	bf00      	nop
 800bf4e:	370c      	adds	r7, #12
 800bf50:	46bd      	mov	sp, r7
 800bf52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf56:	4770      	bx	lr

0800bf58 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800bf58:	b580      	push	{r7, lr}
 800bf5a:	b082      	sub	sp, #8
 800bf5c:	af00      	add	r7, sp, #0
 800bf5e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bf66:	4618      	mov	r0, r3
 800bf68:	f7ff fb91 	bl	800b68e <USBH_LL_PortEnabled>
} 
 800bf6c:	bf00      	nop
 800bf6e:	3708      	adds	r7, #8
 800bf70:	46bd      	mov	sp, r7
 800bf72:	bd80      	pop	{r7, pc}

0800bf74 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800bf74:	b580      	push	{r7, lr}
 800bf76:	b082      	sub	sp, #8
 800bf78:	af00      	add	r7, sp, #0
 800bf7a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bf82:	4618      	mov	r0, r3
 800bf84:	f7ff fb91 	bl	800b6aa <USBH_LL_PortDisabled>
} 
 800bf88:	bf00      	nop
 800bf8a:	3708      	adds	r7, #8
 800bf8c:	46bd      	mov	sp, r7
 800bf8e:	bd80      	pop	{r7, pc}

0800bf90 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800bf90:	b580      	push	{r7, lr}
 800bf92:	b082      	sub	sp, #8
 800bf94:	af00      	add	r7, sp, #0
 800bf96:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 800bf9e:	2b01      	cmp	r3, #1
 800bfa0:	d12a      	bne.n	800bff8 <USBH_LL_Init+0x68>
  /* Enable USB power on Pwrctrl CR2 register */
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800bfa2:	4a18      	ldr	r2, [pc, #96]	; (800c004 <USBH_LL_Init+0x74>)
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	f8c2 32c0 	str.w	r3, [r2, #704]	; 0x2c0
  phost->pData = &hhcd_USB_OTG_FS;
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	4a15      	ldr	r2, [pc, #84]	; (800c004 <USBH_LL_Init+0x74>)
 800bfae:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800bfb2:	4b14      	ldr	r3, [pc, #80]	; (800c004 <USBH_LL_Init+0x74>)
 800bfb4:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800bfb8:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800bfba:	4b12      	ldr	r3, [pc, #72]	; (800c004 <USBH_LL_Init+0x74>)
 800bfbc:	2208      	movs	r2, #8
 800bfbe:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800bfc0:	4b10      	ldr	r3, [pc, #64]	; (800c004 <USBH_LL_Init+0x74>)
 800bfc2:	2201      	movs	r2, #1
 800bfc4:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800bfc6:	4b0f      	ldr	r3, [pc, #60]	; (800c004 <USBH_LL_Init+0x74>)
 800bfc8:	2200      	movs	r2, #0
 800bfca:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800bfcc:	4b0d      	ldr	r3, [pc, #52]	; (800c004 <USBH_LL_Init+0x74>)
 800bfce:	2202      	movs	r2, #2
 800bfd0:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800bfd2:	4b0c      	ldr	r3, [pc, #48]	; (800c004 <USBH_LL_Init+0x74>)
 800bfd4:	2200      	movs	r2, #0
 800bfd6:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800bfd8:	480a      	ldr	r0, [pc, #40]	; (800c004 <USBH_LL_Init+0x74>)
 800bfda:	f7f9 f9a0 	bl	800531e <HAL_HCD_Init>
 800bfde:	4603      	mov	r3, r0
 800bfe0:	2b00      	cmp	r3, #0
 800bfe2:	d001      	beq.n	800bfe8 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800bfe4:	f7f5 ffe0 	bl	8001fa8 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800bfe8:	4806      	ldr	r0, [pc, #24]	; (800c004 <USBH_LL_Init+0x74>)
 800bfea:	f7f9 fd89 	bl	8005b00 <HAL_HCD_GetCurrentFrame>
 800bfee:	4603      	mov	r3, r0
 800bff0:	4619      	mov	r1, r3
 800bff2:	6878      	ldr	r0, [r7, #4]
 800bff4:	f7ff fb12 	bl	800b61c <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800bff8:	2300      	movs	r3, #0
}
 800bffa:	4618      	mov	r0, r3
 800bffc:	3708      	adds	r7, #8
 800bffe:	46bd      	mov	sp, r7
 800c000:	bd80      	pop	{r7, pc}
 800c002:	bf00      	nop
 800c004:	200039a4 	.word	0x200039a4

0800c008 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800c008:	b580      	push	{r7, lr}
 800c00a:	b084      	sub	sp, #16
 800c00c:	af00      	add	r7, sp, #0
 800c00e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c010:	2300      	movs	r3, #0
 800c012:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c014:	2300      	movs	r3, #0
 800c016:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c01e:	4618      	mov	r0, r3
 800c020:	f7f9 fd04 	bl	8005a2c <HAL_HCD_Start>
 800c024:	4603      	mov	r3, r0
 800c026:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c028:	7bfb      	ldrb	r3, [r7, #15]
 800c02a:	4618      	mov	r0, r3
 800c02c:	f000 f912 	bl	800c254 <USBH_Get_USB_Status>
 800c030:	4603      	mov	r3, r0
 800c032:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800c034:	7bbb      	ldrb	r3, [r7, #14]
}
 800c036:	4618      	mov	r0, r3
 800c038:	3710      	adds	r7, #16
 800c03a:	46bd      	mov	sp, r7
 800c03c:	bd80      	pop	{r7, pc}

0800c03e <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800c03e:	b580      	push	{r7, lr}
 800c040:	b084      	sub	sp, #16
 800c042:	af00      	add	r7, sp, #0
 800c044:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c046:	2300      	movs	r3, #0
 800c048:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c04a:	2300      	movs	r3, #0
 800c04c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c054:	4618      	mov	r0, r3
 800c056:	f7f9 fd0c 	bl	8005a72 <HAL_HCD_Stop>
 800c05a:	4603      	mov	r3, r0
 800c05c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c05e:	7bfb      	ldrb	r3, [r7, #15]
 800c060:	4618      	mov	r0, r3
 800c062:	f000 f8f7 	bl	800c254 <USBH_Get_USB_Status>
 800c066:	4603      	mov	r3, r0
 800c068:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800c06a:	7bbb      	ldrb	r3, [r7, #14]
}
 800c06c:	4618      	mov	r0, r3
 800c06e:	3710      	adds	r7, #16
 800c070:	46bd      	mov	sp, r7
 800c072:	bd80      	pop	{r7, pc}

0800c074 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c074:	b580      	push	{r7, lr}
 800c076:	b082      	sub	sp, #8
 800c078:	af00      	add	r7, sp, #0
 800c07a:	6078      	str	r0, [r7, #4]
 800c07c:	460b      	mov	r3, r1
 800c07e:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c086:	78fa      	ldrb	r2, [r7, #3]
 800c088:	4611      	mov	r1, r2
 800c08a:	4618      	mov	r0, r3
 800c08c:	f7f9 fd23 	bl	8005ad6 <HAL_HCD_HC_GetXferCount>
 800c090:	4603      	mov	r3, r0
}
 800c092:	4618      	mov	r0, r3
 800c094:	3708      	adds	r7, #8
 800c096:	46bd      	mov	sp, r7
 800c098:	bd80      	pop	{r7, pc}

0800c09a <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800c09a:	b590      	push	{r4, r7, lr}
 800c09c:	b089      	sub	sp, #36	; 0x24
 800c09e:	af04      	add	r7, sp, #16
 800c0a0:	6078      	str	r0, [r7, #4]
 800c0a2:	4608      	mov	r0, r1
 800c0a4:	4611      	mov	r1, r2
 800c0a6:	461a      	mov	r2, r3
 800c0a8:	4603      	mov	r3, r0
 800c0aa:	70fb      	strb	r3, [r7, #3]
 800c0ac:	460b      	mov	r3, r1
 800c0ae:	70bb      	strb	r3, [r7, #2]
 800c0b0:	4613      	mov	r3, r2
 800c0b2:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c0b4:	2300      	movs	r3, #0
 800c0b6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c0b8:	2300      	movs	r3, #0
 800c0ba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 800c0c2:	787c      	ldrb	r4, [r7, #1]
 800c0c4:	78ba      	ldrb	r2, [r7, #2]
 800c0c6:	78f9      	ldrb	r1, [r7, #3]
 800c0c8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800c0ca:	9302      	str	r3, [sp, #8]
 800c0cc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800c0d0:	9301      	str	r3, [sp, #4]
 800c0d2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c0d6:	9300      	str	r3, [sp, #0]
 800c0d8:	4623      	mov	r3, r4
 800c0da:	f7f9 f982 	bl	80053e2 <HAL_HCD_HC_Init>
 800c0de:	4603      	mov	r3, r0
 800c0e0:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800c0e2:	7bfb      	ldrb	r3, [r7, #15]
 800c0e4:	4618      	mov	r0, r3
 800c0e6:	f000 f8b5 	bl	800c254 <USBH_Get_USB_Status>
 800c0ea:	4603      	mov	r3, r0
 800c0ec:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800c0ee:	7bbb      	ldrb	r3, [r7, #14]
}
 800c0f0:	4618      	mov	r0, r3
 800c0f2:	3714      	adds	r7, #20
 800c0f4:	46bd      	mov	sp, r7
 800c0f6:	bd90      	pop	{r4, r7, pc}

0800c0f8 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c0f8:	b580      	push	{r7, lr}
 800c0fa:	b084      	sub	sp, #16
 800c0fc:	af00      	add	r7, sp, #0
 800c0fe:	6078      	str	r0, [r7, #4]
 800c100:	460b      	mov	r3, r1
 800c102:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c104:	2300      	movs	r3, #0
 800c106:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c108:	2300      	movs	r3, #0
 800c10a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c112:	78fa      	ldrb	r2, [r7, #3]
 800c114:	4611      	mov	r1, r2
 800c116:	4618      	mov	r0, r3
 800c118:	f7f9 f9fb 	bl	8005512 <HAL_HCD_HC_Halt>
 800c11c:	4603      	mov	r3, r0
 800c11e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c120:	7bfb      	ldrb	r3, [r7, #15]
 800c122:	4618      	mov	r0, r3
 800c124:	f000 f896 	bl	800c254 <USBH_Get_USB_Status>
 800c128:	4603      	mov	r3, r0
 800c12a:	73bb      	strb	r3, [r7, #14]
   
  return usb_status;
 800c12c:	7bbb      	ldrb	r3, [r7, #14]
}
 800c12e:	4618      	mov	r0, r3
 800c130:	3710      	adds	r7, #16
 800c132:	46bd      	mov	sp, r7
 800c134:	bd80      	pop	{r7, pc}

0800c136 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800c136:	b590      	push	{r4, r7, lr}
 800c138:	b089      	sub	sp, #36	; 0x24
 800c13a:	af04      	add	r7, sp, #16
 800c13c:	6078      	str	r0, [r7, #4]
 800c13e:	4608      	mov	r0, r1
 800c140:	4611      	mov	r1, r2
 800c142:	461a      	mov	r2, r3
 800c144:	4603      	mov	r3, r0
 800c146:	70fb      	strb	r3, [r7, #3]
 800c148:	460b      	mov	r3, r1
 800c14a:	70bb      	strb	r3, [r7, #2]
 800c14c:	4613      	mov	r3, r2
 800c14e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c150:	2300      	movs	r3, #0
 800c152:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c154:	2300      	movs	r3, #0
 800c156:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 800c15e:	787c      	ldrb	r4, [r7, #1]
 800c160:	78ba      	ldrb	r2, [r7, #2]
 800c162:	78f9      	ldrb	r1, [r7, #3]
 800c164:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800c168:	9303      	str	r3, [sp, #12]
 800c16a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800c16c:	9302      	str	r3, [sp, #8]
 800c16e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c170:	9301      	str	r3, [sp, #4]
 800c172:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c176:	9300      	str	r3, [sp, #0]
 800c178:	4623      	mov	r3, r4
 800c17a:	f7f9 f9ed 	bl	8005558 <HAL_HCD_HC_SubmitRequest>
 800c17e:	4603      	mov	r3, r0
 800c180:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);

  usb_status = USBH_Get_USB_Status(hal_status);
 800c182:	7bfb      	ldrb	r3, [r7, #15]
 800c184:	4618      	mov	r0, r3
 800c186:	f000 f865 	bl	800c254 <USBH_Get_USB_Status>
 800c18a:	4603      	mov	r3, r0
 800c18c:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800c18e:	7bbb      	ldrb	r3, [r7, #14]
}
 800c190:	4618      	mov	r0, r3
 800c192:	3714      	adds	r7, #20
 800c194:	46bd      	mov	sp, r7
 800c196:	bd90      	pop	{r4, r7, pc}

0800c198 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c198:	b580      	push	{r7, lr}
 800c19a:	b082      	sub	sp, #8
 800c19c:	af00      	add	r7, sp, #0
 800c19e:	6078      	str	r0, [r7, #4]
 800c1a0:	460b      	mov	r3, r1
 800c1a2:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c1aa:	78fa      	ldrb	r2, [r7, #3]
 800c1ac:	4611      	mov	r1, r2
 800c1ae:	4618      	mov	r0, r3
 800c1b0:	f7f9 fc7c 	bl	8005aac <HAL_HCD_HC_GetURBState>
 800c1b4:	4603      	mov	r3, r0
}
 800c1b6:	4618      	mov	r0, r3
 800c1b8:	3708      	adds	r7, #8
 800c1ba:	46bd      	mov	sp, r7
 800c1bc:	bd80      	pop	{r7, pc}

0800c1be <USBH_LL_DriverVBUS>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800c1be:	b580      	push	{r7, lr}
 800c1c0:	b082      	sub	sp, #8
 800c1c2:	af00      	add	r7, sp, #0
 800c1c4:	6078      	str	r0, [r7, #4]
 800c1c6:	460b      	mov	r3, r1
 800c1c8:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 800c1d0:	2b01      	cmp	r3, #1
 800c1d2:	d103      	bne.n	800c1dc <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800c1d4:	78fb      	ldrb	r3, [r7, #3]
 800c1d6:	4618      	mov	r0, r3
 800c1d8:	f000 f868 	bl	800c2ac <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800c1dc:	20c8      	movs	r0, #200	; 0xc8
 800c1de:	f7f7 f81b 	bl	8003218 <HAL_Delay>
  return USBH_OK;
 800c1e2:	2300      	movs	r3, #0
}
 800c1e4:	4618      	mov	r0, r3
 800c1e6:	3708      	adds	r7, #8
 800c1e8:	46bd      	mov	sp, r7
 800c1ea:	bd80      	pop	{r7, pc}

0800c1ec <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800c1ec:	b480      	push	{r7}
 800c1ee:	b085      	sub	sp, #20
 800c1f0:	af00      	add	r7, sp, #0
 800c1f2:	6078      	str	r0, [r7, #4]
 800c1f4:	460b      	mov	r3, r1
 800c1f6:	70fb      	strb	r3, [r7, #3]
 800c1f8:	4613      	mov	r3, r2
 800c1fa:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c202:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800c204:	78fa      	ldrb	r2, [r7, #3]
 800c206:	68f9      	ldr	r1, [r7, #12]
 800c208:	4613      	mov	r3, r2
 800c20a:	009b      	lsls	r3, r3, #2
 800c20c:	4413      	add	r3, r2
 800c20e:	00db      	lsls	r3, r3, #3
 800c210:	440b      	add	r3, r1
 800c212:	333b      	adds	r3, #59	; 0x3b
 800c214:	781b      	ldrb	r3, [r3, #0]
 800c216:	2b00      	cmp	r3, #0
 800c218:	d00a      	beq.n	800c230 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800c21a:	78fa      	ldrb	r2, [r7, #3]
 800c21c:	68f9      	ldr	r1, [r7, #12]
 800c21e:	4613      	mov	r3, r2
 800c220:	009b      	lsls	r3, r3, #2
 800c222:	4413      	add	r3, r2
 800c224:	00db      	lsls	r3, r3, #3
 800c226:	440b      	add	r3, r1
 800c228:	3350      	adds	r3, #80	; 0x50
 800c22a:	78ba      	ldrb	r2, [r7, #2]
 800c22c:	701a      	strb	r2, [r3, #0]
 800c22e:	e009      	b.n	800c244 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800c230:	78fa      	ldrb	r2, [r7, #3]
 800c232:	68f9      	ldr	r1, [r7, #12]
 800c234:	4613      	mov	r3, r2
 800c236:	009b      	lsls	r3, r3, #2
 800c238:	4413      	add	r3, r2
 800c23a:	00db      	lsls	r3, r3, #3
 800c23c:	440b      	add	r3, r1
 800c23e:	3351      	adds	r3, #81	; 0x51
 800c240:	78ba      	ldrb	r2, [r7, #2]
 800c242:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800c244:	2300      	movs	r3, #0
}
 800c246:	4618      	mov	r0, r3
 800c248:	3714      	adds	r7, #20
 800c24a:	46bd      	mov	sp, r7
 800c24c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c250:	4770      	bx	lr
	...

0800c254 <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c254:	b480      	push	{r7}
 800c256:	b085      	sub	sp, #20
 800c258:	af00      	add	r7, sp, #0
 800c25a:	4603      	mov	r3, r0
 800c25c:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c25e:	2300      	movs	r3, #0
 800c260:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c262:	79fb      	ldrb	r3, [r7, #7]
 800c264:	2b03      	cmp	r3, #3
 800c266:	d817      	bhi.n	800c298 <USBH_Get_USB_Status+0x44>
 800c268:	a201      	add	r2, pc, #4	; (adr r2, 800c270 <USBH_Get_USB_Status+0x1c>)
 800c26a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c26e:	bf00      	nop
 800c270:	0800c281 	.word	0x0800c281
 800c274:	0800c287 	.word	0x0800c287
 800c278:	0800c28d 	.word	0x0800c28d
 800c27c:	0800c293 	.word	0x0800c293
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800c280:	2300      	movs	r3, #0
 800c282:	73fb      	strb	r3, [r7, #15]
    break;
 800c284:	e00b      	b.n	800c29e <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800c286:	2302      	movs	r3, #2
 800c288:	73fb      	strb	r3, [r7, #15]
    break;
 800c28a:	e008      	b.n	800c29e <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800c28c:	2301      	movs	r3, #1
 800c28e:	73fb      	strb	r3, [r7, #15]
    break;
 800c290:	e005      	b.n	800c29e <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800c292:	2302      	movs	r3, #2
 800c294:	73fb      	strb	r3, [r7, #15]
    break;
 800c296:	e002      	b.n	800c29e <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800c298:	2302      	movs	r3, #2
 800c29a:	73fb      	strb	r3, [r7, #15]
    break;
 800c29c:	bf00      	nop
  }
  return usb_status;
 800c29e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c2a0:	4618      	mov	r0, r3
 800c2a2:	3714      	adds	r7, #20
 800c2a4:	46bd      	mov	sp, r7
 800c2a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2aa:	4770      	bx	lr

0800c2ac <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 0 : VBUS Active
  *           - 1 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{ 
 800c2ac:	b580      	push	{r7, lr}
 800c2ae:	b084      	sub	sp, #16
 800c2b0:	af00      	add	r7, sp, #0
 800c2b2:	4603      	mov	r3, r0
 800c2b4:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state; 
 800c2b6:	79fb      	ldrb	r3, [r7, #7]
 800c2b8:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800c2ba:	79fb      	ldrb	r3, [r7, #7]
 800c2bc:	2b00      	cmp	r3, #0
 800c2be:	d102      	bne.n	800c2c6 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */ 	     
    data = GPIO_PIN_SET;
 800c2c0:	2301      	movs	r3, #1
 800c2c2:	73fb      	strb	r3, [r7, #15]
 800c2c4:	e001      	b.n	800c2ca <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 800c2c6:	2300      	movs	r3, #0
 800c2c8:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_9,(GPIO_PinState)data);
 800c2ca:	7bfb      	ldrb	r3, [r7, #15]
 800c2cc:	461a      	mov	r2, r3
 800c2ce:	f44f 7100 	mov.w	r1, #512	; 0x200
 800c2d2:	4803      	ldr	r0, [pc, #12]	; (800c2e0 <MX_DriverVbusFS+0x34>)
 800c2d4:	f7f8 fff2 	bl	80052bc <HAL_GPIO_WritePin>
}
 800c2d8:	bf00      	nop
 800c2da:	3710      	adds	r7, #16
 800c2dc:	46bd      	mov	sp, r7
 800c2de:	bd80      	pop	{r7, pc}
 800c2e0:	48000800 	.word	0x48000800

0800c2e4 <arm_max_f32>:
 800c2e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c2e8:	1e4f      	subs	r7, r1, #1
 800c2ea:	ea5f 0897 	movs.w	r8, r7, lsr #2
 800c2ee:	f100 0e04 	add.w	lr, r0, #4
 800c2f2:	edd0 7a00 	vldr	s15, [r0]
 800c2f6:	d058      	beq.n	800c3aa <arm_max_f32+0xc6>
 800c2f8:	3014      	adds	r0, #20
 800c2fa:	46c4      	mov	ip, r8
 800c2fc:	2604      	movs	r6, #4
 800c2fe:	2400      	movs	r4, #0
 800c300:	ed10 6a04 	vldr	s12, [r0, #-16]
 800c304:	ed50 6a03 	vldr	s13, [r0, #-12]
 800c308:	ed10 7a02 	vldr	s14, [r0, #-8]
 800c30c:	ed50 5a01 	vldr	s11, [r0, #-4]
 800c310:	eeb4 6ae7 	vcmpe.f32	s12, s15
 800c314:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c318:	bfc8      	it	gt
 800c31a:	eef0 7a46 	vmovgt.f32	s15, s12
 800c31e:	f1a6 0503 	sub.w	r5, r6, #3
 800c322:	eef4 7ae6 	vcmpe.f32	s15, s13
 800c326:	bfc8      	it	gt
 800c328:	462c      	movgt	r4, r5
 800c32a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c32e:	bf48      	it	mi
 800c330:	eef0 7a66 	vmovmi.f32	s15, s13
 800c334:	f1a6 0502 	sub.w	r5, r6, #2
 800c338:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c33c:	bf48      	it	mi
 800c33e:	462c      	movmi	r4, r5
 800c340:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c344:	bf48      	it	mi
 800c346:	eef0 7a47 	vmovmi.f32	s15, s14
 800c34a:	f106 35ff 	add.w	r5, r6, #4294967295
 800c34e:	eef4 7ae5 	vcmpe.f32	s15, s11
 800c352:	bf48      	it	mi
 800c354:	462c      	movmi	r4, r5
 800c356:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c35a:	bf48      	it	mi
 800c35c:	4634      	movmi	r4, r6
 800c35e:	bf48      	it	mi
 800c360:	eef0 7a65 	vmovmi.f32	s15, s11
 800c364:	f1bc 0c01 	subs.w	ip, ip, #1
 800c368:	f106 0604 	add.w	r6, r6, #4
 800c36c:	f100 0010 	add.w	r0, r0, #16
 800c370:	d1c6      	bne.n	800c300 <arm_max_f32+0x1c>
 800c372:	eb0e 1e08 	add.w	lr, lr, r8, lsl #4
 800c376:	f017 0003 	ands.w	r0, r7, #3
 800c37a:	d018      	beq.n	800c3ae <arm_max_f32+0xca>
 800c37c:	1a08      	subs	r0, r1, r0
 800c37e:	ecbe 7a01 	vldmia	lr!, {s14}
 800c382:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c386:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c38a:	bfc8      	it	gt
 800c38c:	4604      	movgt	r4, r0
 800c38e:	f100 0001 	add.w	r0, r0, #1
 800c392:	bfd8      	it	le
 800c394:	eeb0 7a67 	vmovle.f32	s14, s15
 800c398:	4288      	cmp	r0, r1
 800c39a:	eef0 7a47 	vmov.f32	s15, s14
 800c39e:	d1ee      	bne.n	800c37e <arm_max_f32+0x9a>
 800c3a0:	ed82 7a00 	vstr	s14, [r2]
 800c3a4:	601c      	str	r4, [r3, #0]
 800c3a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c3aa:	4644      	mov	r4, r8
 800c3ac:	e7e3      	b.n	800c376 <arm_max_f32+0x92>
 800c3ae:	eeb0 7a67 	vmov.f32	s14, s15
 800c3b2:	e7f5      	b.n	800c3a0 <arm_max_f32+0xbc>

0800c3b4 <arm_cfft_radix4_init_f32>:
 800c3b4:	b410      	push	{r4}
 800c3b6:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800c3ba:	4c2b      	ldr	r4, [pc, #172]	; (800c468 <arm_cfft_radix4_init_f32+0xb4>)
 800c3bc:	7082      	strb	r2, [r0, #2]
 800c3be:	70c3      	strb	r3, [r0, #3]
 800c3c0:	8001      	strh	r1, [r0, #0]
 800c3c2:	6044      	str	r4, [r0, #4]
 800c3c4:	d043      	beq.n	800c44e <arm_cfft_radix4_init_f32+0x9a>
 800c3c6:	d80f      	bhi.n	800c3e8 <arm_cfft_radix4_init_f32+0x34>
 800c3c8:	2910      	cmp	r1, #16
 800c3ca:	d032      	beq.n	800c432 <arm_cfft_radix4_init_f32+0x7e>
 800c3cc:	2940      	cmp	r1, #64	; 0x40
 800c3ce:	d11e      	bne.n	800c40e <arm_cfft_radix4_init_f32+0x5a>
 800c3d0:	f04f 5272 	mov.w	r2, #1015021568	; 0x3c800000
 800c3d4:	4b25      	ldr	r3, [pc, #148]	; (800c46c <arm_cfft_radix4_init_f32+0xb8>)
 800c3d6:	8181      	strh	r1, [r0, #12]
 800c3d8:	81c1      	strh	r1, [r0, #14]
 800c3da:	6102      	str	r2, [r0, #16]
 800c3dc:	6083      	str	r3, [r0, #8]
 800c3de:	2000      	movs	r0, #0
 800c3e0:	b240      	sxtb	r0, r0
 800c3e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c3e6:	4770      	bx	lr
 800c3e8:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800c3ec:	d014      	beq.n	800c418 <arm_cfft_radix4_init_f32+0x64>
 800c3ee:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 800c3f2:	d10c      	bne.n	800c40e <arm_cfft_radix4_init_f32+0x5a>
 800c3f4:	f04f 5366 	mov.w	r3, #964689920	; 0x39800000
 800c3f8:	6103      	str	r3, [r0, #16]
 800c3fa:	4a1d      	ldr	r2, [pc, #116]	; (800c470 <arm_cfft_radix4_init_f32+0xbc>)
 800c3fc:	6082      	str	r2, [r0, #8]
 800c3fe:	2301      	movs	r3, #1
 800c400:	8183      	strh	r3, [r0, #12]
 800c402:	81c3      	strh	r3, [r0, #14]
 800c404:	2000      	movs	r0, #0
 800c406:	b240      	sxtb	r0, r0
 800c408:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c40c:	4770      	bx	lr
 800c40e:	20ff      	movs	r0, #255	; 0xff
 800c410:	b240      	sxtb	r0, r0
 800c412:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c416:	4770      	bx	lr
 800c418:	f04f 536a 	mov.w	r3, #981467136	; 0x3a800000
 800c41c:	6103      	str	r3, [r0, #16]
 800c41e:	4a15      	ldr	r2, [pc, #84]	; (800c474 <arm_cfft_radix4_init_f32+0xc0>)
 800c420:	6082      	str	r2, [r0, #8]
 800c422:	2304      	movs	r3, #4
 800c424:	8183      	strh	r3, [r0, #12]
 800c426:	81c3      	strh	r3, [r0, #14]
 800c428:	2000      	movs	r0, #0
 800c42a:	b240      	sxtb	r0, r0
 800c42c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c430:	4770      	bx	lr
 800c432:	f04f 5376 	mov.w	r3, #1031798784	; 0x3d800000
 800c436:	6103      	str	r3, [r0, #16]
 800c438:	4a0f      	ldr	r2, [pc, #60]	; (800c478 <arm_cfft_radix4_init_f32+0xc4>)
 800c43a:	6082      	str	r2, [r0, #8]
 800c43c:	f44f 7380 	mov.w	r3, #256	; 0x100
 800c440:	8183      	strh	r3, [r0, #12]
 800c442:	81c3      	strh	r3, [r0, #14]
 800c444:	2000      	movs	r0, #0
 800c446:	b240      	sxtb	r0, r0
 800c448:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c44c:	4770      	bx	lr
 800c44e:	f04f 536e 	mov.w	r3, #998244352	; 0x3b800000
 800c452:	6103      	str	r3, [r0, #16]
 800c454:	4a09      	ldr	r2, [pc, #36]	; (800c47c <arm_cfft_radix4_init_f32+0xc8>)
 800c456:	6082      	str	r2, [r0, #8]
 800c458:	2310      	movs	r3, #16
 800c45a:	8183      	strh	r3, [r0, #12]
 800c45c:	81c3      	strh	r3, [r0, #14]
 800c45e:	2000      	movs	r0, #0
 800c460:	b240      	sxtb	r0, r0
 800c462:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c466:	4770      	bx	lr
 800c468:	0800f378 	.word	0x0800f378
 800c46c:	0800ebf6 	.word	0x0800ebf6
 800c470:	0800eb78 	.word	0x0800eb78
 800c474:	0800eb7e 	.word	0x0800eb7e
 800c478:	0800ed76 	.word	0x0800ed76
 800c47c:	0800eb96 	.word	0x0800eb96

0800c480 <arm_radix4_butterfly_f32>:
 800c480:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c484:	ed2d 8b06 	vpush	{d8-d10}
 800c488:	468a      	mov	sl, r1
 800c48a:	0889      	lsrs	r1, r1, #2
 800c48c:	b08d      	sub	sp, #52	; 0x34
 800c48e:	ea4f 0cc1 	mov.w	ip, r1, lsl #3
 800c492:	eb00 040c 	add.w	r4, r0, ip
 800c496:	460d      	mov	r5, r1
 800c498:	461f      	mov	r7, r3
 800c49a:	4691      	mov	r9, r2
 800c49c:	920a      	str	r2, [sp, #40]	; 0x28
 800c49e:	eb04 020c 	add.w	r2, r4, ip
 800c4a2:	4606      	mov	r6, r0
 800c4a4:	9300      	str	r3, [sp, #0]
 800c4a6:	eb07 0e47 	add.w	lr, r7, r7, lsl #1
 800c4aa:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 800c4ae:	eba2 07c5 	sub.w	r7, r2, r5, lsl #3
 800c4b2:	9009      	str	r0, [sp, #36]	; 0x24
 800c4b4:	f10c 0004 	add.w	r0, ip, #4
 800c4b8:	9701      	str	r7, [sp, #4]
 800c4ba:	9103      	str	r1, [sp, #12]
 800c4bc:	4430      	add	r0, r6
 800c4be:	4631      	mov	r1, r6
 800c4c0:	eb06 03c3 	add.w	r3, r6, r3, lsl #3
 800c4c4:	1d37      	adds	r7, r6, #4
 800c4c6:	9e00      	ldr	r6, [sp, #0]
 800c4c8:	46ab      	mov	fp, r5
 800c4ca:	00f5      	lsls	r5, r6, #3
 800c4cc:	9502      	str	r5, [sp, #8]
 800c4ce:	f8cd b010 	str.w	fp, [sp, #16]
 800c4d2:	f8dd b008 	ldr.w	fp, [sp, #8]
 800c4d6:	f8cd a008 	str.w	sl, [sp, #8]
 800c4da:	f8dd a004 	ldr.w	sl, [sp, #4]
 800c4de:	ea4f 1806 	mov.w	r8, r6, lsl #4
 800c4e2:	ea4f 0ece 	mov.w	lr, lr, lsl #3
 800c4e6:	464e      	mov	r6, r9
 800c4e8:	464d      	mov	r5, r9
 800c4ea:	edd1 4a01 	vldr	s9, [r1, #4]
 800c4ee:	ed10 4a01 	vldr	s8, [r0, #-4]
 800c4f2:	ed17 6a01 	vldr	s12, [r7, #-4]
 800c4f6:	edd2 6a00 	vldr	s13, [r2]
 800c4fa:	ed94 7a01 	vldr	s14, [r4, #4]
 800c4fe:	edd3 7a01 	vldr	s15, [r3, #4]
 800c502:	ed93 5a00 	vldr	s10, [r3]
 800c506:	edd2 5a01 	vldr	s11, [r2, #4]
 800c50a:	ed99 3a00 	vldr	s6, [r9]
 800c50e:	edd9 3a01 	vldr	s7, [r9, #4]
 800c512:	ee36 2a26 	vadd.f32	s4, s12, s13
 800c516:	ee74 2a05 	vadd.f32	s5, s8, s10
 800c51a:	ee34 1aa5 	vadd.f32	s2, s9, s11
 800c51e:	ee77 1a27 	vadd.f32	s3, s14, s15
 800c522:	ee32 0a22 	vadd.f32	s0, s4, s5
 800c526:	ee71 0a21 	vadd.f32	s1, s2, s3
 800c52a:	ee36 6a66 	vsub.f32	s12, s12, s13
 800c52e:	ee34 5a45 	vsub.f32	s10, s8, s10
 800c532:	ee74 5ae5 	vsub.f32	s11, s9, s11
 800c536:	ee37 7a67 	vsub.f32	s14, s14, s15
 800c53a:	ed07 0a01 	vstr	s0, [r7, #-4]
 800c53e:	edc1 0a01 	vstr	s1, [r1, #4]
 800c542:	ed95 4a00 	vldr	s8, [r5]
 800c546:	edd6 6a00 	vldr	s13, [r6]
 800c54a:	edd6 7a01 	vldr	s15, [r6, #4]
 800c54e:	ee72 4a62 	vsub.f32	s9, s4, s5
 800c552:	ee71 1a61 	vsub.f32	s3, s2, s3
 800c556:	ee75 2ac5 	vsub.f32	s5, s11, s10
 800c55a:	ed95 1a01 	vldr	s2, [r5, #4]
 800c55e:	ee36 2a07 	vadd.f32	s4, s12, s14
 800c562:	ee36 7a47 	vsub.f32	s14, s12, s14
 800c566:	ee35 6a25 	vadd.f32	s12, s10, s11
 800c56a:	ee62 0a04 	vmul.f32	s1, s4, s8
 800c56e:	ee21 5a83 	vmul.f32	s10, s3, s6
 800c572:	ee22 2a01 	vmul.f32	s4, s4, s2
 800c576:	ee22 4a84 	vmul.f32	s8, s5, s8
 800c57a:	ee22 1a81 	vmul.f32	s2, s5, s2
 800c57e:	ee67 5a26 	vmul.f32	s11, s14, s13
 800c582:	ee64 2a83 	vmul.f32	s5, s9, s6
 800c586:	ee66 6a26 	vmul.f32	s13, s12, s13
 800c58a:	ee64 4aa3 	vmul.f32	s9, s9, s7
 800c58e:	ee26 6a27 	vmul.f32	s12, s12, s15
 800c592:	ee61 1aa3 	vmul.f32	s3, s3, s7
 800c596:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c59a:	ee30 3a81 	vadd.f32	s6, s1, s2
 800c59e:	ee34 4a42 	vsub.f32	s8, s8, s4
 800c5a2:	ee72 3aa1 	vadd.f32	s7, s5, s3
 800c5a6:	ee35 5a64 	vsub.f32	s10, s10, s9
 800c5aa:	ee35 7a86 	vadd.f32	s14, s11, s12
 800c5ae:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800c5b2:	3108      	adds	r1, #8
 800c5b4:	4551      	cmp	r1, sl
 800c5b6:	ed40 3a01 	vstr	s7, [r0, #-4]
 800c5ba:	f107 0708 	add.w	r7, r7, #8
 800c5be:	ed84 5a01 	vstr	s10, [r4, #4]
 800c5c2:	44c1      	add	r9, r8
 800c5c4:	ed82 3a00 	vstr	s6, [r2]
 800c5c8:	ed82 4a01 	vstr	s8, [r2, #4]
 800c5cc:	445d      	add	r5, fp
 800c5ce:	ed83 7a00 	vstr	s14, [r3]
 800c5d2:	edc3 7a01 	vstr	s15, [r3, #4]
 800c5d6:	4476      	add	r6, lr
 800c5d8:	f100 0008 	add.w	r0, r0, #8
 800c5dc:	f104 0408 	add.w	r4, r4, #8
 800c5e0:	f102 0208 	add.w	r2, r2, #8
 800c5e4:	f103 0308 	add.w	r3, r3, #8
 800c5e8:	f47f af7f 	bne.w	800c4ea <arm_radix4_butterfly_f32+0x6a>
 800c5ec:	9b00      	ldr	r3, [sp, #0]
 800c5ee:	f8bd 200c 	ldrh.w	r2, [sp, #12]
 800c5f2:	f8dd b010 	ldr.w	fp, [sp, #16]
 800c5f6:	f8dd a008 	ldr.w	sl, [sp, #8]
 800c5fa:	920b      	str	r2, [sp, #44]	; 0x2c
 800c5fc:	009b      	lsls	r3, r3, #2
 800c5fe:	b29b      	uxth	r3, r3
 800c600:	2a04      	cmp	r2, #4
 800c602:	9306      	str	r3, [sp, #24]
 800c604:	f240 80b9 	bls.w	800c77a <arm_radix4_butterfly_f32+0x2fa>
 800c608:	9207      	str	r2, [sp, #28]
 800c60a:	9806      	ldr	r0, [sp, #24]
 800c60c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800c60e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800c610:	ea4f 039b 	mov.w	r3, fp, lsr #2
 800c614:	4619      	mov	r1, r3
 800c616:	9308      	str	r3, [sp, #32]
 800c618:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 800c61c:	1e4a      	subs	r2, r1, #1
 800c61e:	00db      	lsls	r3, r3, #3
 800c620:	9205      	str	r2, [sp, #20]
 800c622:	9303      	str	r3, [sp, #12]
 800c624:	010a      	lsls	r2, r1, #4
 800c626:	0103      	lsls	r3, r0, #4
 800c628:	9204      	str	r2, [sp, #16]
 800c62a:	9302      	str	r3, [sp, #8]
 800c62c:	00c2      	lsls	r2, r0, #3
 800c62e:	2300      	movs	r3, #0
 800c630:	eb06 09c1 	add.w	r9, r6, r1, lsl #3
 800c634:	9201      	str	r2, [sp, #4]
 800c636:	46b8      	mov	r8, r7
 800c638:	46be      	mov	lr, r7
 800c63a:	9300      	str	r3, [sp, #0]
 800c63c:	9b04      	ldr	r3, [sp, #16]
 800c63e:	ed97 1a00 	vldr	s2, [r7]
 800c642:	edd7 1a01 	vldr	s3, [r7, #4]
 800c646:	ed9e 2a00 	vldr	s4, [lr]
 800c64a:	edde 2a01 	vldr	s5, [lr, #4]
 800c64e:	ed98 3a00 	vldr	s6, [r8]
 800c652:	edd8 3a01 	vldr	s7, [r8, #4]
 800c656:	9d00      	ldr	r5, [sp, #0]
 800c658:	18f1      	adds	r1, r6, r3
 800c65a:	eb09 0203 	add.w	r2, r9, r3
 800c65e:	1d34      	adds	r4, r6, #4
 800c660:	464b      	mov	r3, r9
 800c662:	4630      	mov	r0, r6
 800c664:	ed90 4a01 	vldr	s8, [r0, #4]
 800c668:	ed54 5a01 	vldr	s11, [r4, #-4]
 800c66c:	ed91 7a00 	vldr	s14, [r1]
 800c670:	edd2 7a00 	vldr	s15, [r2]
 800c674:	edd3 4a01 	vldr	s9, [r3, #4]
 800c678:	ed92 5a01 	vldr	s10, [r2, #4]
 800c67c:	ed93 6a00 	vldr	s12, [r3]
 800c680:	edd1 6a01 	vldr	s13, [r1, #4]
 800c684:	ee35 0a87 	vadd.f32	s0, s11, s14
 800c688:	ee34 8a26 	vadd.f32	s16, s8, s13
 800c68c:	ee76 8a27 	vadd.f32	s17, s12, s15
 800c690:	ee74 6a66 	vsub.f32	s13, s8, s13
 800c694:	ee36 6a67 	vsub.f32	s12, s12, s15
 800c698:	ee75 5ac7 	vsub.f32	s11, s11, s14
 800c69c:	ee74 7ac5 	vsub.f32	s15, s9, s10
 800c6a0:	ee74 0a85 	vadd.f32	s1, s9, s10
 800c6a4:	ee35 7ae7 	vsub.f32	s14, s11, s15
 800c6a8:	ee78 4a60 	vsub.f32	s9, s16, s1
 800c6ac:	ee35 5aa7 	vadd.f32	s10, s11, s15
 800c6b0:	ee30 4a68 	vsub.f32	s8, s0, s17
 800c6b4:	ee76 5ac6 	vsub.f32	s11, s13, s12
 800c6b8:	ee76 7a26 	vadd.f32	s15, s12, s13
 800c6bc:	ee64 aa02 	vmul.f32	s21, s8, s4
 800c6c0:	ee24 aaa2 	vmul.f32	s20, s9, s5
 800c6c4:	ee24 4a22 	vmul.f32	s8, s8, s5
 800c6c8:	ee65 9a01 	vmul.f32	s19, s10, s2
 800c6cc:	ee25 9aa1 	vmul.f32	s18, s11, s3
 800c6d0:	ee27 6a03 	vmul.f32	s12, s14, s6
 800c6d4:	ee67 6aa3 	vmul.f32	s13, s15, s7
 800c6d8:	ee64 4a82 	vmul.f32	s9, s9, s4
 800c6dc:	ee25 5a21 	vmul.f32	s10, s10, s3
 800c6e0:	ee65 5a81 	vmul.f32	s11, s11, s2
 800c6e4:	ee27 7a23 	vmul.f32	s14, s14, s7
 800c6e8:	ee67 7a83 	vmul.f32	s15, s15, s6
 800c6ec:	ee78 0a20 	vadd.f32	s1, s16, s1
 800c6f0:	ee74 4ac4 	vsub.f32	s9, s9, s8
 800c6f4:	ee30 0a28 	vadd.f32	s0, s0, s17
 800c6f8:	ee3a 8a8a 	vadd.f32	s16, s21, s20
 800c6fc:	ee39 4a89 	vadd.f32	s8, s19, s18
 800c700:	ee75 5ac5 	vsub.f32	s11, s11, s10
 800c704:	ee76 6a26 	vadd.f32	s13, s12, s13
 800c708:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c70c:	445d      	add	r5, fp
 800c70e:	45aa      	cmp	sl, r5
 800c710:	ed04 0a01 	vstr	s0, [r4, #-4]
 800c714:	edc0 0a01 	vstr	s1, [r0, #4]
 800c718:	4464      	add	r4, ip
 800c71a:	ed83 8a00 	vstr	s16, [r3]
 800c71e:	edc3 4a01 	vstr	s9, [r3, #4]
 800c722:	4460      	add	r0, ip
 800c724:	ed81 4a00 	vstr	s8, [r1]
 800c728:	edc1 5a01 	vstr	s11, [r1, #4]
 800c72c:	4463      	add	r3, ip
 800c72e:	edc2 6a00 	vstr	s13, [r2]
 800c732:	edc2 7a01 	vstr	s15, [r2, #4]
 800c736:	4461      	add	r1, ip
 800c738:	4462      	add	r2, ip
 800c73a:	d893      	bhi.n	800c664 <arm_radix4_butterfly_f32+0x1e4>
 800c73c:	9a01      	ldr	r2, [sp, #4]
 800c73e:	9b00      	ldr	r3, [sp, #0]
 800c740:	4417      	add	r7, r2
 800c742:	9a02      	ldr	r2, [sp, #8]
 800c744:	4496      	add	lr, r2
 800c746:	9a03      	ldr	r2, [sp, #12]
 800c748:	4490      	add	r8, r2
 800c74a:	9a05      	ldr	r2, [sp, #20]
 800c74c:	3301      	adds	r3, #1
 800c74e:	4293      	cmp	r3, r2
 800c750:	9300      	str	r3, [sp, #0]
 800c752:	f106 0608 	add.w	r6, r6, #8
 800c756:	f109 0908 	add.w	r9, r9, #8
 800c75a:	f67f af6f 	bls.w	800c63c <arm_radix4_butterfly_f32+0x1bc>
 800c75e:	9b06      	ldr	r3, [sp, #24]
 800c760:	9a07      	ldr	r2, [sp, #28]
 800c762:	f8dd b020 	ldr.w	fp, [sp, #32]
 800c766:	0892      	lsrs	r2, r2, #2
 800c768:	009b      	lsls	r3, r3, #2
 800c76a:	b29b      	uxth	r3, r3
 800c76c:	2a04      	cmp	r2, #4
 800c76e:	9207      	str	r2, [sp, #28]
 800c770:	9306      	str	r3, [sp, #24]
 800c772:	d902      	bls.n	800c77a <arm_radix4_butterfly_f32+0x2fa>
 800c774:	ea4f 0ccb 	mov.w	ip, fp, lsl #3
 800c778:	e747      	b.n	800c60a <arm_radix4_butterfly_f32+0x18a>
 800c77a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c77c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c77e:	3320      	adds	r3, #32
 800c780:	ed53 4a04 	vldr	s9, [r3, #-16]
 800c784:	ed13 6a06 	vldr	s12, [r3, #-24]	; 0xffffffe8
 800c788:	ed13 5a05 	vldr	s10, [r3, #-20]	; 0xffffffec
 800c78c:	ed53 5a01 	vldr	s11, [r3, #-4]
 800c790:	ed53 6a07 	vldr	s13, [r3, #-28]	; 0xffffffe4
 800c794:	ed13 4a08 	vldr	s8, [r3, #-32]	; 0xffffffe0
 800c798:	ed13 7a02 	vldr	s14, [r3, #-8]
 800c79c:	ed53 7a03 	vldr	s15, [r3, #-12]
 800c7a0:	ee34 3a24 	vadd.f32	s6, s8, s9
 800c7a4:	ee76 3a07 	vadd.f32	s7, s12, s14
 800c7a8:	ee34 4a64 	vsub.f32	s8, s8, s9
 800c7ac:	ee36 7a47 	vsub.f32	s14, s12, s14
 800c7b0:	ee75 4a65 	vsub.f32	s9, s10, s11
 800c7b4:	ee35 6a25 	vadd.f32	s12, s10, s11
 800c7b8:	ee76 5aa7 	vadd.f32	s11, s13, s15
 800c7bc:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800c7c0:	ee73 2a23 	vadd.f32	s5, s6, s7
 800c7c4:	ee35 5a86 	vadd.f32	s10, s11, s12
 800c7c8:	ee73 3a63 	vsub.f32	s7, s6, s7
 800c7cc:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800c7d0:	ee34 3a24 	vadd.f32	s6, s8, s9
 800c7d4:	ee35 6ac6 	vsub.f32	s12, s11, s12
 800c7d8:	ee74 4a64 	vsub.f32	s9, s8, s9
 800c7dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c7e0:	3a01      	subs	r2, #1
 800c7e2:	ed43 2a08 	vstr	s5, [r3, #-32]	; 0xffffffe0
 800c7e6:	ed43 3a06 	vstr	s7, [r3, #-24]	; 0xffffffe8
 800c7ea:	ed03 3a04 	vstr	s6, [r3, #-16]
 800c7ee:	ed43 4a02 	vstr	s9, [r3, #-8]
 800c7f2:	ed03 5a07 	vstr	s10, [r3, #-28]	; 0xffffffe4
 800c7f6:	ed03 6a05 	vstr	s12, [r3, #-20]	; 0xffffffec
 800c7fa:	ed43 6a03 	vstr	s13, [r3, #-12]
 800c7fe:	ed43 7a01 	vstr	s15, [r3, #-4]
 800c802:	f103 0320 	add.w	r3, r3, #32
 800c806:	d1bb      	bne.n	800c780 <arm_radix4_butterfly_f32+0x300>
 800c808:	b00d      	add	sp, #52	; 0x34
 800c80a:	ecbd 8b06 	vpop	{d8-d10}
 800c80e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c812:	bf00      	nop

0800c814 <arm_radix4_butterfly_inverse_f32>:
 800c814:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c818:	ed2d 8b08 	vpush	{d8-d11}
 800c81c:	b08d      	sub	sp, #52	; 0x34
 800c81e:	468a      	mov	sl, r1
 800c820:	9300      	str	r3, [sp, #0]
 800c822:	0889      	lsrs	r1, r1, #2
 800c824:	9c00      	ldr	r4, [sp, #0]
 800c826:	9103      	str	r1, [sp, #12]
 800c828:	460d      	mov	r5, r1
 800c82a:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800c82e:	461f      	mov	r7, r3
 800c830:	46ab      	mov	fp, r5
 800c832:	ea4f 0cc5 	mov.w	ip, r5, lsl #3
 800c836:	eba1 08c5 	sub.w	r8, r1, r5, lsl #3
 800c83a:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 800c83e:	0125      	lsls	r5, r4, #4
 800c840:	00e4      	lsls	r4, r4, #3
 800c842:	9402      	str	r4, [sp, #8]
 800c844:	9501      	str	r5, [sp, #4]
 800c846:	4606      	mov	r6, r0
 800c848:	4691      	mov	r9, r2
 800c84a:	eb07 0e47 	add.w	lr, r7, r7, lsl #1
 800c84e:	9009      	str	r0, [sp, #36]	; 0x24
 800c850:	f8cd b010 	str.w	fp, [sp, #16]
 800c854:	f10c 0004 	add.w	r0, ip, #4
 800c858:	f8dd b008 	ldr.w	fp, [sp, #8]
 800c85c:	f8cd a008 	str.w	sl, [sp, #8]
 800c860:	f8dd a004 	ldr.w	sl, [sp, #4]
 800c864:	920a      	str	r2, [sp, #40]	; 0x28
 800c866:	4430      	add	r0, r6
 800c868:	4632      	mov	r2, r6
 800c86a:	eb06 03c3 	add.w	r3, r6, r3, lsl #3
 800c86e:	4647      	mov	r7, r8
 800c870:	ea4f 0ece 	mov.w	lr, lr, lsl #3
 800c874:	3604      	adds	r6, #4
 800c876:	464d      	mov	r5, r9
 800c878:	464c      	mov	r4, r9
 800c87a:	edd2 4a01 	vldr	s9, [r2, #4]
 800c87e:	ed10 4a01 	vldr	s8, [r0, #-4]
 800c882:	ed16 6a01 	vldr	s12, [r6, #-4]
 800c886:	edd1 6a00 	vldr	s13, [r1]
 800c88a:	ed97 7a01 	vldr	s14, [r7, #4]
 800c88e:	edd3 7a01 	vldr	s15, [r3, #4]
 800c892:	edd3 5a00 	vldr	s11, [r3]
 800c896:	ed91 5a01 	vldr	s10, [r1, #4]
 800c89a:	ed99 3a00 	vldr	s6, [r9]
 800c89e:	edd9 3a01 	vldr	s7, [r9, #4]
 800c8a2:	ee36 2a26 	vadd.f32	s4, s12, s13
 800c8a6:	ee74 2a25 	vadd.f32	s5, s8, s11
 800c8aa:	ee34 1a85 	vadd.f32	s2, s9, s10
 800c8ae:	ee77 1a27 	vadd.f32	s3, s14, s15
 800c8b2:	ee32 8a22 	vadd.f32	s16, s4, s5
 800c8b6:	ee71 0a21 	vadd.f32	s1, s2, s3
 800c8ba:	ee36 6a66 	vsub.f32	s12, s12, s13
 800c8be:	ee74 5a65 	vsub.f32	s11, s8, s11
 800c8c2:	ee34 5ac5 	vsub.f32	s10, s9, s10
 800c8c6:	ee37 7a67 	vsub.f32	s14, s14, s15
 800c8ca:	ed06 8a01 	vstr	s16, [r6, #-4]
 800c8ce:	edc2 0a01 	vstr	s1, [r2, #4]
 800c8d2:	ed94 4a00 	vldr	s8, [r4]
 800c8d6:	edd5 6a00 	vldr	s13, [r5]
 800c8da:	edd5 7a01 	vldr	s15, [r5, #4]
 800c8de:	ee72 4a62 	vsub.f32	s9, s4, s5
 800c8e2:	ee71 1a61 	vsub.f32	s3, s2, s3
 800c8e6:	ee75 2a25 	vadd.f32	s5, s10, s11
 800c8ea:	ed94 1a01 	vldr	s2, [r4, #4]
 800c8ee:	ee36 2a47 	vsub.f32	s4, s12, s14
 800c8f2:	ee36 7a07 	vadd.f32	s14, s12, s14
 800c8f6:	ee35 6a65 	vsub.f32	s12, s10, s11
 800c8fa:	ee62 0a04 	vmul.f32	s1, s4, s8
 800c8fe:	ee21 5a83 	vmul.f32	s10, s3, s6
 800c902:	ee22 2a01 	vmul.f32	s4, s4, s2
 800c906:	ee22 4a84 	vmul.f32	s8, s5, s8
 800c90a:	ee22 1a81 	vmul.f32	s2, s5, s2
 800c90e:	ee67 5a26 	vmul.f32	s11, s14, s13
 800c912:	ee64 2a83 	vmul.f32	s5, s9, s6
 800c916:	ee66 6a26 	vmul.f32	s13, s12, s13
 800c91a:	ee64 4aa3 	vmul.f32	s9, s9, s7
 800c91e:	ee26 6a27 	vmul.f32	s12, s12, s15
 800c922:	ee61 1aa3 	vmul.f32	s3, s3, s7
 800c926:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c92a:	ee30 3ac1 	vsub.f32	s6, s1, s2
 800c92e:	ee34 4a02 	vadd.f32	s8, s8, s4
 800c932:	ee72 3ae1 	vsub.f32	s7, s5, s3
 800c936:	ee35 5a24 	vadd.f32	s10, s10, s9
 800c93a:	ee35 7ac6 	vsub.f32	s14, s11, s12
 800c93e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c942:	3208      	adds	r2, #8
 800c944:	4542      	cmp	r2, r8
 800c946:	ed40 3a01 	vstr	s7, [r0, #-4]
 800c94a:	f106 0608 	add.w	r6, r6, #8
 800c94e:	ed87 5a01 	vstr	s10, [r7, #4]
 800c952:	44d1      	add	r9, sl
 800c954:	ed81 3a00 	vstr	s6, [r1]
 800c958:	ed81 4a01 	vstr	s8, [r1, #4]
 800c95c:	445c      	add	r4, fp
 800c95e:	ed83 7a00 	vstr	s14, [r3]
 800c962:	edc3 7a01 	vstr	s15, [r3, #4]
 800c966:	4475      	add	r5, lr
 800c968:	f100 0008 	add.w	r0, r0, #8
 800c96c:	f107 0708 	add.w	r7, r7, #8
 800c970:	f101 0108 	add.w	r1, r1, #8
 800c974:	f103 0308 	add.w	r3, r3, #8
 800c978:	f47f af7f 	bne.w	800c87a <arm_radix4_butterfly_inverse_f32+0x66>
 800c97c:	9b00      	ldr	r3, [sp, #0]
 800c97e:	f8bd 200c 	ldrh.w	r2, [sp, #12]
 800c982:	f8dd b010 	ldr.w	fp, [sp, #16]
 800c986:	f8dd a008 	ldr.w	sl, [sp, #8]
 800c98a:	920b      	str	r2, [sp, #44]	; 0x2c
 800c98c:	009b      	lsls	r3, r3, #2
 800c98e:	b29b      	uxth	r3, r3
 800c990:	2a04      	cmp	r2, #4
 800c992:	9306      	str	r3, [sp, #24]
 800c994:	f240 80b9 	bls.w	800cb0a <arm_radix4_butterfly_inverse_f32+0x2f6>
 800c998:	9207      	str	r2, [sp, #28]
 800c99a:	9806      	ldr	r0, [sp, #24]
 800c99c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800c99e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800c9a0:	ea4f 039b 	mov.w	r3, fp, lsr #2
 800c9a4:	4619      	mov	r1, r3
 800c9a6:	9308      	str	r3, [sp, #32]
 800c9a8:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 800c9ac:	1e4a      	subs	r2, r1, #1
 800c9ae:	00db      	lsls	r3, r3, #3
 800c9b0:	9205      	str	r2, [sp, #20]
 800c9b2:	9303      	str	r3, [sp, #12]
 800c9b4:	010a      	lsls	r2, r1, #4
 800c9b6:	0103      	lsls	r3, r0, #4
 800c9b8:	9204      	str	r2, [sp, #16]
 800c9ba:	9302      	str	r3, [sp, #8]
 800c9bc:	00c2      	lsls	r2, r0, #3
 800c9be:	2300      	movs	r3, #0
 800c9c0:	eb06 09c1 	add.w	r9, r6, r1, lsl #3
 800c9c4:	9201      	str	r2, [sp, #4]
 800c9c6:	46b8      	mov	r8, r7
 800c9c8:	46be      	mov	lr, r7
 800c9ca:	9300      	str	r3, [sp, #0]
 800c9cc:	9b04      	ldr	r3, [sp, #16]
 800c9ce:	ed97 1a00 	vldr	s2, [r7]
 800c9d2:	edd7 1a01 	vldr	s3, [r7, #4]
 800c9d6:	ed9e 2a00 	vldr	s4, [lr]
 800c9da:	edde 2a01 	vldr	s5, [lr, #4]
 800c9de:	ed98 3a00 	vldr	s6, [r8]
 800c9e2:	edd8 3a01 	vldr	s7, [r8, #4]
 800c9e6:	9d00      	ldr	r5, [sp, #0]
 800c9e8:	18f1      	adds	r1, r6, r3
 800c9ea:	eb09 0203 	add.w	r2, r9, r3
 800c9ee:	1d34      	adds	r4, r6, #4
 800c9f0:	464b      	mov	r3, r9
 800c9f2:	4630      	mov	r0, r6
 800c9f4:	ed90 4a01 	vldr	s8, [r0, #4]
 800c9f8:	ed14 6a01 	vldr	s12, [r4, #-4]
 800c9fc:	ed91 7a00 	vldr	s14, [r1]
 800ca00:	edd2 7a00 	vldr	s15, [r2]
 800ca04:	ed93 5a01 	vldr	s10, [r3, #4]
 800ca08:	edd1 4a01 	vldr	s9, [r1, #4]
 800ca0c:	edd2 5a01 	vldr	s11, [r2, #4]
 800ca10:	edd3 6a00 	vldr	s13, [r3]
 800ca14:	ee76 0a07 	vadd.f32	s1, s12, s14
 800ca18:	ee36 8aa7 	vadd.f32	s16, s13, s15
 800ca1c:	ee36 6a47 	vsub.f32	s12, s12, s14
 800ca20:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800ca24:	ee74 8a24 	vadd.f32	s17, s8, s9
 800ca28:	ee74 7a64 	vsub.f32	s15, s8, s9
 800ca2c:	ee35 7a65 	vsub.f32	s14, s10, s11
 800ca30:	ee35 4a25 	vadd.f32	s8, s10, s11
 800ca34:	ee70 4ac8 	vsub.f32	s9, s1, s16
 800ca38:	ee76 5a47 	vsub.f32	s11, s12, s14
 800ca3c:	ee38 5ac4 	vsub.f32	s10, s17, s8
 800ca40:	ee36 7a07 	vadd.f32	s14, s12, s14
 800ca44:	ee37 6aa6 	vadd.f32	s12, s15, s13
 800ca48:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800ca4c:	ee24 ba82 	vmul.f32	s22, s9, s4
 800ca50:	ee65 aa22 	vmul.f32	s21, s10, s5
 800ca54:	ee64 4aa2 	vmul.f32	s9, s9, s5
 800ca58:	ee25 aa81 	vmul.f32	s20, s11, s2
 800ca5c:	ee66 9a21 	vmul.f32	s19, s12, s3
 800ca60:	ee27 9a03 	vmul.f32	s18, s14, s6
 800ca64:	ee67 6aa3 	vmul.f32	s13, s15, s7
 800ca68:	ee25 5a02 	vmul.f32	s10, s10, s4
 800ca6c:	ee65 5aa1 	vmul.f32	s11, s11, s3
 800ca70:	ee26 6a01 	vmul.f32	s12, s12, s2
 800ca74:	ee27 7a23 	vmul.f32	s14, s14, s7
 800ca78:	ee67 7a83 	vmul.f32	s15, s15, s6
 800ca7c:	ee70 0a88 	vadd.f32	s1, s1, s16
 800ca80:	ee35 5a24 	vadd.f32	s10, s10, s9
 800ca84:	ee38 4a84 	vadd.f32	s8, s17, s8
 800ca88:	ee3b 8a6a 	vsub.f32	s16, s22, s21
 800ca8c:	ee7a 4a69 	vsub.f32	s9, s20, s19
 800ca90:	ee36 6a25 	vadd.f32	s12, s12, s11
 800ca94:	ee79 6a66 	vsub.f32	s13, s18, s13
 800ca98:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ca9c:	445d      	add	r5, fp
 800ca9e:	45aa      	cmp	sl, r5
 800caa0:	ed44 0a01 	vstr	s1, [r4, #-4]
 800caa4:	ed80 4a01 	vstr	s8, [r0, #4]
 800caa8:	4464      	add	r4, ip
 800caaa:	ed83 8a00 	vstr	s16, [r3]
 800caae:	ed83 5a01 	vstr	s10, [r3, #4]
 800cab2:	4460      	add	r0, ip
 800cab4:	edc1 4a00 	vstr	s9, [r1]
 800cab8:	ed81 6a01 	vstr	s12, [r1, #4]
 800cabc:	4463      	add	r3, ip
 800cabe:	edc2 6a00 	vstr	s13, [r2]
 800cac2:	edc2 7a01 	vstr	s15, [r2, #4]
 800cac6:	4461      	add	r1, ip
 800cac8:	4462      	add	r2, ip
 800caca:	d893      	bhi.n	800c9f4 <arm_radix4_butterfly_inverse_f32+0x1e0>
 800cacc:	9a01      	ldr	r2, [sp, #4]
 800cace:	9b00      	ldr	r3, [sp, #0]
 800cad0:	4417      	add	r7, r2
 800cad2:	9a02      	ldr	r2, [sp, #8]
 800cad4:	4496      	add	lr, r2
 800cad6:	9a03      	ldr	r2, [sp, #12]
 800cad8:	4490      	add	r8, r2
 800cada:	9a05      	ldr	r2, [sp, #20]
 800cadc:	3301      	adds	r3, #1
 800cade:	4293      	cmp	r3, r2
 800cae0:	9300      	str	r3, [sp, #0]
 800cae2:	f106 0608 	add.w	r6, r6, #8
 800cae6:	f109 0908 	add.w	r9, r9, #8
 800caea:	f67f af6f 	bls.w	800c9cc <arm_radix4_butterfly_inverse_f32+0x1b8>
 800caee:	9b06      	ldr	r3, [sp, #24]
 800caf0:	9a07      	ldr	r2, [sp, #28]
 800caf2:	f8dd b020 	ldr.w	fp, [sp, #32]
 800caf6:	0892      	lsrs	r2, r2, #2
 800caf8:	009b      	lsls	r3, r3, #2
 800cafa:	b29b      	uxth	r3, r3
 800cafc:	2a04      	cmp	r2, #4
 800cafe:	9207      	str	r2, [sp, #28]
 800cb00:	9306      	str	r3, [sp, #24]
 800cb02:	d902      	bls.n	800cb0a <arm_radix4_butterfly_inverse_f32+0x2f6>
 800cb04:	ea4f 0ccb 	mov.w	ip, fp, lsl #3
 800cb08:	e747      	b.n	800c99a <arm_radix4_butterfly_inverse_f32+0x186>
 800cb0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cb0c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800cb0e:	3320      	adds	r3, #32
 800cb10:	ed53 4a04 	vldr	s9, [r3, #-16]
 800cb14:	ed13 6a06 	vldr	s12, [r3, #-24]	; 0xffffffe8
 800cb18:	ed13 5a05 	vldr	s10, [r3, #-20]	; 0xffffffec
 800cb1c:	ed53 5a01 	vldr	s11, [r3, #-4]
 800cb20:	ed53 6a07 	vldr	s13, [r3, #-28]	; 0xffffffe4
 800cb24:	ed13 4a08 	vldr	s8, [r3, #-32]	; 0xffffffe0
 800cb28:	ed53 7a02 	vldr	s15, [r3, #-8]
 800cb2c:	ed13 7a03 	vldr	s14, [r3, #-12]
 800cb30:	ee34 3a24 	vadd.f32	s6, s8, s9
 800cb34:	ee76 3a27 	vadd.f32	s7, s12, s15
 800cb38:	ee34 4a64 	vsub.f32	s8, s8, s9
 800cb3c:	ee76 7a67 	vsub.f32	s15, s12, s15
 800cb40:	ee75 4a65 	vsub.f32	s9, s10, s11
 800cb44:	ee35 6a25 	vadd.f32	s12, s10, s11
 800cb48:	ee76 5a87 	vadd.f32	s11, s13, s14
 800cb4c:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800cb50:	ee73 2a23 	vadd.f32	s5, s6, s7
 800cb54:	ee74 6a24 	vadd.f32	s13, s8, s9
 800cb58:	ee37 5a27 	vadd.f32	s10, s14, s15
 800cb5c:	ee73 3a63 	vsub.f32	s7, s6, s7
 800cb60:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cb64:	ee34 3a64 	vsub.f32	s6, s8, s9
 800cb68:	ee75 4a86 	vadd.f32	s9, s11, s12
 800cb6c:	ee35 6ac6 	vsub.f32	s12, s11, s12
 800cb70:	ee62 2a80 	vmul.f32	s5, s5, s0
 800cb74:	ee26 7a00 	vmul.f32	s14, s12, s0
 800cb78:	ee63 5a80 	vmul.f32	s11, s7, s0
 800cb7c:	ee23 4a00 	vmul.f32	s8, s6, s0
 800cb80:	ee66 6a80 	vmul.f32	s13, s13, s0
 800cb84:	ee64 4a80 	vmul.f32	s9, s9, s0
 800cb88:	ee25 6a00 	vmul.f32	s12, s10, s0
 800cb8c:	ee67 7a80 	vmul.f32	s15, s15, s0
 800cb90:	3a01      	subs	r2, #1
 800cb92:	ed43 2a08 	vstr	s5, [r3, #-32]	; 0xffffffe0
 800cb96:	ed43 5a06 	vstr	s11, [r3, #-24]	; 0xffffffe8
 800cb9a:	ed03 4a04 	vstr	s8, [r3, #-16]
 800cb9e:	ed43 6a02 	vstr	s13, [r3, #-8]
 800cba2:	ed43 4a07 	vstr	s9, [r3, #-28]	; 0xffffffe4
 800cba6:	ed03 7a05 	vstr	s14, [r3, #-20]	; 0xffffffec
 800cbaa:	ed03 6a03 	vstr	s12, [r3, #-12]
 800cbae:	ed43 7a01 	vstr	s15, [r3, #-4]
 800cbb2:	f103 0320 	add.w	r3, r3, #32
 800cbb6:	d1ab      	bne.n	800cb10 <arm_radix4_butterfly_inverse_f32+0x2fc>
 800cbb8:	b00d      	add	sp, #52	; 0x34
 800cbba:	ecbd 8b08 	vpop	{d8-d11}
 800cbbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbc2:	bf00      	nop

0800cbc4 <arm_cfft_radix4_f32>:
 800cbc4:	b570      	push	{r4, r5, r6, lr}
 800cbc6:	7883      	ldrb	r3, [r0, #2]
 800cbc8:	4604      	mov	r4, r0
 800cbca:	2b01      	cmp	r3, #1
 800cbcc:	460d      	mov	r5, r1
 800cbce:	4608      	mov	r0, r1
 800cbd0:	6862      	ldr	r2, [r4, #4]
 800cbd2:	8821      	ldrh	r1, [r4, #0]
 800cbd4:	89a3      	ldrh	r3, [r4, #12]
 800cbd6:	d005      	beq.n	800cbe4 <arm_cfft_radix4_f32+0x20>
 800cbd8:	f7ff fc52 	bl	800c480 <arm_radix4_butterfly_f32>
 800cbdc:	78e3      	ldrb	r3, [r4, #3]
 800cbde:	2b01      	cmp	r3, #1
 800cbe0:	d007      	beq.n	800cbf2 <arm_cfft_radix4_f32+0x2e>
 800cbe2:	bd70      	pop	{r4, r5, r6, pc}
 800cbe4:	ed94 0a04 	vldr	s0, [r4, #16]
 800cbe8:	f7ff fe14 	bl	800c814 <arm_radix4_butterfly_inverse_f32>
 800cbec:	78e3      	ldrb	r3, [r4, #3]
 800cbee:	2b01      	cmp	r3, #1
 800cbf0:	d1f7      	bne.n	800cbe2 <arm_cfft_radix4_f32+0x1e>
 800cbf2:	4628      	mov	r0, r5
 800cbf4:	8821      	ldrh	r1, [r4, #0]
 800cbf6:	89e2      	ldrh	r2, [r4, #14]
 800cbf8:	68a3      	ldr	r3, [r4, #8]
 800cbfa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800cbfe:	f000 b8e9 	b.w	800cdd4 <arm_bitreversal_f32>
 800cc02:	bf00      	nop

0800cc04 <arm_cmplx_mag_f32>:
 800cc04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cc08:	ea5f 0892 	movs.w	r8, r2, lsr #2
 800cc0c:	b084      	sub	sp, #16
 800cc0e:	d07f      	beq.n	800cd10 <arm_cmplx_mag_f32+0x10c>
 800cc10:	2700      	movs	r7, #0
 800cc12:	f100 0420 	add.w	r4, r0, #32
 800cc16:	f101 0510 	add.w	r5, r1, #16
 800cc1a:	4646      	mov	r6, r8
 800cc1c:	e05a      	b.n	800ccd4 <arm_cmplx_mag_f32+0xd0>
 800cc1e:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800cc22:	eeb4 0a40 	vcmp.f32	s0, s0
 800cc26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc2a:	f040 80a4 	bne.w	800cd76 <arm_cmplx_mag_f32+0x172>
 800cc2e:	ed05 0a04 	vstr	s0, [r5, #-16]
 800cc32:	ed54 7a06 	vldr	s15, [r4, #-24]	; 0xffffffe8
 800cc36:	ed14 0a05 	vldr	s0, [r4, #-20]	; 0xffffffec
 800cc3a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800cc3e:	ee20 0a00 	vmul.f32	s0, s0, s0
 800cc42:	ee77 7a80 	vadd.f32	s15, s15, s0
 800cc46:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800cc4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc4e:	f2c0 808f 	blt.w	800cd70 <arm_cmplx_mag_f32+0x16c>
 800cc52:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800cc56:	eeb4 0a40 	vcmp.f32	s0, s0
 800cc5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc5e:	f040 80af 	bne.w	800cdc0 <arm_cmplx_mag_f32+0x1bc>
 800cc62:	ed05 0a03 	vstr	s0, [r5, #-12]
 800cc66:	ed54 7a04 	vldr	s15, [r4, #-16]
 800cc6a:	ed14 0a03 	vldr	s0, [r4, #-12]
 800cc6e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800cc72:	ee20 0a00 	vmul.f32	s0, s0, s0
 800cc76:	ee77 7a80 	vadd.f32	s15, s15, s0
 800cc7a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800cc7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc82:	db72      	blt.n	800cd6a <arm_cmplx_mag_f32+0x166>
 800cc84:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800cc88:	eeb4 0a40 	vcmp.f32	s0, s0
 800cc8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc90:	f040 808c 	bne.w	800cdac <arm_cmplx_mag_f32+0x1a8>
 800cc94:	ed05 0a02 	vstr	s0, [r5, #-8]
 800cc98:	ed54 7a02 	vldr	s15, [r4, #-8]
 800cc9c:	ed14 0a01 	vldr	s0, [r4, #-4]
 800cca0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800cca4:	ee20 0a00 	vmul.f32	s0, s0, s0
 800cca8:	ee77 7a80 	vadd.f32	s15, s15, s0
 800ccac:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800ccb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ccb4:	db20      	blt.n	800ccf8 <arm_cmplx_mag_f32+0xf4>
 800ccb6:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800ccba:	eeb4 0a40 	vcmp.f32	s0, s0
 800ccbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ccc2:	d169      	bne.n	800cd98 <arm_cmplx_mag_f32+0x194>
 800ccc4:	3e01      	subs	r6, #1
 800ccc6:	ed05 0a01 	vstr	s0, [r5, #-4]
 800ccca:	f104 0420 	add.w	r4, r4, #32
 800ccce:	f105 0510 	add.w	r5, r5, #16
 800ccd2:	d019      	beq.n	800cd08 <arm_cmplx_mag_f32+0x104>
 800ccd4:	ed54 7a08 	vldr	s15, [r4, #-32]	; 0xffffffe0
 800ccd8:	ed14 0a07 	vldr	s0, [r4, #-28]	; 0xffffffe4
 800ccdc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800cce0:	ee20 0a00 	vmul.f32	s0, s0, s0
 800cce4:	ee77 7a80 	vadd.f32	s15, s15, s0
 800cce8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800ccec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ccf0:	da95      	bge.n	800cc1e <arm_cmplx_mag_f32+0x1a>
 800ccf2:	f845 7c10 	str.w	r7, [r5, #-16]
 800ccf6:	e79c      	b.n	800cc32 <arm_cmplx_mag_f32+0x2e>
 800ccf8:	3e01      	subs	r6, #1
 800ccfa:	f845 7c04 	str.w	r7, [r5, #-4]
 800ccfe:	f104 0420 	add.w	r4, r4, #32
 800cd02:	f105 0510 	add.w	r5, r5, #16
 800cd06:	d1e5      	bne.n	800ccd4 <arm_cmplx_mag_f32+0xd0>
 800cd08:	eb00 1048 	add.w	r0, r0, r8, lsl #5
 800cd0c:	eb01 1108 	add.w	r1, r1, r8, lsl #4
 800cd10:	f012 0503 	ands.w	r5, r2, #3
 800cd14:	d026      	beq.n	800cd64 <arm_cmplx_mag_f32+0x160>
 800cd16:	2600      	movs	r6, #0
 800cd18:	f100 0408 	add.w	r4, r0, #8
 800cd1c:	e00c      	b.n	800cd38 <arm_cmplx_mag_f32+0x134>
 800cd1e:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800cd22:	eeb4 0a40 	vcmp.f32	s0, s0
 800cd26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd2a:	d12e      	bne.n	800cd8a <arm_cmplx_mag_f32+0x186>
 800cd2c:	3d01      	subs	r5, #1
 800cd2e:	ed01 0a01 	vstr	s0, [r1, #-4]
 800cd32:	f104 0408 	add.w	r4, r4, #8
 800cd36:	d015      	beq.n	800cd64 <arm_cmplx_mag_f32+0x160>
 800cd38:	ed54 7a02 	vldr	s15, [r4, #-8]
 800cd3c:	ed14 0a01 	vldr	s0, [r4, #-4]
 800cd40:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800cd44:	ee20 0a00 	vmul.f32	s0, s0, s0
 800cd48:	3104      	adds	r1, #4
 800cd4a:	ee77 7a80 	vadd.f32	s15, s15, s0
 800cd4e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800cd52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd56:	dae2      	bge.n	800cd1e <arm_cmplx_mag_f32+0x11a>
 800cd58:	3d01      	subs	r5, #1
 800cd5a:	f841 6c04 	str.w	r6, [r1, #-4]
 800cd5e:	f104 0408 	add.w	r4, r4, #8
 800cd62:	d1e9      	bne.n	800cd38 <arm_cmplx_mag_f32+0x134>
 800cd64:	b004      	add	sp, #16
 800cd66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cd6a:	f845 7c08 	str.w	r7, [r5, #-8]
 800cd6e:	e793      	b.n	800cc98 <arm_cmplx_mag_f32+0x94>
 800cd70:	f845 7c0c 	str.w	r7, [r5, #-12]
 800cd74:	e777      	b.n	800cc66 <arm_cmplx_mag_f32+0x62>
 800cd76:	eeb0 0a67 	vmov.f32	s0, s15
 800cd7a:	9203      	str	r2, [sp, #12]
 800cd7c:	9102      	str	r1, [sp, #8]
 800cd7e:	9001      	str	r0, [sp, #4]
 800cd80:	f001 fe48 	bl	800ea14 <sqrtf>
 800cd84:	a801      	add	r0, sp, #4
 800cd86:	c807      	ldmia	r0, {r0, r1, r2}
 800cd88:	e751      	b.n	800cc2e <arm_cmplx_mag_f32+0x2a>
 800cd8a:	eeb0 0a67 	vmov.f32	s0, s15
 800cd8e:	9101      	str	r1, [sp, #4]
 800cd90:	f001 fe40 	bl	800ea14 <sqrtf>
 800cd94:	9901      	ldr	r1, [sp, #4]
 800cd96:	e7c9      	b.n	800cd2c <arm_cmplx_mag_f32+0x128>
 800cd98:	eeb0 0a67 	vmov.f32	s0, s15
 800cd9c:	9203      	str	r2, [sp, #12]
 800cd9e:	9102      	str	r1, [sp, #8]
 800cda0:	9001      	str	r0, [sp, #4]
 800cda2:	f001 fe37 	bl	800ea14 <sqrtf>
 800cda6:	a801      	add	r0, sp, #4
 800cda8:	c807      	ldmia	r0, {r0, r1, r2}
 800cdaa:	e78b      	b.n	800ccc4 <arm_cmplx_mag_f32+0xc0>
 800cdac:	eeb0 0a67 	vmov.f32	s0, s15
 800cdb0:	9203      	str	r2, [sp, #12]
 800cdb2:	9102      	str	r1, [sp, #8]
 800cdb4:	9001      	str	r0, [sp, #4]
 800cdb6:	f001 fe2d 	bl	800ea14 <sqrtf>
 800cdba:	a801      	add	r0, sp, #4
 800cdbc:	c807      	ldmia	r0, {r0, r1, r2}
 800cdbe:	e769      	b.n	800cc94 <arm_cmplx_mag_f32+0x90>
 800cdc0:	eeb0 0a67 	vmov.f32	s0, s15
 800cdc4:	9203      	str	r2, [sp, #12]
 800cdc6:	9102      	str	r1, [sp, #8]
 800cdc8:	9001      	str	r0, [sp, #4]
 800cdca:	f001 fe23 	bl	800ea14 <sqrtf>
 800cdce:	a801      	add	r0, sp, #4
 800cdd0:	c807      	ldmia	r0, {r0, r1, r2}
 800cdd2:	e746      	b.n	800cc62 <arm_cmplx_mag_f32+0x5e>

0800cdd4 <arm_bitreversal_f32>:
 800cdd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cdd8:	b085      	sub	sp, #20
 800cdda:	0849      	lsrs	r1, r1, #1
 800cddc:	0052      	lsls	r2, r2, #1
 800cdde:	2400      	movs	r4, #0
 800cde0:	9203      	str	r2, [sp, #12]
 800cde2:	1e8a      	subs	r2, r1, #2
 800cde4:	9101      	str	r1, [sp, #4]
 800cde6:	f101 0c01 	add.w	ip, r1, #1
 800cdea:	9202      	str	r2, [sp, #8]
 800cdec:	4621      	mov	r1, r4
 800cdee:	4622      	mov	r2, r4
 800cdf0:	9d01      	ldr	r5, [sp, #4]
 800cdf2:	3101      	adds	r1, #1
 800cdf4:	442a      	add	r2, r5
 800cdf6:	00c9      	lsls	r1, r1, #3
 800cdf8:	00d2      	lsls	r2, r2, #3
 800cdfa:	1846      	adds	r6, r0, r1
 800cdfc:	1885      	adds	r5, r0, r2
 800cdfe:	3104      	adds	r1, #4
 800ce00:	3204      	adds	r2, #4
 800ce02:	6837      	ldr	r7, [r6, #0]
 800ce04:	f8d5 e000 	ldr.w	lr, [r5]
 800ce08:	f8c6 e000 	str.w	lr, [r6]
 800ce0c:	4401      	add	r1, r0
 800ce0e:	4402      	add	r2, r0
 800ce10:	602f      	str	r7, [r5, #0]
 800ce12:	3402      	adds	r4, #2
 800ce14:	680e      	ldr	r6, [r1, #0]
 800ce16:	f8d2 9000 	ldr.w	r9, [r2]
 800ce1a:	f8c1 9000 	str.w	r9, [r1]
 800ce1e:	b2a4      	uxth	r4, r4
 800ce20:	6016      	str	r6, [r2, #0]
 800ce22:	eb04 050c 	add.w	r5, r4, ip
 800ce26:	881a      	ldrh	r2, [r3, #0]
 800ce28:	00ed      	lsls	r5, r5, #3
 800ce2a:	eb00 0e05 	add.w	lr, r0, r5
 800ce2e:	3504      	adds	r5, #4
 800ce30:	9500      	str	r5, [sp, #0]
 800ce32:	eb0c 0102 	add.w	r1, ip, r2
 800ce36:	9d02      	ldr	r5, [sp, #8]
 800ce38:	00c9      	lsls	r1, r1, #3
 800ce3a:	00e7      	lsls	r7, r4, #3
 800ce3c:	00d6      	lsls	r6, r2, #3
 800ce3e:	f101 0b04 	add.w	fp, r1, #4
 800ce42:	eb00 0901 	add.w	r9, r0, r1
 800ce46:	42ac      	cmp	r4, r5
 800ce48:	9903      	ldr	r1, [sp, #12]
 800ce4a:	9d00      	ldr	r5, [sp, #0]
 800ce4c:	eb00 0807 	add.w	r8, r0, r7
 800ce50:	eb00 0a06 	add.w	sl, r0, r6
 800ce54:	f107 0704 	add.w	r7, r7, #4
 800ce58:	f106 0604 	add.w	r6, r6, #4
 800ce5c:	440b      	add	r3, r1
 800ce5e:	4407      	add	r7, r0
 800ce60:	4406      	add	r6, r0
 800ce62:	4621      	mov	r1, r4
 800ce64:	4405      	add	r5, r0
 800ce66:	4483      	add	fp, r0
 800ce68:	d820      	bhi.n	800ceac <arm_bitreversal_f32+0xd8>
 800ce6a:	42a2      	cmp	r2, r4
 800ce6c:	d9c0      	bls.n	800cdf0 <arm_bitreversal_f32+0x1c>
 800ce6e:	edd8 7a00 	vldr	s15, [r8]
 800ce72:	ed9a 7a00 	vldr	s14, [sl]
 800ce76:	ed88 7a00 	vstr	s14, [r8]
 800ce7a:	edca 7a00 	vstr	s15, [sl]
 800ce7e:	f8d7 8000 	ldr.w	r8, [r7]
 800ce82:	f8d6 a000 	ldr.w	sl, [r6]
 800ce86:	f8c7 a000 	str.w	sl, [r7]
 800ce8a:	f8c6 8000 	str.w	r8, [r6]
 800ce8e:	f8de 6000 	ldr.w	r6, [lr]
 800ce92:	f8d9 7000 	ldr.w	r7, [r9]
 800ce96:	f8ce 7000 	str.w	r7, [lr]
 800ce9a:	f8c9 6000 	str.w	r6, [r9]
 800ce9e:	682e      	ldr	r6, [r5, #0]
 800cea0:	f8db 7000 	ldr.w	r7, [fp]
 800cea4:	602f      	str	r7, [r5, #0]
 800cea6:	f8cb 6000 	str.w	r6, [fp]
 800ceaa:	e7a1      	b.n	800cdf0 <arm_bitreversal_f32+0x1c>
 800ceac:	b005      	add	sp, #20
 800ceae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ceb2:	bf00      	nop

0800ceb4 <__errno>:
 800ceb4:	4b01      	ldr	r3, [pc, #4]	; (800cebc <__errno+0x8>)
 800ceb6:	6818      	ldr	r0, [r3, #0]
 800ceb8:	4770      	bx	lr
 800ceba:	bf00      	nop
 800cebc:	20000048 	.word	0x20000048

0800cec0 <__libc_init_array>:
 800cec0:	b570      	push	{r4, r5, r6, lr}
 800cec2:	4e0d      	ldr	r6, [pc, #52]	; (800cef8 <__libc_init_array+0x38>)
 800cec4:	4c0d      	ldr	r4, [pc, #52]	; (800cefc <__libc_init_array+0x3c>)
 800cec6:	1ba4      	subs	r4, r4, r6
 800cec8:	10a4      	asrs	r4, r4, #2
 800ceca:	2500      	movs	r5, #0
 800cecc:	42a5      	cmp	r5, r4
 800cece:	d109      	bne.n	800cee4 <__libc_init_array+0x24>
 800ced0:	4e0b      	ldr	r6, [pc, #44]	; (800cf00 <__libc_init_array+0x40>)
 800ced2:	4c0c      	ldr	r4, [pc, #48]	; (800cf04 <__libc_init_array+0x44>)
 800ced4:	f001 fdf4 	bl	800eac0 <_init>
 800ced8:	1ba4      	subs	r4, r4, r6
 800ceda:	10a4      	asrs	r4, r4, #2
 800cedc:	2500      	movs	r5, #0
 800cede:	42a5      	cmp	r5, r4
 800cee0:	d105      	bne.n	800ceee <__libc_init_array+0x2e>
 800cee2:	bd70      	pop	{r4, r5, r6, pc}
 800cee4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800cee8:	4798      	blx	r3
 800ceea:	3501      	adds	r5, #1
 800ceec:	e7ee      	b.n	800cecc <__libc_init_array+0xc>
 800ceee:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800cef2:	4798      	blx	r3
 800cef4:	3501      	adds	r5, #1
 800cef6:	e7f2      	b.n	800cede <__libc_init_array+0x1e>
 800cef8:	080175b0 	.word	0x080175b0
 800cefc:	080175b0 	.word	0x080175b0
 800cf00:	080175b0 	.word	0x080175b0
 800cf04:	080175b4 	.word	0x080175b4

0800cf08 <malloc>:
 800cf08:	4b02      	ldr	r3, [pc, #8]	; (800cf14 <malloc+0xc>)
 800cf0a:	4601      	mov	r1, r0
 800cf0c:	6818      	ldr	r0, [r3, #0]
 800cf0e:	f000 b86d 	b.w	800cfec <_malloc_r>
 800cf12:	bf00      	nop
 800cf14:	20000048 	.word	0x20000048

0800cf18 <free>:
 800cf18:	4b02      	ldr	r3, [pc, #8]	; (800cf24 <free+0xc>)
 800cf1a:	4601      	mov	r1, r0
 800cf1c:	6818      	ldr	r0, [r3, #0]
 800cf1e:	f000 b817 	b.w	800cf50 <_free_r>
 800cf22:	bf00      	nop
 800cf24:	20000048 	.word	0x20000048

0800cf28 <memcpy>:
 800cf28:	b510      	push	{r4, lr}
 800cf2a:	1e43      	subs	r3, r0, #1
 800cf2c:	440a      	add	r2, r1
 800cf2e:	4291      	cmp	r1, r2
 800cf30:	d100      	bne.n	800cf34 <memcpy+0xc>
 800cf32:	bd10      	pop	{r4, pc}
 800cf34:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cf38:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cf3c:	e7f7      	b.n	800cf2e <memcpy+0x6>

0800cf3e <memset>:
 800cf3e:	4402      	add	r2, r0
 800cf40:	4603      	mov	r3, r0
 800cf42:	4293      	cmp	r3, r2
 800cf44:	d100      	bne.n	800cf48 <memset+0xa>
 800cf46:	4770      	bx	lr
 800cf48:	f803 1b01 	strb.w	r1, [r3], #1
 800cf4c:	e7f9      	b.n	800cf42 <memset+0x4>
	...

0800cf50 <_free_r>:
 800cf50:	b538      	push	{r3, r4, r5, lr}
 800cf52:	4605      	mov	r5, r0
 800cf54:	2900      	cmp	r1, #0
 800cf56:	d045      	beq.n	800cfe4 <_free_r+0x94>
 800cf58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cf5c:	1f0c      	subs	r4, r1, #4
 800cf5e:	2b00      	cmp	r3, #0
 800cf60:	bfb8      	it	lt
 800cf62:	18e4      	addlt	r4, r4, r3
 800cf64:	f001 fa4a 	bl	800e3fc <__malloc_lock>
 800cf68:	4a1f      	ldr	r2, [pc, #124]	; (800cfe8 <_free_r+0x98>)
 800cf6a:	6813      	ldr	r3, [r2, #0]
 800cf6c:	4610      	mov	r0, r2
 800cf6e:	b933      	cbnz	r3, 800cf7e <_free_r+0x2e>
 800cf70:	6063      	str	r3, [r4, #4]
 800cf72:	6014      	str	r4, [r2, #0]
 800cf74:	4628      	mov	r0, r5
 800cf76:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cf7a:	f001 ba40 	b.w	800e3fe <__malloc_unlock>
 800cf7e:	42a3      	cmp	r3, r4
 800cf80:	d90c      	bls.n	800cf9c <_free_r+0x4c>
 800cf82:	6821      	ldr	r1, [r4, #0]
 800cf84:	1862      	adds	r2, r4, r1
 800cf86:	4293      	cmp	r3, r2
 800cf88:	bf04      	itt	eq
 800cf8a:	681a      	ldreq	r2, [r3, #0]
 800cf8c:	685b      	ldreq	r3, [r3, #4]
 800cf8e:	6063      	str	r3, [r4, #4]
 800cf90:	bf04      	itt	eq
 800cf92:	1852      	addeq	r2, r2, r1
 800cf94:	6022      	streq	r2, [r4, #0]
 800cf96:	6004      	str	r4, [r0, #0]
 800cf98:	e7ec      	b.n	800cf74 <_free_r+0x24>
 800cf9a:	4613      	mov	r3, r2
 800cf9c:	685a      	ldr	r2, [r3, #4]
 800cf9e:	b10a      	cbz	r2, 800cfa4 <_free_r+0x54>
 800cfa0:	42a2      	cmp	r2, r4
 800cfa2:	d9fa      	bls.n	800cf9a <_free_r+0x4a>
 800cfa4:	6819      	ldr	r1, [r3, #0]
 800cfa6:	1858      	adds	r0, r3, r1
 800cfa8:	42a0      	cmp	r0, r4
 800cfaa:	d10b      	bne.n	800cfc4 <_free_r+0x74>
 800cfac:	6820      	ldr	r0, [r4, #0]
 800cfae:	4401      	add	r1, r0
 800cfb0:	1858      	adds	r0, r3, r1
 800cfb2:	4282      	cmp	r2, r0
 800cfb4:	6019      	str	r1, [r3, #0]
 800cfb6:	d1dd      	bne.n	800cf74 <_free_r+0x24>
 800cfb8:	6810      	ldr	r0, [r2, #0]
 800cfba:	6852      	ldr	r2, [r2, #4]
 800cfbc:	605a      	str	r2, [r3, #4]
 800cfbe:	4401      	add	r1, r0
 800cfc0:	6019      	str	r1, [r3, #0]
 800cfc2:	e7d7      	b.n	800cf74 <_free_r+0x24>
 800cfc4:	d902      	bls.n	800cfcc <_free_r+0x7c>
 800cfc6:	230c      	movs	r3, #12
 800cfc8:	602b      	str	r3, [r5, #0]
 800cfca:	e7d3      	b.n	800cf74 <_free_r+0x24>
 800cfcc:	6820      	ldr	r0, [r4, #0]
 800cfce:	1821      	adds	r1, r4, r0
 800cfd0:	428a      	cmp	r2, r1
 800cfd2:	bf04      	itt	eq
 800cfd4:	6811      	ldreq	r1, [r2, #0]
 800cfd6:	6852      	ldreq	r2, [r2, #4]
 800cfd8:	6062      	str	r2, [r4, #4]
 800cfda:	bf04      	itt	eq
 800cfdc:	1809      	addeq	r1, r1, r0
 800cfde:	6021      	streq	r1, [r4, #0]
 800cfe0:	605c      	str	r4, [r3, #4]
 800cfe2:	e7c7      	b.n	800cf74 <_free_r+0x24>
 800cfe4:	bd38      	pop	{r3, r4, r5, pc}
 800cfe6:	bf00      	nop
 800cfe8:	20000274 	.word	0x20000274

0800cfec <_malloc_r>:
 800cfec:	b570      	push	{r4, r5, r6, lr}
 800cfee:	1ccd      	adds	r5, r1, #3
 800cff0:	f025 0503 	bic.w	r5, r5, #3
 800cff4:	3508      	adds	r5, #8
 800cff6:	2d0c      	cmp	r5, #12
 800cff8:	bf38      	it	cc
 800cffa:	250c      	movcc	r5, #12
 800cffc:	2d00      	cmp	r5, #0
 800cffe:	4606      	mov	r6, r0
 800d000:	db01      	blt.n	800d006 <_malloc_r+0x1a>
 800d002:	42a9      	cmp	r1, r5
 800d004:	d903      	bls.n	800d00e <_malloc_r+0x22>
 800d006:	230c      	movs	r3, #12
 800d008:	6033      	str	r3, [r6, #0]
 800d00a:	2000      	movs	r0, #0
 800d00c:	bd70      	pop	{r4, r5, r6, pc}
 800d00e:	f001 f9f5 	bl	800e3fc <__malloc_lock>
 800d012:	4a21      	ldr	r2, [pc, #132]	; (800d098 <_malloc_r+0xac>)
 800d014:	6814      	ldr	r4, [r2, #0]
 800d016:	4621      	mov	r1, r4
 800d018:	b991      	cbnz	r1, 800d040 <_malloc_r+0x54>
 800d01a:	4c20      	ldr	r4, [pc, #128]	; (800d09c <_malloc_r+0xb0>)
 800d01c:	6823      	ldr	r3, [r4, #0]
 800d01e:	b91b      	cbnz	r3, 800d028 <_malloc_r+0x3c>
 800d020:	4630      	mov	r0, r6
 800d022:	f000 fb87 	bl	800d734 <_sbrk_r>
 800d026:	6020      	str	r0, [r4, #0]
 800d028:	4629      	mov	r1, r5
 800d02a:	4630      	mov	r0, r6
 800d02c:	f000 fb82 	bl	800d734 <_sbrk_r>
 800d030:	1c43      	adds	r3, r0, #1
 800d032:	d124      	bne.n	800d07e <_malloc_r+0x92>
 800d034:	230c      	movs	r3, #12
 800d036:	6033      	str	r3, [r6, #0]
 800d038:	4630      	mov	r0, r6
 800d03a:	f001 f9e0 	bl	800e3fe <__malloc_unlock>
 800d03e:	e7e4      	b.n	800d00a <_malloc_r+0x1e>
 800d040:	680b      	ldr	r3, [r1, #0]
 800d042:	1b5b      	subs	r3, r3, r5
 800d044:	d418      	bmi.n	800d078 <_malloc_r+0x8c>
 800d046:	2b0b      	cmp	r3, #11
 800d048:	d90f      	bls.n	800d06a <_malloc_r+0x7e>
 800d04a:	600b      	str	r3, [r1, #0]
 800d04c:	50cd      	str	r5, [r1, r3]
 800d04e:	18cc      	adds	r4, r1, r3
 800d050:	4630      	mov	r0, r6
 800d052:	f001 f9d4 	bl	800e3fe <__malloc_unlock>
 800d056:	f104 000b 	add.w	r0, r4, #11
 800d05a:	1d23      	adds	r3, r4, #4
 800d05c:	f020 0007 	bic.w	r0, r0, #7
 800d060:	1ac3      	subs	r3, r0, r3
 800d062:	d0d3      	beq.n	800d00c <_malloc_r+0x20>
 800d064:	425a      	negs	r2, r3
 800d066:	50e2      	str	r2, [r4, r3]
 800d068:	e7d0      	b.n	800d00c <_malloc_r+0x20>
 800d06a:	428c      	cmp	r4, r1
 800d06c:	684b      	ldr	r3, [r1, #4]
 800d06e:	bf16      	itet	ne
 800d070:	6063      	strne	r3, [r4, #4]
 800d072:	6013      	streq	r3, [r2, #0]
 800d074:	460c      	movne	r4, r1
 800d076:	e7eb      	b.n	800d050 <_malloc_r+0x64>
 800d078:	460c      	mov	r4, r1
 800d07a:	6849      	ldr	r1, [r1, #4]
 800d07c:	e7cc      	b.n	800d018 <_malloc_r+0x2c>
 800d07e:	1cc4      	adds	r4, r0, #3
 800d080:	f024 0403 	bic.w	r4, r4, #3
 800d084:	42a0      	cmp	r0, r4
 800d086:	d005      	beq.n	800d094 <_malloc_r+0xa8>
 800d088:	1a21      	subs	r1, r4, r0
 800d08a:	4630      	mov	r0, r6
 800d08c:	f000 fb52 	bl	800d734 <_sbrk_r>
 800d090:	3001      	adds	r0, #1
 800d092:	d0cf      	beq.n	800d034 <_malloc_r+0x48>
 800d094:	6025      	str	r5, [r4, #0]
 800d096:	e7db      	b.n	800d050 <_malloc_r+0x64>
 800d098:	20000274 	.word	0x20000274
 800d09c:	20000278 	.word	0x20000278

0800d0a0 <__cvt>:
 800d0a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d0a4:	ec55 4b10 	vmov	r4, r5, d0
 800d0a8:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800d0aa:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800d0ae:	2d00      	cmp	r5, #0
 800d0b0:	460e      	mov	r6, r1
 800d0b2:	4691      	mov	r9, r2
 800d0b4:	4619      	mov	r1, r3
 800d0b6:	bfb8      	it	lt
 800d0b8:	4622      	movlt	r2, r4
 800d0ba:	462b      	mov	r3, r5
 800d0bc:	f027 0720 	bic.w	r7, r7, #32
 800d0c0:	bfbb      	ittet	lt
 800d0c2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800d0c6:	461d      	movlt	r5, r3
 800d0c8:	2300      	movge	r3, #0
 800d0ca:	232d      	movlt	r3, #45	; 0x2d
 800d0cc:	bfb8      	it	lt
 800d0ce:	4614      	movlt	r4, r2
 800d0d0:	2f46      	cmp	r7, #70	; 0x46
 800d0d2:	700b      	strb	r3, [r1, #0]
 800d0d4:	d004      	beq.n	800d0e0 <__cvt+0x40>
 800d0d6:	2f45      	cmp	r7, #69	; 0x45
 800d0d8:	d100      	bne.n	800d0dc <__cvt+0x3c>
 800d0da:	3601      	adds	r6, #1
 800d0dc:	2102      	movs	r1, #2
 800d0de:	e000      	b.n	800d0e2 <__cvt+0x42>
 800d0e0:	2103      	movs	r1, #3
 800d0e2:	ab03      	add	r3, sp, #12
 800d0e4:	9301      	str	r3, [sp, #4]
 800d0e6:	ab02      	add	r3, sp, #8
 800d0e8:	9300      	str	r3, [sp, #0]
 800d0ea:	4632      	mov	r2, r6
 800d0ec:	4653      	mov	r3, sl
 800d0ee:	ec45 4b10 	vmov	d0, r4, r5
 800d0f2:	f000 fbbd 	bl	800d870 <_dtoa_r>
 800d0f6:	2f47      	cmp	r7, #71	; 0x47
 800d0f8:	4680      	mov	r8, r0
 800d0fa:	d102      	bne.n	800d102 <__cvt+0x62>
 800d0fc:	f019 0f01 	tst.w	r9, #1
 800d100:	d026      	beq.n	800d150 <__cvt+0xb0>
 800d102:	2f46      	cmp	r7, #70	; 0x46
 800d104:	eb08 0906 	add.w	r9, r8, r6
 800d108:	d111      	bne.n	800d12e <__cvt+0x8e>
 800d10a:	f898 3000 	ldrb.w	r3, [r8]
 800d10e:	2b30      	cmp	r3, #48	; 0x30
 800d110:	d10a      	bne.n	800d128 <__cvt+0x88>
 800d112:	2200      	movs	r2, #0
 800d114:	2300      	movs	r3, #0
 800d116:	4620      	mov	r0, r4
 800d118:	4629      	mov	r1, r5
 800d11a:	f7f3 fc81 	bl	8000a20 <__aeabi_dcmpeq>
 800d11e:	b918      	cbnz	r0, 800d128 <__cvt+0x88>
 800d120:	f1c6 0601 	rsb	r6, r6, #1
 800d124:	f8ca 6000 	str.w	r6, [sl]
 800d128:	f8da 3000 	ldr.w	r3, [sl]
 800d12c:	4499      	add	r9, r3
 800d12e:	2200      	movs	r2, #0
 800d130:	2300      	movs	r3, #0
 800d132:	4620      	mov	r0, r4
 800d134:	4629      	mov	r1, r5
 800d136:	f7f3 fc73 	bl	8000a20 <__aeabi_dcmpeq>
 800d13a:	b938      	cbnz	r0, 800d14c <__cvt+0xac>
 800d13c:	2230      	movs	r2, #48	; 0x30
 800d13e:	9b03      	ldr	r3, [sp, #12]
 800d140:	454b      	cmp	r3, r9
 800d142:	d205      	bcs.n	800d150 <__cvt+0xb0>
 800d144:	1c59      	adds	r1, r3, #1
 800d146:	9103      	str	r1, [sp, #12]
 800d148:	701a      	strb	r2, [r3, #0]
 800d14a:	e7f8      	b.n	800d13e <__cvt+0x9e>
 800d14c:	f8cd 900c 	str.w	r9, [sp, #12]
 800d150:	9b03      	ldr	r3, [sp, #12]
 800d152:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d154:	eba3 0308 	sub.w	r3, r3, r8
 800d158:	4640      	mov	r0, r8
 800d15a:	6013      	str	r3, [r2, #0]
 800d15c:	b004      	add	sp, #16
 800d15e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800d162 <__exponent>:
 800d162:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d164:	2900      	cmp	r1, #0
 800d166:	4604      	mov	r4, r0
 800d168:	bfba      	itte	lt
 800d16a:	4249      	neglt	r1, r1
 800d16c:	232d      	movlt	r3, #45	; 0x2d
 800d16e:	232b      	movge	r3, #43	; 0x2b
 800d170:	2909      	cmp	r1, #9
 800d172:	f804 2b02 	strb.w	r2, [r4], #2
 800d176:	7043      	strb	r3, [r0, #1]
 800d178:	dd20      	ble.n	800d1bc <__exponent+0x5a>
 800d17a:	f10d 0307 	add.w	r3, sp, #7
 800d17e:	461f      	mov	r7, r3
 800d180:	260a      	movs	r6, #10
 800d182:	fb91 f5f6 	sdiv	r5, r1, r6
 800d186:	fb06 1115 	mls	r1, r6, r5, r1
 800d18a:	3130      	adds	r1, #48	; 0x30
 800d18c:	2d09      	cmp	r5, #9
 800d18e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800d192:	f103 32ff 	add.w	r2, r3, #4294967295
 800d196:	4629      	mov	r1, r5
 800d198:	dc09      	bgt.n	800d1ae <__exponent+0x4c>
 800d19a:	3130      	adds	r1, #48	; 0x30
 800d19c:	3b02      	subs	r3, #2
 800d19e:	f802 1c01 	strb.w	r1, [r2, #-1]
 800d1a2:	42bb      	cmp	r3, r7
 800d1a4:	4622      	mov	r2, r4
 800d1a6:	d304      	bcc.n	800d1b2 <__exponent+0x50>
 800d1a8:	1a10      	subs	r0, r2, r0
 800d1aa:	b003      	add	sp, #12
 800d1ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d1ae:	4613      	mov	r3, r2
 800d1b0:	e7e7      	b.n	800d182 <__exponent+0x20>
 800d1b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d1b6:	f804 2b01 	strb.w	r2, [r4], #1
 800d1ba:	e7f2      	b.n	800d1a2 <__exponent+0x40>
 800d1bc:	2330      	movs	r3, #48	; 0x30
 800d1be:	4419      	add	r1, r3
 800d1c0:	7083      	strb	r3, [r0, #2]
 800d1c2:	1d02      	adds	r2, r0, #4
 800d1c4:	70c1      	strb	r1, [r0, #3]
 800d1c6:	e7ef      	b.n	800d1a8 <__exponent+0x46>

0800d1c8 <_printf_float>:
 800d1c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d1cc:	b08d      	sub	sp, #52	; 0x34
 800d1ce:	460c      	mov	r4, r1
 800d1d0:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800d1d4:	4616      	mov	r6, r2
 800d1d6:	461f      	mov	r7, r3
 800d1d8:	4605      	mov	r5, r0
 800d1da:	f001 f901 	bl	800e3e0 <_localeconv_r>
 800d1de:	6803      	ldr	r3, [r0, #0]
 800d1e0:	9304      	str	r3, [sp, #16]
 800d1e2:	4618      	mov	r0, r3
 800d1e4:	f7f2 fff0 	bl	80001c8 <strlen>
 800d1e8:	2300      	movs	r3, #0
 800d1ea:	930a      	str	r3, [sp, #40]	; 0x28
 800d1ec:	f8d8 3000 	ldr.w	r3, [r8]
 800d1f0:	9005      	str	r0, [sp, #20]
 800d1f2:	3307      	adds	r3, #7
 800d1f4:	f023 0307 	bic.w	r3, r3, #7
 800d1f8:	f103 0208 	add.w	r2, r3, #8
 800d1fc:	f894 a018 	ldrb.w	sl, [r4, #24]
 800d200:	f8d4 b000 	ldr.w	fp, [r4]
 800d204:	f8c8 2000 	str.w	r2, [r8]
 800d208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d20c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800d210:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800d214:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800d218:	9307      	str	r3, [sp, #28]
 800d21a:	f8cd 8018 	str.w	r8, [sp, #24]
 800d21e:	f04f 32ff 	mov.w	r2, #4294967295
 800d222:	4ba7      	ldr	r3, [pc, #668]	; (800d4c0 <_printf_float+0x2f8>)
 800d224:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d228:	f7f3 fc2c 	bl	8000a84 <__aeabi_dcmpun>
 800d22c:	bb70      	cbnz	r0, 800d28c <_printf_float+0xc4>
 800d22e:	f04f 32ff 	mov.w	r2, #4294967295
 800d232:	4ba3      	ldr	r3, [pc, #652]	; (800d4c0 <_printf_float+0x2f8>)
 800d234:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d238:	f7f3 fc06 	bl	8000a48 <__aeabi_dcmple>
 800d23c:	bb30      	cbnz	r0, 800d28c <_printf_float+0xc4>
 800d23e:	2200      	movs	r2, #0
 800d240:	2300      	movs	r3, #0
 800d242:	4640      	mov	r0, r8
 800d244:	4649      	mov	r1, r9
 800d246:	f7f3 fbf5 	bl	8000a34 <__aeabi_dcmplt>
 800d24a:	b110      	cbz	r0, 800d252 <_printf_float+0x8a>
 800d24c:	232d      	movs	r3, #45	; 0x2d
 800d24e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d252:	4a9c      	ldr	r2, [pc, #624]	; (800d4c4 <_printf_float+0x2fc>)
 800d254:	4b9c      	ldr	r3, [pc, #624]	; (800d4c8 <_printf_float+0x300>)
 800d256:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800d25a:	bf8c      	ite	hi
 800d25c:	4690      	movhi	r8, r2
 800d25e:	4698      	movls	r8, r3
 800d260:	2303      	movs	r3, #3
 800d262:	f02b 0204 	bic.w	r2, fp, #4
 800d266:	6123      	str	r3, [r4, #16]
 800d268:	6022      	str	r2, [r4, #0]
 800d26a:	f04f 0900 	mov.w	r9, #0
 800d26e:	9700      	str	r7, [sp, #0]
 800d270:	4633      	mov	r3, r6
 800d272:	aa0b      	add	r2, sp, #44	; 0x2c
 800d274:	4621      	mov	r1, r4
 800d276:	4628      	mov	r0, r5
 800d278:	f000 f9e6 	bl	800d648 <_printf_common>
 800d27c:	3001      	adds	r0, #1
 800d27e:	f040 808d 	bne.w	800d39c <_printf_float+0x1d4>
 800d282:	f04f 30ff 	mov.w	r0, #4294967295
 800d286:	b00d      	add	sp, #52	; 0x34
 800d288:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d28c:	4642      	mov	r2, r8
 800d28e:	464b      	mov	r3, r9
 800d290:	4640      	mov	r0, r8
 800d292:	4649      	mov	r1, r9
 800d294:	f7f3 fbf6 	bl	8000a84 <__aeabi_dcmpun>
 800d298:	b110      	cbz	r0, 800d2a0 <_printf_float+0xd8>
 800d29a:	4a8c      	ldr	r2, [pc, #560]	; (800d4cc <_printf_float+0x304>)
 800d29c:	4b8c      	ldr	r3, [pc, #560]	; (800d4d0 <_printf_float+0x308>)
 800d29e:	e7da      	b.n	800d256 <_printf_float+0x8e>
 800d2a0:	6861      	ldr	r1, [r4, #4]
 800d2a2:	1c4b      	adds	r3, r1, #1
 800d2a4:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800d2a8:	a80a      	add	r0, sp, #40	; 0x28
 800d2aa:	d13e      	bne.n	800d32a <_printf_float+0x162>
 800d2ac:	2306      	movs	r3, #6
 800d2ae:	6063      	str	r3, [r4, #4]
 800d2b0:	2300      	movs	r3, #0
 800d2b2:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800d2b6:	ab09      	add	r3, sp, #36	; 0x24
 800d2b8:	9300      	str	r3, [sp, #0]
 800d2ba:	ec49 8b10 	vmov	d0, r8, r9
 800d2be:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800d2c2:	6022      	str	r2, [r4, #0]
 800d2c4:	f8cd a004 	str.w	sl, [sp, #4]
 800d2c8:	6861      	ldr	r1, [r4, #4]
 800d2ca:	4628      	mov	r0, r5
 800d2cc:	f7ff fee8 	bl	800d0a0 <__cvt>
 800d2d0:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800d2d4:	2b47      	cmp	r3, #71	; 0x47
 800d2d6:	4680      	mov	r8, r0
 800d2d8:	d109      	bne.n	800d2ee <_printf_float+0x126>
 800d2da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d2dc:	1cd8      	adds	r0, r3, #3
 800d2de:	db02      	blt.n	800d2e6 <_printf_float+0x11e>
 800d2e0:	6862      	ldr	r2, [r4, #4]
 800d2e2:	4293      	cmp	r3, r2
 800d2e4:	dd47      	ble.n	800d376 <_printf_float+0x1ae>
 800d2e6:	f1aa 0a02 	sub.w	sl, sl, #2
 800d2ea:	fa5f fa8a 	uxtb.w	sl, sl
 800d2ee:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800d2f2:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d2f4:	d824      	bhi.n	800d340 <_printf_float+0x178>
 800d2f6:	3901      	subs	r1, #1
 800d2f8:	4652      	mov	r2, sl
 800d2fa:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800d2fe:	9109      	str	r1, [sp, #36]	; 0x24
 800d300:	f7ff ff2f 	bl	800d162 <__exponent>
 800d304:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d306:	1813      	adds	r3, r2, r0
 800d308:	2a01      	cmp	r2, #1
 800d30a:	4681      	mov	r9, r0
 800d30c:	6123      	str	r3, [r4, #16]
 800d30e:	dc02      	bgt.n	800d316 <_printf_float+0x14e>
 800d310:	6822      	ldr	r2, [r4, #0]
 800d312:	07d1      	lsls	r1, r2, #31
 800d314:	d501      	bpl.n	800d31a <_printf_float+0x152>
 800d316:	3301      	adds	r3, #1
 800d318:	6123      	str	r3, [r4, #16]
 800d31a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800d31e:	2b00      	cmp	r3, #0
 800d320:	d0a5      	beq.n	800d26e <_printf_float+0xa6>
 800d322:	232d      	movs	r3, #45	; 0x2d
 800d324:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d328:	e7a1      	b.n	800d26e <_printf_float+0xa6>
 800d32a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800d32e:	f000 8177 	beq.w	800d620 <_printf_float+0x458>
 800d332:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800d336:	d1bb      	bne.n	800d2b0 <_printf_float+0xe8>
 800d338:	2900      	cmp	r1, #0
 800d33a:	d1b9      	bne.n	800d2b0 <_printf_float+0xe8>
 800d33c:	2301      	movs	r3, #1
 800d33e:	e7b6      	b.n	800d2ae <_printf_float+0xe6>
 800d340:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800d344:	d119      	bne.n	800d37a <_printf_float+0x1b2>
 800d346:	2900      	cmp	r1, #0
 800d348:	6863      	ldr	r3, [r4, #4]
 800d34a:	dd0c      	ble.n	800d366 <_printf_float+0x19e>
 800d34c:	6121      	str	r1, [r4, #16]
 800d34e:	b913      	cbnz	r3, 800d356 <_printf_float+0x18e>
 800d350:	6822      	ldr	r2, [r4, #0]
 800d352:	07d2      	lsls	r2, r2, #31
 800d354:	d502      	bpl.n	800d35c <_printf_float+0x194>
 800d356:	3301      	adds	r3, #1
 800d358:	440b      	add	r3, r1
 800d35a:	6123      	str	r3, [r4, #16]
 800d35c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d35e:	65a3      	str	r3, [r4, #88]	; 0x58
 800d360:	f04f 0900 	mov.w	r9, #0
 800d364:	e7d9      	b.n	800d31a <_printf_float+0x152>
 800d366:	b913      	cbnz	r3, 800d36e <_printf_float+0x1a6>
 800d368:	6822      	ldr	r2, [r4, #0]
 800d36a:	07d0      	lsls	r0, r2, #31
 800d36c:	d501      	bpl.n	800d372 <_printf_float+0x1aa>
 800d36e:	3302      	adds	r3, #2
 800d370:	e7f3      	b.n	800d35a <_printf_float+0x192>
 800d372:	2301      	movs	r3, #1
 800d374:	e7f1      	b.n	800d35a <_printf_float+0x192>
 800d376:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800d37a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800d37e:	4293      	cmp	r3, r2
 800d380:	db05      	blt.n	800d38e <_printf_float+0x1c6>
 800d382:	6822      	ldr	r2, [r4, #0]
 800d384:	6123      	str	r3, [r4, #16]
 800d386:	07d1      	lsls	r1, r2, #31
 800d388:	d5e8      	bpl.n	800d35c <_printf_float+0x194>
 800d38a:	3301      	adds	r3, #1
 800d38c:	e7e5      	b.n	800d35a <_printf_float+0x192>
 800d38e:	2b00      	cmp	r3, #0
 800d390:	bfd4      	ite	le
 800d392:	f1c3 0302 	rsble	r3, r3, #2
 800d396:	2301      	movgt	r3, #1
 800d398:	4413      	add	r3, r2
 800d39a:	e7de      	b.n	800d35a <_printf_float+0x192>
 800d39c:	6823      	ldr	r3, [r4, #0]
 800d39e:	055a      	lsls	r2, r3, #21
 800d3a0:	d407      	bmi.n	800d3b2 <_printf_float+0x1ea>
 800d3a2:	6923      	ldr	r3, [r4, #16]
 800d3a4:	4642      	mov	r2, r8
 800d3a6:	4631      	mov	r1, r6
 800d3a8:	4628      	mov	r0, r5
 800d3aa:	47b8      	blx	r7
 800d3ac:	3001      	adds	r0, #1
 800d3ae:	d12b      	bne.n	800d408 <_printf_float+0x240>
 800d3b0:	e767      	b.n	800d282 <_printf_float+0xba>
 800d3b2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800d3b6:	f240 80dc 	bls.w	800d572 <_printf_float+0x3aa>
 800d3ba:	2200      	movs	r2, #0
 800d3bc:	2300      	movs	r3, #0
 800d3be:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d3c2:	f7f3 fb2d 	bl	8000a20 <__aeabi_dcmpeq>
 800d3c6:	2800      	cmp	r0, #0
 800d3c8:	d033      	beq.n	800d432 <_printf_float+0x26a>
 800d3ca:	2301      	movs	r3, #1
 800d3cc:	4a41      	ldr	r2, [pc, #260]	; (800d4d4 <_printf_float+0x30c>)
 800d3ce:	4631      	mov	r1, r6
 800d3d0:	4628      	mov	r0, r5
 800d3d2:	47b8      	blx	r7
 800d3d4:	3001      	adds	r0, #1
 800d3d6:	f43f af54 	beq.w	800d282 <_printf_float+0xba>
 800d3da:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d3de:	429a      	cmp	r2, r3
 800d3e0:	db02      	blt.n	800d3e8 <_printf_float+0x220>
 800d3e2:	6823      	ldr	r3, [r4, #0]
 800d3e4:	07d8      	lsls	r0, r3, #31
 800d3e6:	d50f      	bpl.n	800d408 <_printf_float+0x240>
 800d3e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d3ec:	4631      	mov	r1, r6
 800d3ee:	4628      	mov	r0, r5
 800d3f0:	47b8      	blx	r7
 800d3f2:	3001      	adds	r0, #1
 800d3f4:	f43f af45 	beq.w	800d282 <_printf_float+0xba>
 800d3f8:	f04f 0800 	mov.w	r8, #0
 800d3fc:	f104 091a 	add.w	r9, r4, #26
 800d400:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d402:	3b01      	subs	r3, #1
 800d404:	4543      	cmp	r3, r8
 800d406:	dc09      	bgt.n	800d41c <_printf_float+0x254>
 800d408:	6823      	ldr	r3, [r4, #0]
 800d40a:	079b      	lsls	r3, r3, #30
 800d40c:	f100 8103 	bmi.w	800d616 <_printf_float+0x44e>
 800d410:	68e0      	ldr	r0, [r4, #12]
 800d412:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d414:	4298      	cmp	r0, r3
 800d416:	bfb8      	it	lt
 800d418:	4618      	movlt	r0, r3
 800d41a:	e734      	b.n	800d286 <_printf_float+0xbe>
 800d41c:	2301      	movs	r3, #1
 800d41e:	464a      	mov	r2, r9
 800d420:	4631      	mov	r1, r6
 800d422:	4628      	mov	r0, r5
 800d424:	47b8      	blx	r7
 800d426:	3001      	adds	r0, #1
 800d428:	f43f af2b 	beq.w	800d282 <_printf_float+0xba>
 800d42c:	f108 0801 	add.w	r8, r8, #1
 800d430:	e7e6      	b.n	800d400 <_printf_float+0x238>
 800d432:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d434:	2b00      	cmp	r3, #0
 800d436:	dc2b      	bgt.n	800d490 <_printf_float+0x2c8>
 800d438:	2301      	movs	r3, #1
 800d43a:	4a26      	ldr	r2, [pc, #152]	; (800d4d4 <_printf_float+0x30c>)
 800d43c:	4631      	mov	r1, r6
 800d43e:	4628      	mov	r0, r5
 800d440:	47b8      	blx	r7
 800d442:	3001      	adds	r0, #1
 800d444:	f43f af1d 	beq.w	800d282 <_printf_float+0xba>
 800d448:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d44a:	b923      	cbnz	r3, 800d456 <_printf_float+0x28e>
 800d44c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d44e:	b913      	cbnz	r3, 800d456 <_printf_float+0x28e>
 800d450:	6823      	ldr	r3, [r4, #0]
 800d452:	07d9      	lsls	r1, r3, #31
 800d454:	d5d8      	bpl.n	800d408 <_printf_float+0x240>
 800d456:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d45a:	4631      	mov	r1, r6
 800d45c:	4628      	mov	r0, r5
 800d45e:	47b8      	blx	r7
 800d460:	3001      	adds	r0, #1
 800d462:	f43f af0e 	beq.w	800d282 <_printf_float+0xba>
 800d466:	f04f 0900 	mov.w	r9, #0
 800d46a:	f104 0a1a 	add.w	sl, r4, #26
 800d46e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d470:	425b      	negs	r3, r3
 800d472:	454b      	cmp	r3, r9
 800d474:	dc01      	bgt.n	800d47a <_printf_float+0x2b2>
 800d476:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d478:	e794      	b.n	800d3a4 <_printf_float+0x1dc>
 800d47a:	2301      	movs	r3, #1
 800d47c:	4652      	mov	r2, sl
 800d47e:	4631      	mov	r1, r6
 800d480:	4628      	mov	r0, r5
 800d482:	47b8      	blx	r7
 800d484:	3001      	adds	r0, #1
 800d486:	f43f aefc 	beq.w	800d282 <_printf_float+0xba>
 800d48a:	f109 0901 	add.w	r9, r9, #1
 800d48e:	e7ee      	b.n	800d46e <_printf_float+0x2a6>
 800d490:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d492:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d494:	429a      	cmp	r2, r3
 800d496:	bfa8      	it	ge
 800d498:	461a      	movge	r2, r3
 800d49a:	2a00      	cmp	r2, #0
 800d49c:	4691      	mov	r9, r2
 800d49e:	dd07      	ble.n	800d4b0 <_printf_float+0x2e8>
 800d4a0:	4613      	mov	r3, r2
 800d4a2:	4631      	mov	r1, r6
 800d4a4:	4642      	mov	r2, r8
 800d4a6:	4628      	mov	r0, r5
 800d4a8:	47b8      	blx	r7
 800d4aa:	3001      	adds	r0, #1
 800d4ac:	f43f aee9 	beq.w	800d282 <_printf_float+0xba>
 800d4b0:	f104 031a 	add.w	r3, r4, #26
 800d4b4:	f04f 0b00 	mov.w	fp, #0
 800d4b8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d4bc:	9306      	str	r3, [sp, #24]
 800d4be:	e015      	b.n	800d4ec <_printf_float+0x324>
 800d4c0:	7fefffff 	.word	0x7fefffff
 800d4c4:	0801737c 	.word	0x0801737c
 800d4c8:	08017378 	.word	0x08017378
 800d4cc:	08017384 	.word	0x08017384
 800d4d0:	08017380 	.word	0x08017380
 800d4d4:	08017388 	.word	0x08017388
 800d4d8:	2301      	movs	r3, #1
 800d4da:	9a06      	ldr	r2, [sp, #24]
 800d4dc:	4631      	mov	r1, r6
 800d4de:	4628      	mov	r0, r5
 800d4e0:	47b8      	blx	r7
 800d4e2:	3001      	adds	r0, #1
 800d4e4:	f43f aecd 	beq.w	800d282 <_printf_float+0xba>
 800d4e8:	f10b 0b01 	add.w	fp, fp, #1
 800d4ec:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800d4f0:	ebaa 0309 	sub.w	r3, sl, r9
 800d4f4:	455b      	cmp	r3, fp
 800d4f6:	dcef      	bgt.n	800d4d8 <_printf_float+0x310>
 800d4f8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d4fc:	429a      	cmp	r2, r3
 800d4fe:	44d0      	add	r8, sl
 800d500:	db15      	blt.n	800d52e <_printf_float+0x366>
 800d502:	6823      	ldr	r3, [r4, #0]
 800d504:	07da      	lsls	r2, r3, #31
 800d506:	d412      	bmi.n	800d52e <_printf_float+0x366>
 800d508:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d50a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d50c:	eba3 020a 	sub.w	r2, r3, sl
 800d510:	eba3 0a01 	sub.w	sl, r3, r1
 800d514:	4592      	cmp	sl, r2
 800d516:	bfa8      	it	ge
 800d518:	4692      	movge	sl, r2
 800d51a:	f1ba 0f00 	cmp.w	sl, #0
 800d51e:	dc0e      	bgt.n	800d53e <_printf_float+0x376>
 800d520:	f04f 0800 	mov.w	r8, #0
 800d524:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d528:	f104 091a 	add.w	r9, r4, #26
 800d52c:	e019      	b.n	800d562 <_printf_float+0x39a>
 800d52e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d532:	4631      	mov	r1, r6
 800d534:	4628      	mov	r0, r5
 800d536:	47b8      	blx	r7
 800d538:	3001      	adds	r0, #1
 800d53a:	d1e5      	bne.n	800d508 <_printf_float+0x340>
 800d53c:	e6a1      	b.n	800d282 <_printf_float+0xba>
 800d53e:	4653      	mov	r3, sl
 800d540:	4642      	mov	r2, r8
 800d542:	4631      	mov	r1, r6
 800d544:	4628      	mov	r0, r5
 800d546:	47b8      	blx	r7
 800d548:	3001      	adds	r0, #1
 800d54a:	d1e9      	bne.n	800d520 <_printf_float+0x358>
 800d54c:	e699      	b.n	800d282 <_printf_float+0xba>
 800d54e:	2301      	movs	r3, #1
 800d550:	464a      	mov	r2, r9
 800d552:	4631      	mov	r1, r6
 800d554:	4628      	mov	r0, r5
 800d556:	47b8      	blx	r7
 800d558:	3001      	adds	r0, #1
 800d55a:	f43f ae92 	beq.w	800d282 <_printf_float+0xba>
 800d55e:	f108 0801 	add.w	r8, r8, #1
 800d562:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d566:	1a9b      	subs	r3, r3, r2
 800d568:	eba3 030a 	sub.w	r3, r3, sl
 800d56c:	4543      	cmp	r3, r8
 800d56e:	dcee      	bgt.n	800d54e <_printf_float+0x386>
 800d570:	e74a      	b.n	800d408 <_printf_float+0x240>
 800d572:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d574:	2a01      	cmp	r2, #1
 800d576:	dc01      	bgt.n	800d57c <_printf_float+0x3b4>
 800d578:	07db      	lsls	r3, r3, #31
 800d57a:	d53a      	bpl.n	800d5f2 <_printf_float+0x42a>
 800d57c:	2301      	movs	r3, #1
 800d57e:	4642      	mov	r2, r8
 800d580:	4631      	mov	r1, r6
 800d582:	4628      	mov	r0, r5
 800d584:	47b8      	blx	r7
 800d586:	3001      	adds	r0, #1
 800d588:	f43f ae7b 	beq.w	800d282 <_printf_float+0xba>
 800d58c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d590:	4631      	mov	r1, r6
 800d592:	4628      	mov	r0, r5
 800d594:	47b8      	blx	r7
 800d596:	3001      	adds	r0, #1
 800d598:	f108 0801 	add.w	r8, r8, #1
 800d59c:	f43f ae71 	beq.w	800d282 <_printf_float+0xba>
 800d5a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d5a2:	2200      	movs	r2, #0
 800d5a4:	f103 3aff 	add.w	sl, r3, #4294967295
 800d5a8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d5ac:	2300      	movs	r3, #0
 800d5ae:	f7f3 fa37 	bl	8000a20 <__aeabi_dcmpeq>
 800d5b2:	b9c8      	cbnz	r0, 800d5e8 <_printf_float+0x420>
 800d5b4:	4653      	mov	r3, sl
 800d5b6:	4642      	mov	r2, r8
 800d5b8:	4631      	mov	r1, r6
 800d5ba:	4628      	mov	r0, r5
 800d5bc:	47b8      	blx	r7
 800d5be:	3001      	adds	r0, #1
 800d5c0:	d10e      	bne.n	800d5e0 <_printf_float+0x418>
 800d5c2:	e65e      	b.n	800d282 <_printf_float+0xba>
 800d5c4:	2301      	movs	r3, #1
 800d5c6:	4652      	mov	r2, sl
 800d5c8:	4631      	mov	r1, r6
 800d5ca:	4628      	mov	r0, r5
 800d5cc:	47b8      	blx	r7
 800d5ce:	3001      	adds	r0, #1
 800d5d0:	f43f ae57 	beq.w	800d282 <_printf_float+0xba>
 800d5d4:	f108 0801 	add.w	r8, r8, #1
 800d5d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d5da:	3b01      	subs	r3, #1
 800d5dc:	4543      	cmp	r3, r8
 800d5de:	dcf1      	bgt.n	800d5c4 <_printf_float+0x3fc>
 800d5e0:	464b      	mov	r3, r9
 800d5e2:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800d5e6:	e6de      	b.n	800d3a6 <_printf_float+0x1de>
 800d5e8:	f04f 0800 	mov.w	r8, #0
 800d5ec:	f104 0a1a 	add.w	sl, r4, #26
 800d5f0:	e7f2      	b.n	800d5d8 <_printf_float+0x410>
 800d5f2:	2301      	movs	r3, #1
 800d5f4:	e7df      	b.n	800d5b6 <_printf_float+0x3ee>
 800d5f6:	2301      	movs	r3, #1
 800d5f8:	464a      	mov	r2, r9
 800d5fa:	4631      	mov	r1, r6
 800d5fc:	4628      	mov	r0, r5
 800d5fe:	47b8      	blx	r7
 800d600:	3001      	adds	r0, #1
 800d602:	f43f ae3e 	beq.w	800d282 <_printf_float+0xba>
 800d606:	f108 0801 	add.w	r8, r8, #1
 800d60a:	68e3      	ldr	r3, [r4, #12]
 800d60c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d60e:	1a9b      	subs	r3, r3, r2
 800d610:	4543      	cmp	r3, r8
 800d612:	dcf0      	bgt.n	800d5f6 <_printf_float+0x42e>
 800d614:	e6fc      	b.n	800d410 <_printf_float+0x248>
 800d616:	f04f 0800 	mov.w	r8, #0
 800d61a:	f104 0919 	add.w	r9, r4, #25
 800d61e:	e7f4      	b.n	800d60a <_printf_float+0x442>
 800d620:	2900      	cmp	r1, #0
 800d622:	f43f ae8b 	beq.w	800d33c <_printf_float+0x174>
 800d626:	2300      	movs	r3, #0
 800d628:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800d62c:	ab09      	add	r3, sp, #36	; 0x24
 800d62e:	9300      	str	r3, [sp, #0]
 800d630:	ec49 8b10 	vmov	d0, r8, r9
 800d634:	6022      	str	r2, [r4, #0]
 800d636:	f8cd a004 	str.w	sl, [sp, #4]
 800d63a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800d63e:	4628      	mov	r0, r5
 800d640:	f7ff fd2e 	bl	800d0a0 <__cvt>
 800d644:	4680      	mov	r8, r0
 800d646:	e648      	b.n	800d2da <_printf_float+0x112>

0800d648 <_printf_common>:
 800d648:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d64c:	4691      	mov	r9, r2
 800d64e:	461f      	mov	r7, r3
 800d650:	688a      	ldr	r2, [r1, #8]
 800d652:	690b      	ldr	r3, [r1, #16]
 800d654:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d658:	4293      	cmp	r3, r2
 800d65a:	bfb8      	it	lt
 800d65c:	4613      	movlt	r3, r2
 800d65e:	f8c9 3000 	str.w	r3, [r9]
 800d662:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800d666:	4606      	mov	r6, r0
 800d668:	460c      	mov	r4, r1
 800d66a:	b112      	cbz	r2, 800d672 <_printf_common+0x2a>
 800d66c:	3301      	adds	r3, #1
 800d66e:	f8c9 3000 	str.w	r3, [r9]
 800d672:	6823      	ldr	r3, [r4, #0]
 800d674:	0699      	lsls	r1, r3, #26
 800d676:	bf42      	ittt	mi
 800d678:	f8d9 3000 	ldrmi.w	r3, [r9]
 800d67c:	3302      	addmi	r3, #2
 800d67e:	f8c9 3000 	strmi.w	r3, [r9]
 800d682:	6825      	ldr	r5, [r4, #0]
 800d684:	f015 0506 	ands.w	r5, r5, #6
 800d688:	d107      	bne.n	800d69a <_printf_common+0x52>
 800d68a:	f104 0a19 	add.w	sl, r4, #25
 800d68e:	68e3      	ldr	r3, [r4, #12]
 800d690:	f8d9 2000 	ldr.w	r2, [r9]
 800d694:	1a9b      	subs	r3, r3, r2
 800d696:	42ab      	cmp	r3, r5
 800d698:	dc28      	bgt.n	800d6ec <_printf_common+0xa4>
 800d69a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800d69e:	6822      	ldr	r2, [r4, #0]
 800d6a0:	3300      	adds	r3, #0
 800d6a2:	bf18      	it	ne
 800d6a4:	2301      	movne	r3, #1
 800d6a6:	0692      	lsls	r2, r2, #26
 800d6a8:	d42d      	bmi.n	800d706 <_printf_common+0xbe>
 800d6aa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d6ae:	4639      	mov	r1, r7
 800d6b0:	4630      	mov	r0, r6
 800d6b2:	47c0      	blx	r8
 800d6b4:	3001      	adds	r0, #1
 800d6b6:	d020      	beq.n	800d6fa <_printf_common+0xb2>
 800d6b8:	6823      	ldr	r3, [r4, #0]
 800d6ba:	68e5      	ldr	r5, [r4, #12]
 800d6bc:	f8d9 2000 	ldr.w	r2, [r9]
 800d6c0:	f003 0306 	and.w	r3, r3, #6
 800d6c4:	2b04      	cmp	r3, #4
 800d6c6:	bf08      	it	eq
 800d6c8:	1aad      	subeq	r5, r5, r2
 800d6ca:	68a3      	ldr	r3, [r4, #8]
 800d6cc:	6922      	ldr	r2, [r4, #16]
 800d6ce:	bf0c      	ite	eq
 800d6d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d6d4:	2500      	movne	r5, #0
 800d6d6:	4293      	cmp	r3, r2
 800d6d8:	bfc4      	itt	gt
 800d6da:	1a9b      	subgt	r3, r3, r2
 800d6dc:	18ed      	addgt	r5, r5, r3
 800d6de:	f04f 0900 	mov.w	r9, #0
 800d6e2:	341a      	adds	r4, #26
 800d6e4:	454d      	cmp	r5, r9
 800d6e6:	d11a      	bne.n	800d71e <_printf_common+0xd6>
 800d6e8:	2000      	movs	r0, #0
 800d6ea:	e008      	b.n	800d6fe <_printf_common+0xb6>
 800d6ec:	2301      	movs	r3, #1
 800d6ee:	4652      	mov	r2, sl
 800d6f0:	4639      	mov	r1, r7
 800d6f2:	4630      	mov	r0, r6
 800d6f4:	47c0      	blx	r8
 800d6f6:	3001      	adds	r0, #1
 800d6f8:	d103      	bne.n	800d702 <_printf_common+0xba>
 800d6fa:	f04f 30ff 	mov.w	r0, #4294967295
 800d6fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d702:	3501      	adds	r5, #1
 800d704:	e7c3      	b.n	800d68e <_printf_common+0x46>
 800d706:	18e1      	adds	r1, r4, r3
 800d708:	1c5a      	adds	r2, r3, #1
 800d70a:	2030      	movs	r0, #48	; 0x30
 800d70c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800d710:	4422      	add	r2, r4
 800d712:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800d716:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800d71a:	3302      	adds	r3, #2
 800d71c:	e7c5      	b.n	800d6aa <_printf_common+0x62>
 800d71e:	2301      	movs	r3, #1
 800d720:	4622      	mov	r2, r4
 800d722:	4639      	mov	r1, r7
 800d724:	4630      	mov	r0, r6
 800d726:	47c0      	blx	r8
 800d728:	3001      	adds	r0, #1
 800d72a:	d0e6      	beq.n	800d6fa <_printf_common+0xb2>
 800d72c:	f109 0901 	add.w	r9, r9, #1
 800d730:	e7d8      	b.n	800d6e4 <_printf_common+0x9c>
	...

0800d734 <_sbrk_r>:
 800d734:	b538      	push	{r3, r4, r5, lr}
 800d736:	4c06      	ldr	r4, [pc, #24]	; (800d750 <_sbrk_r+0x1c>)
 800d738:	2300      	movs	r3, #0
 800d73a:	4605      	mov	r5, r0
 800d73c:	4608      	mov	r0, r1
 800d73e:	6023      	str	r3, [r4, #0]
 800d740:	f7f4 fec8 	bl	80024d4 <_sbrk>
 800d744:	1c43      	adds	r3, r0, #1
 800d746:	d102      	bne.n	800d74e <_sbrk_r+0x1a>
 800d748:	6823      	ldr	r3, [r4, #0]
 800d74a:	b103      	cbz	r3, 800d74e <_sbrk_r+0x1a>
 800d74c:	602b      	str	r3, [r5, #0]
 800d74e:	bd38      	pop	{r3, r4, r5, pc}
 800d750:	20003c68 	.word	0x20003c68

0800d754 <quorem>:
 800d754:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d758:	6903      	ldr	r3, [r0, #16]
 800d75a:	690c      	ldr	r4, [r1, #16]
 800d75c:	42a3      	cmp	r3, r4
 800d75e:	4680      	mov	r8, r0
 800d760:	f2c0 8082 	blt.w	800d868 <quorem+0x114>
 800d764:	3c01      	subs	r4, #1
 800d766:	f101 0714 	add.w	r7, r1, #20
 800d76a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800d76e:	f100 0614 	add.w	r6, r0, #20
 800d772:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800d776:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800d77a:	eb06 030c 	add.w	r3, r6, ip
 800d77e:	3501      	adds	r5, #1
 800d780:	eb07 090c 	add.w	r9, r7, ip
 800d784:	9301      	str	r3, [sp, #4]
 800d786:	fbb0 f5f5 	udiv	r5, r0, r5
 800d78a:	b395      	cbz	r5, 800d7f2 <quorem+0x9e>
 800d78c:	f04f 0a00 	mov.w	sl, #0
 800d790:	4638      	mov	r0, r7
 800d792:	46b6      	mov	lr, r6
 800d794:	46d3      	mov	fp, sl
 800d796:	f850 2b04 	ldr.w	r2, [r0], #4
 800d79a:	b293      	uxth	r3, r2
 800d79c:	fb05 a303 	mla	r3, r5, r3, sl
 800d7a0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d7a4:	b29b      	uxth	r3, r3
 800d7a6:	ebab 0303 	sub.w	r3, fp, r3
 800d7aa:	0c12      	lsrs	r2, r2, #16
 800d7ac:	f8de b000 	ldr.w	fp, [lr]
 800d7b0:	fb05 a202 	mla	r2, r5, r2, sl
 800d7b4:	fa13 f38b 	uxtah	r3, r3, fp
 800d7b8:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800d7bc:	fa1f fb82 	uxth.w	fp, r2
 800d7c0:	f8de 2000 	ldr.w	r2, [lr]
 800d7c4:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800d7c8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d7cc:	b29b      	uxth	r3, r3
 800d7ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d7d2:	4581      	cmp	r9, r0
 800d7d4:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800d7d8:	f84e 3b04 	str.w	r3, [lr], #4
 800d7dc:	d2db      	bcs.n	800d796 <quorem+0x42>
 800d7de:	f856 300c 	ldr.w	r3, [r6, ip]
 800d7e2:	b933      	cbnz	r3, 800d7f2 <quorem+0x9e>
 800d7e4:	9b01      	ldr	r3, [sp, #4]
 800d7e6:	3b04      	subs	r3, #4
 800d7e8:	429e      	cmp	r6, r3
 800d7ea:	461a      	mov	r2, r3
 800d7ec:	d330      	bcc.n	800d850 <quorem+0xfc>
 800d7ee:	f8c8 4010 	str.w	r4, [r8, #16]
 800d7f2:	4640      	mov	r0, r8
 800d7f4:	f001 f81a 	bl	800e82c <__mcmp>
 800d7f8:	2800      	cmp	r0, #0
 800d7fa:	db25      	blt.n	800d848 <quorem+0xf4>
 800d7fc:	3501      	adds	r5, #1
 800d7fe:	4630      	mov	r0, r6
 800d800:	f04f 0c00 	mov.w	ip, #0
 800d804:	f857 2b04 	ldr.w	r2, [r7], #4
 800d808:	f8d0 e000 	ldr.w	lr, [r0]
 800d80c:	b293      	uxth	r3, r2
 800d80e:	ebac 0303 	sub.w	r3, ip, r3
 800d812:	0c12      	lsrs	r2, r2, #16
 800d814:	fa13 f38e 	uxtah	r3, r3, lr
 800d818:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800d81c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d820:	b29b      	uxth	r3, r3
 800d822:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d826:	45b9      	cmp	r9, r7
 800d828:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800d82c:	f840 3b04 	str.w	r3, [r0], #4
 800d830:	d2e8      	bcs.n	800d804 <quorem+0xb0>
 800d832:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800d836:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800d83a:	b92a      	cbnz	r2, 800d848 <quorem+0xf4>
 800d83c:	3b04      	subs	r3, #4
 800d83e:	429e      	cmp	r6, r3
 800d840:	461a      	mov	r2, r3
 800d842:	d30b      	bcc.n	800d85c <quorem+0x108>
 800d844:	f8c8 4010 	str.w	r4, [r8, #16]
 800d848:	4628      	mov	r0, r5
 800d84a:	b003      	add	sp, #12
 800d84c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d850:	6812      	ldr	r2, [r2, #0]
 800d852:	3b04      	subs	r3, #4
 800d854:	2a00      	cmp	r2, #0
 800d856:	d1ca      	bne.n	800d7ee <quorem+0x9a>
 800d858:	3c01      	subs	r4, #1
 800d85a:	e7c5      	b.n	800d7e8 <quorem+0x94>
 800d85c:	6812      	ldr	r2, [r2, #0]
 800d85e:	3b04      	subs	r3, #4
 800d860:	2a00      	cmp	r2, #0
 800d862:	d1ef      	bne.n	800d844 <quorem+0xf0>
 800d864:	3c01      	subs	r4, #1
 800d866:	e7ea      	b.n	800d83e <quorem+0xea>
 800d868:	2000      	movs	r0, #0
 800d86a:	e7ee      	b.n	800d84a <quorem+0xf6>
 800d86c:	0000      	movs	r0, r0
	...

0800d870 <_dtoa_r>:
 800d870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d874:	ec57 6b10 	vmov	r6, r7, d0
 800d878:	b097      	sub	sp, #92	; 0x5c
 800d87a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800d87c:	9106      	str	r1, [sp, #24]
 800d87e:	4604      	mov	r4, r0
 800d880:	920b      	str	r2, [sp, #44]	; 0x2c
 800d882:	9312      	str	r3, [sp, #72]	; 0x48
 800d884:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800d888:	e9cd 6700 	strd	r6, r7, [sp]
 800d88c:	b93d      	cbnz	r5, 800d89e <_dtoa_r+0x2e>
 800d88e:	2010      	movs	r0, #16
 800d890:	f7ff fb3a 	bl	800cf08 <malloc>
 800d894:	6260      	str	r0, [r4, #36]	; 0x24
 800d896:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800d89a:	6005      	str	r5, [r0, #0]
 800d89c:	60c5      	str	r5, [r0, #12]
 800d89e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d8a0:	6819      	ldr	r1, [r3, #0]
 800d8a2:	b151      	cbz	r1, 800d8ba <_dtoa_r+0x4a>
 800d8a4:	685a      	ldr	r2, [r3, #4]
 800d8a6:	604a      	str	r2, [r1, #4]
 800d8a8:	2301      	movs	r3, #1
 800d8aa:	4093      	lsls	r3, r2
 800d8ac:	608b      	str	r3, [r1, #8]
 800d8ae:	4620      	mov	r0, r4
 800d8b0:	f000 fdda 	bl	800e468 <_Bfree>
 800d8b4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d8b6:	2200      	movs	r2, #0
 800d8b8:	601a      	str	r2, [r3, #0]
 800d8ba:	1e3b      	subs	r3, r7, #0
 800d8bc:	bfbb      	ittet	lt
 800d8be:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800d8c2:	9301      	strlt	r3, [sp, #4]
 800d8c4:	2300      	movge	r3, #0
 800d8c6:	2201      	movlt	r2, #1
 800d8c8:	bfac      	ite	ge
 800d8ca:	f8c8 3000 	strge.w	r3, [r8]
 800d8ce:	f8c8 2000 	strlt.w	r2, [r8]
 800d8d2:	4baf      	ldr	r3, [pc, #700]	; (800db90 <_dtoa_r+0x320>)
 800d8d4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800d8d8:	ea33 0308 	bics.w	r3, r3, r8
 800d8dc:	d114      	bne.n	800d908 <_dtoa_r+0x98>
 800d8de:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800d8e0:	f242 730f 	movw	r3, #9999	; 0x270f
 800d8e4:	6013      	str	r3, [r2, #0]
 800d8e6:	9b00      	ldr	r3, [sp, #0]
 800d8e8:	b923      	cbnz	r3, 800d8f4 <_dtoa_r+0x84>
 800d8ea:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800d8ee:	2800      	cmp	r0, #0
 800d8f0:	f000 8542 	beq.w	800e378 <_dtoa_r+0xb08>
 800d8f4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d8f6:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800dba4 <_dtoa_r+0x334>
 800d8fa:	2b00      	cmp	r3, #0
 800d8fc:	f000 8544 	beq.w	800e388 <_dtoa_r+0xb18>
 800d900:	f10b 0303 	add.w	r3, fp, #3
 800d904:	f000 bd3e 	b.w	800e384 <_dtoa_r+0xb14>
 800d908:	e9dd 6700 	ldrd	r6, r7, [sp]
 800d90c:	2200      	movs	r2, #0
 800d90e:	2300      	movs	r3, #0
 800d910:	4630      	mov	r0, r6
 800d912:	4639      	mov	r1, r7
 800d914:	f7f3 f884 	bl	8000a20 <__aeabi_dcmpeq>
 800d918:	4681      	mov	r9, r0
 800d91a:	b168      	cbz	r0, 800d938 <_dtoa_r+0xc8>
 800d91c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800d91e:	2301      	movs	r3, #1
 800d920:	6013      	str	r3, [r2, #0]
 800d922:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d924:	2b00      	cmp	r3, #0
 800d926:	f000 8524 	beq.w	800e372 <_dtoa_r+0xb02>
 800d92a:	4b9a      	ldr	r3, [pc, #616]	; (800db94 <_dtoa_r+0x324>)
 800d92c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d92e:	f103 3bff 	add.w	fp, r3, #4294967295
 800d932:	6013      	str	r3, [r2, #0]
 800d934:	f000 bd28 	b.w	800e388 <_dtoa_r+0xb18>
 800d938:	aa14      	add	r2, sp, #80	; 0x50
 800d93a:	a915      	add	r1, sp, #84	; 0x54
 800d93c:	ec47 6b10 	vmov	d0, r6, r7
 800d940:	4620      	mov	r0, r4
 800d942:	f000 ffea 	bl	800e91a <__d2b>
 800d946:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800d94a:	9004      	str	r0, [sp, #16]
 800d94c:	2d00      	cmp	r5, #0
 800d94e:	d07c      	beq.n	800da4a <_dtoa_r+0x1da>
 800d950:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d954:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800d958:	46b2      	mov	sl, r6
 800d95a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800d95e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800d962:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800d966:	2200      	movs	r2, #0
 800d968:	4b8b      	ldr	r3, [pc, #556]	; (800db98 <_dtoa_r+0x328>)
 800d96a:	4650      	mov	r0, sl
 800d96c:	4659      	mov	r1, fp
 800d96e:	f7f2 fc37 	bl	80001e0 <__aeabi_dsub>
 800d972:	a381      	add	r3, pc, #516	; (adr r3, 800db78 <_dtoa_r+0x308>)
 800d974:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d978:	f7f2 fdea 	bl	8000550 <__aeabi_dmul>
 800d97c:	a380      	add	r3, pc, #512	; (adr r3, 800db80 <_dtoa_r+0x310>)
 800d97e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d982:	f7f2 fc2f 	bl	80001e4 <__adddf3>
 800d986:	4606      	mov	r6, r0
 800d988:	4628      	mov	r0, r5
 800d98a:	460f      	mov	r7, r1
 800d98c:	f7f2 fd76 	bl	800047c <__aeabi_i2d>
 800d990:	a37d      	add	r3, pc, #500	; (adr r3, 800db88 <_dtoa_r+0x318>)
 800d992:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d996:	f7f2 fddb 	bl	8000550 <__aeabi_dmul>
 800d99a:	4602      	mov	r2, r0
 800d99c:	460b      	mov	r3, r1
 800d99e:	4630      	mov	r0, r6
 800d9a0:	4639      	mov	r1, r7
 800d9a2:	f7f2 fc1f 	bl	80001e4 <__adddf3>
 800d9a6:	4606      	mov	r6, r0
 800d9a8:	460f      	mov	r7, r1
 800d9aa:	f7f3 f881 	bl	8000ab0 <__aeabi_d2iz>
 800d9ae:	2200      	movs	r2, #0
 800d9b0:	4682      	mov	sl, r0
 800d9b2:	2300      	movs	r3, #0
 800d9b4:	4630      	mov	r0, r6
 800d9b6:	4639      	mov	r1, r7
 800d9b8:	f7f3 f83c 	bl	8000a34 <__aeabi_dcmplt>
 800d9bc:	b148      	cbz	r0, 800d9d2 <_dtoa_r+0x162>
 800d9be:	4650      	mov	r0, sl
 800d9c0:	f7f2 fd5c 	bl	800047c <__aeabi_i2d>
 800d9c4:	4632      	mov	r2, r6
 800d9c6:	463b      	mov	r3, r7
 800d9c8:	f7f3 f82a 	bl	8000a20 <__aeabi_dcmpeq>
 800d9cc:	b908      	cbnz	r0, 800d9d2 <_dtoa_r+0x162>
 800d9ce:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d9d2:	f1ba 0f16 	cmp.w	sl, #22
 800d9d6:	d859      	bhi.n	800da8c <_dtoa_r+0x21c>
 800d9d8:	4970      	ldr	r1, [pc, #448]	; (800db9c <_dtoa_r+0x32c>)
 800d9da:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800d9de:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d9e2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d9e6:	f7f3 f843 	bl	8000a70 <__aeabi_dcmpgt>
 800d9ea:	2800      	cmp	r0, #0
 800d9ec:	d050      	beq.n	800da90 <_dtoa_r+0x220>
 800d9ee:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d9f2:	2300      	movs	r3, #0
 800d9f4:	930f      	str	r3, [sp, #60]	; 0x3c
 800d9f6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d9f8:	1b5d      	subs	r5, r3, r5
 800d9fa:	f1b5 0801 	subs.w	r8, r5, #1
 800d9fe:	bf49      	itett	mi
 800da00:	f1c5 0301 	rsbmi	r3, r5, #1
 800da04:	2300      	movpl	r3, #0
 800da06:	9305      	strmi	r3, [sp, #20]
 800da08:	f04f 0800 	movmi.w	r8, #0
 800da0c:	bf58      	it	pl
 800da0e:	9305      	strpl	r3, [sp, #20]
 800da10:	f1ba 0f00 	cmp.w	sl, #0
 800da14:	db3e      	blt.n	800da94 <_dtoa_r+0x224>
 800da16:	2300      	movs	r3, #0
 800da18:	44d0      	add	r8, sl
 800da1a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800da1e:	9307      	str	r3, [sp, #28]
 800da20:	9b06      	ldr	r3, [sp, #24]
 800da22:	2b09      	cmp	r3, #9
 800da24:	f200 8090 	bhi.w	800db48 <_dtoa_r+0x2d8>
 800da28:	2b05      	cmp	r3, #5
 800da2a:	bfc4      	itt	gt
 800da2c:	3b04      	subgt	r3, #4
 800da2e:	9306      	strgt	r3, [sp, #24]
 800da30:	9b06      	ldr	r3, [sp, #24]
 800da32:	f1a3 0302 	sub.w	r3, r3, #2
 800da36:	bfcc      	ite	gt
 800da38:	2500      	movgt	r5, #0
 800da3a:	2501      	movle	r5, #1
 800da3c:	2b03      	cmp	r3, #3
 800da3e:	f200 808f 	bhi.w	800db60 <_dtoa_r+0x2f0>
 800da42:	e8df f003 	tbb	[pc, r3]
 800da46:	7f7d      	.short	0x7f7d
 800da48:	7131      	.short	0x7131
 800da4a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800da4e:	441d      	add	r5, r3
 800da50:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800da54:	2820      	cmp	r0, #32
 800da56:	dd13      	ble.n	800da80 <_dtoa_r+0x210>
 800da58:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800da5c:	9b00      	ldr	r3, [sp, #0]
 800da5e:	fa08 f800 	lsl.w	r8, r8, r0
 800da62:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800da66:	fa23 f000 	lsr.w	r0, r3, r0
 800da6a:	ea48 0000 	orr.w	r0, r8, r0
 800da6e:	f7f2 fcf5 	bl	800045c <__aeabi_ui2d>
 800da72:	2301      	movs	r3, #1
 800da74:	4682      	mov	sl, r0
 800da76:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800da7a:	3d01      	subs	r5, #1
 800da7c:	9313      	str	r3, [sp, #76]	; 0x4c
 800da7e:	e772      	b.n	800d966 <_dtoa_r+0xf6>
 800da80:	9b00      	ldr	r3, [sp, #0]
 800da82:	f1c0 0020 	rsb	r0, r0, #32
 800da86:	fa03 f000 	lsl.w	r0, r3, r0
 800da8a:	e7f0      	b.n	800da6e <_dtoa_r+0x1fe>
 800da8c:	2301      	movs	r3, #1
 800da8e:	e7b1      	b.n	800d9f4 <_dtoa_r+0x184>
 800da90:	900f      	str	r0, [sp, #60]	; 0x3c
 800da92:	e7b0      	b.n	800d9f6 <_dtoa_r+0x186>
 800da94:	9b05      	ldr	r3, [sp, #20]
 800da96:	eba3 030a 	sub.w	r3, r3, sl
 800da9a:	9305      	str	r3, [sp, #20]
 800da9c:	f1ca 0300 	rsb	r3, sl, #0
 800daa0:	9307      	str	r3, [sp, #28]
 800daa2:	2300      	movs	r3, #0
 800daa4:	930e      	str	r3, [sp, #56]	; 0x38
 800daa6:	e7bb      	b.n	800da20 <_dtoa_r+0x1b0>
 800daa8:	2301      	movs	r3, #1
 800daaa:	930a      	str	r3, [sp, #40]	; 0x28
 800daac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800daae:	2b00      	cmp	r3, #0
 800dab0:	dd59      	ble.n	800db66 <_dtoa_r+0x2f6>
 800dab2:	9302      	str	r3, [sp, #8]
 800dab4:	4699      	mov	r9, r3
 800dab6:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800dab8:	2200      	movs	r2, #0
 800daba:	6072      	str	r2, [r6, #4]
 800dabc:	2204      	movs	r2, #4
 800dabe:	f102 0014 	add.w	r0, r2, #20
 800dac2:	4298      	cmp	r0, r3
 800dac4:	6871      	ldr	r1, [r6, #4]
 800dac6:	d953      	bls.n	800db70 <_dtoa_r+0x300>
 800dac8:	4620      	mov	r0, r4
 800daca:	f000 fc99 	bl	800e400 <_Balloc>
 800dace:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dad0:	6030      	str	r0, [r6, #0]
 800dad2:	f1b9 0f0e 	cmp.w	r9, #14
 800dad6:	f8d3 b000 	ldr.w	fp, [r3]
 800dada:	f200 80e6 	bhi.w	800dcaa <_dtoa_r+0x43a>
 800dade:	2d00      	cmp	r5, #0
 800dae0:	f000 80e3 	beq.w	800dcaa <_dtoa_r+0x43a>
 800dae4:	ed9d 7b00 	vldr	d7, [sp]
 800dae8:	f1ba 0f00 	cmp.w	sl, #0
 800daec:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800daf0:	dd74      	ble.n	800dbdc <_dtoa_r+0x36c>
 800daf2:	4a2a      	ldr	r2, [pc, #168]	; (800db9c <_dtoa_r+0x32c>)
 800daf4:	f00a 030f 	and.w	r3, sl, #15
 800daf8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800dafc:	ed93 7b00 	vldr	d7, [r3]
 800db00:	ea4f 162a 	mov.w	r6, sl, asr #4
 800db04:	06f0      	lsls	r0, r6, #27
 800db06:	ed8d 7b08 	vstr	d7, [sp, #32]
 800db0a:	d565      	bpl.n	800dbd8 <_dtoa_r+0x368>
 800db0c:	4b24      	ldr	r3, [pc, #144]	; (800dba0 <_dtoa_r+0x330>)
 800db0e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800db12:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800db16:	f7f2 fe45 	bl	80007a4 <__aeabi_ddiv>
 800db1a:	e9cd 0100 	strd	r0, r1, [sp]
 800db1e:	f006 060f 	and.w	r6, r6, #15
 800db22:	2503      	movs	r5, #3
 800db24:	4f1e      	ldr	r7, [pc, #120]	; (800dba0 <_dtoa_r+0x330>)
 800db26:	e04c      	b.n	800dbc2 <_dtoa_r+0x352>
 800db28:	2301      	movs	r3, #1
 800db2a:	930a      	str	r3, [sp, #40]	; 0x28
 800db2c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800db2e:	4453      	add	r3, sl
 800db30:	f103 0901 	add.w	r9, r3, #1
 800db34:	9302      	str	r3, [sp, #8]
 800db36:	464b      	mov	r3, r9
 800db38:	2b01      	cmp	r3, #1
 800db3a:	bfb8      	it	lt
 800db3c:	2301      	movlt	r3, #1
 800db3e:	e7ba      	b.n	800dab6 <_dtoa_r+0x246>
 800db40:	2300      	movs	r3, #0
 800db42:	e7b2      	b.n	800daaa <_dtoa_r+0x23a>
 800db44:	2300      	movs	r3, #0
 800db46:	e7f0      	b.n	800db2a <_dtoa_r+0x2ba>
 800db48:	2501      	movs	r5, #1
 800db4a:	2300      	movs	r3, #0
 800db4c:	9306      	str	r3, [sp, #24]
 800db4e:	950a      	str	r5, [sp, #40]	; 0x28
 800db50:	f04f 33ff 	mov.w	r3, #4294967295
 800db54:	9302      	str	r3, [sp, #8]
 800db56:	4699      	mov	r9, r3
 800db58:	2200      	movs	r2, #0
 800db5a:	2312      	movs	r3, #18
 800db5c:	920b      	str	r2, [sp, #44]	; 0x2c
 800db5e:	e7aa      	b.n	800dab6 <_dtoa_r+0x246>
 800db60:	2301      	movs	r3, #1
 800db62:	930a      	str	r3, [sp, #40]	; 0x28
 800db64:	e7f4      	b.n	800db50 <_dtoa_r+0x2e0>
 800db66:	2301      	movs	r3, #1
 800db68:	9302      	str	r3, [sp, #8]
 800db6a:	4699      	mov	r9, r3
 800db6c:	461a      	mov	r2, r3
 800db6e:	e7f5      	b.n	800db5c <_dtoa_r+0x2ec>
 800db70:	3101      	adds	r1, #1
 800db72:	6071      	str	r1, [r6, #4]
 800db74:	0052      	lsls	r2, r2, #1
 800db76:	e7a2      	b.n	800dabe <_dtoa_r+0x24e>
 800db78:	636f4361 	.word	0x636f4361
 800db7c:	3fd287a7 	.word	0x3fd287a7
 800db80:	8b60c8b3 	.word	0x8b60c8b3
 800db84:	3fc68a28 	.word	0x3fc68a28
 800db88:	509f79fb 	.word	0x509f79fb
 800db8c:	3fd34413 	.word	0x3fd34413
 800db90:	7ff00000 	.word	0x7ff00000
 800db94:	08017389 	.word	0x08017389
 800db98:	3ff80000 	.word	0x3ff80000
 800db9c:	080173c0 	.word	0x080173c0
 800dba0:	08017398 	.word	0x08017398
 800dba4:	08017393 	.word	0x08017393
 800dba8:	07f1      	lsls	r1, r6, #31
 800dbaa:	d508      	bpl.n	800dbbe <_dtoa_r+0x34e>
 800dbac:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800dbb0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dbb4:	f7f2 fccc 	bl	8000550 <__aeabi_dmul>
 800dbb8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800dbbc:	3501      	adds	r5, #1
 800dbbe:	1076      	asrs	r6, r6, #1
 800dbc0:	3708      	adds	r7, #8
 800dbc2:	2e00      	cmp	r6, #0
 800dbc4:	d1f0      	bne.n	800dba8 <_dtoa_r+0x338>
 800dbc6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800dbca:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dbce:	f7f2 fde9 	bl	80007a4 <__aeabi_ddiv>
 800dbd2:	e9cd 0100 	strd	r0, r1, [sp]
 800dbd6:	e01a      	b.n	800dc0e <_dtoa_r+0x39e>
 800dbd8:	2502      	movs	r5, #2
 800dbda:	e7a3      	b.n	800db24 <_dtoa_r+0x2b4>
 800dbdc:	f000 80a0 	beq.w	800dd20 <_dtoa_r+0x4b0>
 800dbe0:	f1ca 0600 	rsb	r6, sl, #0
 800dbe4:	4b9f      	ldr	r3, [pc, #636]	; (800de64 <_dtoa_r+0x5f4>)
 800dbe6:	4fa0      	ldr	r7, [pc, #640]	; (800de68 <_dtoa_r+0x5f8>)
 800dbe8:	f006 020f 	and.w	r2, r6, #15
 800dbec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dbf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbf4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800dbf8:	f7f2 fcaa 	bl	8000550 <__aeabi_dmul>
 800dbfc:	e9cd 0100 	strd	r0, r1, [sp]
 800dc00:	1136      	asrs	r6, r6, #4
 800dc02:	2300      	movs	r3, #0
 800dc04:	2502      	movs	r5, #2
 800dc06:	2e00      	cmp	r6, #0
 800dc08:	d17f      	bne.n	800dd0a <_dtoa_r+0x49a>
 800dc0a:	2b00      	cmp	r3, #0
 800dc0c:	d1e1      	bne.n	800dbd2 <_dtoa_r+0x362>
 800dc0e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dc10:	2b00      	cmp	r3, #0
 800dc12:	f000 8087 	beq.w	800dd24 <_dtoa_r+0x4b4>
 800dc16:	e9dd 6700 	ldrd	r6, r7, [sp]
 800dc1a:	2200      	movs	r2, #0
 800dc1c:	4b93      	ldr	r3, [pc, #588]	; (800de6c <_dtoa_r+0x5fc>)
 800dc1e:	4630      	mov	r0, r6
 800dc20:	4639      	mov	r1, r7
 800dc22:	f7f2 ff07 	bl	8000a34 <__aeabi_dcmplt>
 800dc26:	2800      	cmp	r0, #0
 800dc28:	d07c      	beq.n	800dd24 <_dtoa_r+0x4b4>
 800dc2a:	f1b9 0f00 	cmp.w	r9, #0
 800dc2e:	d079      	beq.n	800dd24 <_dtoa_r+0x4b4>
 800dc30:	9b02      	ldr	r3, [sp, #8]
 800dc32:	2b00      	cmp	r3, #0
 800dc34:	dd35      	ble.n	800dca2 <_dtoa_r+0x432>
 800dc36:	f10a 33ff 	add.w	r3, sl, #4294967295
 800dc3a:	9308      	str	r3, [sp, #32]
 800dc3c:	4639      	mov	r1, r7
 800dc3e:	2200      	movs	r2, #0
 800dc40:	4b8b      	ldr	r3, [pc, #556]	; (800de70 <_dtoa_r+0x600>)
 800dc42:	4630      	mov	r0, r6
 800dc44:	f7f2 fc84 	bl	8000550 <__aeabi_dmul>
 800dc48:	e9cd 0100 	strd	r0, r1, [sp]
 800dc4c:	9f02      	ldr	r7, [sp, #8]
 800dc4e:	3501      	adds	r5, #1
 800dc50:	4628      	mov	r0, r5
 800dc52:	f7f2 fc13 	bl	800047c <__aeabi_i2d>
 800dc56:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dc5a:	f7f2 fc79 	bl	8000550 <__aeabi_dmul>
 800dc5e:	2200      	movs	r2, #0
 800dc60:	4b84      	ldr	r3, [pc, #528]	; (800de74 <_dtoa_r+0x604>)
 800dc62:	f7f2 fabf 	bl	80001e4 <__adddf3>
 800dc66:	4605      	mov	r5, r0
 800dc68:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800dc6c:	2f00      	cmp	r7, #0
 800dc6e:	d15d      	bne.n	800dd2c <_dtoa_r+0x4bc>
 800dc70:	2200      	movs	r2, #0
 800dc72:	4b81      	ldr	r3, [pc, #516]	; (800de78 <_dtoa_r+0x608>)
 800dc74:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dc78:	f7f2 fab2 	bl	80001e0 <__aeabi_dsub>
 800dc7c:	462a      	mov	r2, r5
 800dc7e:	4633      	mov	r3, r6
 800dc80:	e9cd 0100 	strd	r0, r1, [sp]
 800dc84:	f7f2 fef4 	bl	8000a70 <__aeabi_dcmpgt>
 800dc88:	2800      	cmp	r0, #0
 800dc8a:	f040 8288 	bne.w	800e19e <_dtoa_r+0x92e>
 800dc8e:	462a      	mov	r2, r5
 800dc90:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800dc94:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dc98:	f7f2 fecc 	bl	8000a34 <__aeabi_dcmplt>
 800dc9c:	2800      	cmp	r0, #0
 800dc9e:	f040 827c 	bne.w	800e19a <_dtoa_r+0x92a>
 800dca2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800dca6:	e9cd 2300 	strd	r2, r3, [sp]
 800dcaa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dcac:	2b00      	cmp	r3, #0
 800dcae:	f2c0 8150 	blt.w	800df52 <_dtoa_r+0x6e2>
 800dcb2:	f1ba 0f0e 	cmp.w	sl, #14
 800dcb6:	f300 814c 	bgt.w	800df52 <_dtoa_r+0x6e2>
 800dcba:	4b6a      	ldr	r3, [pc, #424]	; (800de64 <_dtoa_r+0x5f4>)
 800dcbc:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800dcc0:	ed93 7b00 	vldr	d7, [r3]
 800dcc4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dcc6:	2b00      	cmp	r3, #0
 800dcc8:	ed8d 7b02 	vstr	d7, [sp, #8]
 800dccc:	f280 80d8 	bge.w	800de80 <_dtoa_r+0x610>
 800dcd0:	f1b9 0f00 	cmp.w	r9, #0
 800dcd4:	f300 80d4 	bgt.w	800de80 <_dtoa_r+0x610>
 800dcd8:	f040 825e 	bne.w	800e198 <_dtoa_r+0x928>
 800dcdc:	2200      	movs	r2, #0
 800dcde:	4b66      	ldr	r3, [pc, #408]	; (800de78 <_dtoa_r+0x608>)
 800dce0:	ec51 0b17 	vmov	r0, r1, d7
 800dce4:	f7f2 fc34 	bl	8000550 <__aeabi_dmul>
 800dce8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dcec:	f7f2 feb6 	bl	8000a5c <__aeabi_dcmpge>
 800dcf0:	464f      	mov	r7, r9
 800dcf2:	464e      	mov	r6, r9
 800dcf4:	2800      	cmp	r0, #0
 800dcf6:	f040 8234 	bne.w	800e162 <_dtoa_r+0x8f2>
 800dcfa:	2331      	movs	r3, #49	; 0x31
 800dcfc:	f10b 0501 	add.w	r5, fp, #1
 800dd00:	f88b 3000 	strb.w	r3, [fp]
 800dd04:	f10a 0a01 	add.w	sl, sl, #1
 800dd08:	e22f      	b.n	800e16a <_dtoa_r+0x8fa>
 800dd0a:	07f2      	lsls	r2, r6, #31
 800dd0c:	d505      	bpl.n	800dd1a <_dtoa_r+0x4aa>
 800dd0e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dd12:	f7f2 fc1d 	bl	8000550 <__aeabi_dmul>
 800dd16:	3501      	adds	r5, #1
 800dd18:	2301      	movs	r3, #1
 800dd1a:	1076      	asrs	r6, r6, #1
 800dd1c:	3708      	adds	r7, #8
 800dd1e:	e772      	b.n	800dc06 <_dtoa_r+0x396>
 800dd20:	2502      	movs	r5, #2
 800dd22:	e774      	b.n	800dc0e <_dtoa_r+0x39e>
 800dd24:	f8cd a020 	str.w	sl, [sp, #32]
 800dd28:	464f      	mov	r7, r9
 800dd2a:	e791      	b.n	800dc50 <_dtoa_r+0x3e0>
 800dd2c:	4b4d      	ldr	r3, [pc, #308]	; (800de64 <_dtoa_r+0x5f4>)
 800dd2e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800dd32:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800dd36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dd38:	2b00      	cmp	r3, #0
 800dd3a:	d047      	beq.n	800ddcc <_dtoa_r+0x55c>
 800dd3c:	4602      	mov	r2, r0
 800dd3e:	460b      	mov	r3, r1
 800dd40:	2000      	movs	r0, #0
 800dd42:	494e      	ldr	r1, [pc, #312]	; (800de7c <_dtoa_r+0x60c>)
 800dd44:	f7f2 fd2e 	bl	80007a4 <__aeabi_ddiv>
 800dd48:	462a      	mov	r2, r5
 800dd4a:	4633      	mov	r3, r6
 800dd4c:	f7f2 fa48 	bl	80001e0 <__aeabi_dsub>
 800dd50:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800dd54:	465d      	mov	r5, fp
 800dd56:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dd5a:	f7f2 fea9 	bl	8000ab0 <__aeabi_d2iz>
 800dd5e:	4606      	mov	r6, r0
 800dd60:	f7f2 fb8c 	bl	800047c <__aeabi_i2d>
 800dd64:	4602      	mov	r2, r0
 800dd66:	460b      	mov	r3, r1
 800dd68:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dd6c:	f7f2 fa38 	bl	80001e0 <__aeabi_dsub>
 800dd70:	3630      	adds	r6, #48	; 0x30
 800dd72:	f805 6b01 	strb.w	r6, [r5], #1
 800dd76:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800dd7a:	e9cd 0100 	strd	r0, r1, [sp]
 800dd7e:	f7f2 fe59 	bl	8000a34 <__aeabi_dcmplt>
 800dd82:	2800      	cmp	r0, #0
 800dd84:	d163      	bne.n	800de4e <_dtoa_r+0x5de>
 800dd86:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dd8a:	2000      	movs	r0, #0
 800dd8c:	4937      	ldr	r1, [pc, #220]	; (800de6c <_dtoa_r+0x5fc>)
 800dd8e:	f7f2 fa27 	bl	80001e0 <__aeabi_dsub>
 800dd92:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800dd96:	f7f2 fe4d 	bl	8000a34 <__aeabi_dcmplt>
 800dd9a:	2800      	cmp	r0, #0
 800dd9c:	f040 80b7 	bne.w	800df0e <_dtoa_r+0x69e>
 800dda0:	eba5 030b 	sub.w	r3, r5, fp
 800dda4:	429f      	cmp	r7, r3
 800dda6:	f77f af7c 	ble.w	800dca2 <_dtoa_r+0x432>
 800ddaa:	2200      	movs	r2, #0
 800ddac:	4b30      	ldr	r3, [pc, #192]	; (800de70 <_dtoa_r+0x600>)
 800ddae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ddb2:	f7f2 fbcd 	bl	8000550 <__aeabi_dmul>
 800ddb6:	2200      	movs	r2, #0
 800ddb8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800ddbc:	4b2c      	ldr	r3, [pc, #176]	; (800de70 <_dtoa_r+0x600>)
 800ddbe:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ddc2:	f7f2 fbc5 	bl	8000550 <__aeabi_dmul>
 800ddc6:	e9cd 0100 	strd	r0, r1, [sp]
 800ddca:	e7c4      	b.n	800dd56 <_dtoa_r+0x4e6>
 800ddcc:	462a      	mov	r2, r5
 800ddce:	4633      	mov	r3, r6
 800ddd0:	f7f2 fbbe 	bl	8000550 <__aeabi_dmul>
 800ddd4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800ddd8:	eb0b 0507 	add.w	r5, fp, r7
 800dddc:	465e      	mov	r6, fp
 800ddde:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dde2:	f7f2 fe65 	bl	8000ab0 <__aeabi_d2iz>
 800dde6:	4607      	mov	r7, r0
 800dde8:	f7f2 fb48 	bl	800047c <__aeabi_i2d>
 800ddec:	3730      	adds	r7, #48	; 0x30
 800ddee:	4602      	mov	r2, r0
 800ddf0:	460b      	mov	r3, r1
 800ddf2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ddf6:	f7f2 f9f3 	bl	80001e0 <__aeabi_dsub>
 800ddfa:	f806 7b01 	strb.w	r7, [r6], #1
 800ddfe:	42ae      	cmp	r6, r5
 800de00:	e9cd 0100 	strd	r0, r1, [sp]
 800de04:	f04f 0200 	mov.w	r2, #0
 800de08:	d126      	bne.n	800de58 <_dtoa_r+0x5e8>
 800de0a:	4b1c      	ldr	r3, [pc, #112]	; (800de7c <_dtoa_r+0x60c>)
 800de0c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800de10:	f7f2 f9e8 	bl	80001e4 <__adddf3>
 800de14:	4602      	mov	r2, r0
 800de16:	460b      	mov	r3, r1
 800de18:	e9dd 0100 	ldrd	r0, r1, [sp]
 800de1c:	f7f2 fe28 	bl	8000a70 <__aeabi_dcmpgt>
 800de20:	2800      	cmp	r0, #0
 800de22:	d174      	bne.n	800df0e <_dtoa_r+0x69e>
 800de24:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800de28:	2000      	movs	r0, #0
 800de2a:	4914      	ldr	r1, [pc, #80]	; (800de7c <_dtoa_r+0x60c>)
 800de2c:	f7f2 f9d8 	bl	80001e0 <__aeabi_dsub>
 800de30:	4602      	mov	r2, r0
 800de32:	460b      	mov	r3, r1
 800de34:	e9dd 0100 	ldrd	r0, r1, [sp]
 800de38:	f7f2 fdfc 	bl	8000a34 <__aeabi_dcmplt>
 800de3c:	2800      	cmp	r0, #0
 800de3e:	f43f af30 	beq.w	800dca2 <_dtoa_r+0x432>
 800de42:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800de46:	2b30      	cmp	r3, #48	; 0x30
 800de48:	f105 32ff 	add.w	r2, r5, #4294967295
 800de4c:	d002      	beq.n	800de54 <_dtoa_r+0x5e4>
 800de4e:	f8dd a020 	ldr.w	sl, [sp, #32]
 800de52:	e04a      	b.n	800deea <_dtoa_r+0x67a>
 800de54:	4615      	mov	r5, r2
 800de56:	e7f4      	b.n	800de42 <_dtoa_r+0x5d2>
 800de58:	4b05      	ldr	r3, [pc, #20]	; (800de70 <_dtoa_r+0x600>)
 800de5a:	f7f2 fb79 	bl	8000550 <__aeabi_dmul>
 800de5e:	e9cd 0100 	strd	r0, r1, [sp]
 800de62:	e7bc      	b.n	800ddde <_dtoa_r+0x56e>
 800de64:	080173c0 	.word	0x080173c0
 800de68:	08017398 	.word	0x08017398
 800de6c:	3ff00000 	.word	0x3ff00000
 800de70:	40240000 	.word	0x40240000
 800de74:	401c0000 	.word	0x401c0000
 800de78:	40140000 	.word	0x40140000
 800de7c:	3fe00000 	.word	0x3fe00000
 800de80:	e9dd 6700 	ldrd	r6, r7, [sp]
 800de84:	465d      	mov	r5, fp
 800de86:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800de8a:	4630      	mov	r0, r6
 800de8c:	4639      	mov	r1, r7
 800de8e:	f7f2 fc89 	bl	80007a4 <__aeabi_ddiv>
 800de92:	f7f2 fe0d 	bl	8000ab0 <__aeabi_d2iz>
 800de96:	4680      	mov	r8, r0
 800de98:	f7f2 faf0 	bl	800047c <__aeabi_i2d>
 800de9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800dea0:	f7f2 fb56 	bl	8000550 <__aeabi_dmul>
 800dea4:	4602      	mov	r2, r0
 800dea6:	460b      	mov	r3, r1
 800dea8:	4630      	mov	r0, r6
 800deaa:	4639      	mov	r1, r7
 800deac:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800deb0:	f7f2 f996 	bl	80001e0 <__aeabi_dsub>
 800deb4:	f805 6b01 	strb.w	r6, [r5], #1
 800deb8:	eba5 060b 	sub.w	r6, r5, fp
 800debc:	45b1      	cmp	r9, r6
 800debe:	4602      	mov	r2, r0
 800dec0:	460b      	mov	r3, r1
 800dec2:	d139      	bne.n	800df38 <_dtoa_r+0x6c8>
 800dec4:	f7f2 f98e 	bl	80001e4 <__adddf3>
 800dec8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800decc:	4606      	mov	r6, r0
 800dece:	460f      	mov	r7, r1
 800ded0:	f7f2 fdce 	bl	8000a70 <__aeabi_dcmpgt>
 800ded4:	b9c8      	cbnz	r0, 800df0a <_dtoa_r+0x69a>
 800ded6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800deda:	4630      	mov	r0, r6
 800dedc:	4639      	mov	r1, r7
 800dede:	f7f2 fd9f 	bl	8000a20 <__aeabi_dcmpeq>
 800dee2:	b110      	cbz	r0, 800deea <_dtoa_r+0x67a>
 800dee4:	f018 0f01 	tst.w	r8, #1
 800dee8:	d10f      	bne.n	800df0a <_dtoa_r+0x69a>
 800deea:	9904      	ldr	r1, [sp, #16]
 800deec:	4620      	mov	r0, r4
 800deee:	f000 fabb 	bl	800e468 <_Bfree>
 800def2:	2300      	movs	r3, #0
 800def4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800def6:	702b      	strb	r3, [r5, #0]
 800def8:	f10a 0301 	add.w	r3, sl, #1
 800defc:	6013      	str	r3, [r2, #0]
 800defe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800df00:	2b00      	cmp	r3, #0
 800df02:	f000 8241 	beq.w	800e388 <_dtoa_r+0xb18>
 800df06:	601d      	str	r5, [r3, #0]
 800df08:	e23e      	b.n	800e388 <_dtoa_r+0xb18>
 800df0a:	f8cd a020 	str.w	sl, [sp, #32]
 800df0e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800df12:	2a39      	cmp	r2, #57	; 0x39
 800df14:	f105 33ff 	add.w	r3, r5, #4294967295
 800df18:	d108      	bne.n	800df2c <_dtoa_r+0x6bc>
 800df1a:	459b      	cmp	fp, r3
 800df1c:	d10a      	bne.n	800df34 <_dtoa_r+0x6c4>
 800df1e:	9b08      	ldr	r3, [sp, #32]
 800df20:	3301      	adds	r3, #1
 800df22:	9308      	str	r3, [sp, #32]
 800df24:	2330      	movs	r3, #48	; 0x30
 800df26:	f88b 3000 	strb.w	r3, [fp]
 800df2a:	465b      	mov	r3, fp
 800df2c:	781a      	ldrb	r2, [r3, #0]
 800df2e:	3201      	adds	r2, #1
 800df30:	701a      	strb	r2, [r3, #0]
 800df32:	e78c      	b.n	800de4e <_dtoa_r+0x5de>
 800df34:	461d      	mov	r5, r3
 800df36:	e7ea      	b.n	800df0e <_dtoa_r+0x69e>
 800df38:	2200      	movs	r2, #0
 800df3a:	4b9b      	ldr	r3, [pc, #620]	; (800e1a8 <_dtoa_r+0x938>)
 800df3c:	f7f2 fb08 	bl	8000550 <__aeabi_dmul>
 800df40:	2200      	movs	r2, #0
 800df42:	2300      	movs	r3, #0
 800df44:	4606      	mov	r6, r0
 800df46:	460f      	mov	r7, r1
 800df48:	f7f2 fd6a 	bl	8000a20 <__aeabi_dcmpeq>
 800df4c:	2800      	cmp	r0, #0
 800df4e:	d09a      	beq.n	800de86 <_dtoa_r+0x616>
 800df50:	e7cb      	b.n	800deea <_dtoa_r+0x67a>
 800df52:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800df54:	2a00      	cmp	r2, #0
 800df56:	f000 808b 	beq.w	800e070 <_dtoa_r+0x800>
 800df5a:	9a06      	ldr	r2, [sp, #24]
 800df5c:	2a01      	cmp	r2, #1
 800df5e:	dc6e      	bgt.n	800e03e <_dtoa_r+0x7ce>
 800df60:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800df62:	2a00      	cmp	r2, #0
 800df64:	d067      	beq.n	800e036 <_dtoa_r+0x7c6>
 800df66:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800df6a:	9f07      	ldr	r7, [sp, #28]
 800df6c:	9d05      	ldr	r5, [sp, #20]
 800df6e:	9a05      	ldr	r2, [sp, #20]
 800df70:	2101      	movs	r1, #1
 800df72:	441a      	add	r2, r3
 800df74:	4620      	mov	r0, r4
 800df76:	9205      	str	r2, [sp, #20]
 800df78:	4498      	add	r8, r3
 800df7a:	f000 fb15 	bl	800e5a8 <__i2b>
 800df7e:	4606      	mov	r6, r0
 800df80:	2d00      	cmp	r5, #0
 800df82:	dd0c      	ble.n	800df9e <_dtoa_r+0x72e>
 800df84:	f1b8 0f00 	cmp.w	r8, #0
 800df88:	dd09      	ble.n	800df9e <_dtoa_r+0x72e>
 800df8a:	4545      	cmp	r5, r8
 800df8c:	9a05      	ldr	r2, [sp, #20]
 800df8e:	462b      	mov	r3, r5
 800df90:	bfa8      	it	ge
 800df92:	4643      	movge	r3, r8
 800df94:	1ad2      	subs	r2, r2, r3
 800df96:	9205      	str	r2, [sp, #20]
 800df98:	1aed      	subs	r5, r5, r3
 800df9a:	eba8 0803 	sub.w	r8, r8, r3
 800df9e:	9b07      	ldr	r3, [sp, #28]
 800dfa0:	b1eb      	cbz	r3, 800dfde <_dtoa_r+0x76e>
 800dfa2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dfa4:	2b00      	cmp	r3, #0
 800dfa6:	d067      	beq.n	800e078 <_dtoa_r+0x808>
 800dfa8:	b18f      	cbz	r7, 800dfce <_dtoa_r+0x75e>
 800dfaa:	4631      	mov	r1, r6
 800dfac:	463a      	mov	r2, r7
 800dfae:	4620      	mov	r0, r4
 800dfb0:	f000 fb9a 	bl	800e6e8 <__pow5mult>
 800dfb4:	9a04      	ldr	r2, [sp, #16]
 800dfb6:	4601      	mov	r1, r0
 800dfb8:	4606      	mov	r6, r0
 800dfba:	4620      	mov	r0, r4
 800dfbc:	f000 fafd 	bl	800e5ba <__multiply>
 800dfc0:	9904      	ldr	r1, [sp, #16]
 800dfc2:	9008      	str	r0, [sp, #32]
 800dfc4:	4620      	mov	r0, r4
 800dfc6:	f000 fa4f 	bl	800e468 <_Bfree>
 800dfca:	9b08      	ldr	r3, [sp, #32]
 800dfcc:	9304      	str	r3, [sp, #16]
 800dfce:	9b07      	ldr	r3, [sp, #28]
 800dfd0:	1bda      	subs	r2, r3, r7
 800dfd2:	d004      	beq.n	800dfde <_dtoa_r+0x76e>
 800dfd4:	9904      	ldr	r1, [sp, #16]
 800dfd6:	4620      	mov	r0, r4
 800dfd8:	f000 fb86 	bl	800e6e8 <__pow5mult>
 800dfdc:	9004      	str	r0, [sp, #16]
 800dfde:	2101      	movs	r1, #1
 800dfe0:	4620      	mov	r0, r4
 800dfe2:	f000 fae1 	bl	800e5a8 <__i2b>
 800dfe6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dfe8:	4607      	mov	r7, r0
 800dfea:	2b00      	cmp	r3, #0
 800dfec:	f000 81d0 	beq.w	800e390 <_dtoa_r+0xb20>
 800dff0:	461a      	mov	r2, r3
 800dff2:	4601      	mov	r1, r0
 800dff4:	4620      	mov	r0, r4
 800dff6:	f000 fb77 	bl	800e6e8 <__pow5mult>
 800dffa:	9b06      	ldr	r3, [sp, #24]
 800dffc:	2b01      	cmp	r3, #1
 800dffe:	4607      	mov	r7, r0
 800e000:	dc40      	bgt.n	800e084 <_dtoa_r+0x814>
 800e002:	9b00      	ldr	r3, [sp, #0]
 800e004:	2b00      	cmp	r3, #0
 800e006:	d139      	bne.n	800e07c <_dtoa_r+0x80c>
 800e008:	9b01      	ldr	r3, [sp, #4]
 800e00a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e00e:	2b00      	cmp	r3, #0
 800e010:	d136      	bne.n	800e080 <_dtoa_r+0x810>
 800e012:	9b01      	ldr	r3, [sp, #4]
 800e014:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e018:	0d1b      	lsrs	r3, r3, #20
 800e01a:	051b      	lsls	r3, r3, #20
 800e01c:	b12b      	cbz	r3, 800e02a <_dtoa_r+0x7ba>
 800e01e:	9b05      	ldr	r3, [sp, #20]
 800e020:	3301      	adds	r3, #1
 800e022:	9305      	str	r3, [sp, #20]
 800e024:	f108 0801 	add.w	r8, r8, #1
 800e028:	2301      	movs	r3, #1
 800e02a:	9307      	str	r3, [sp, #28]
 800e02c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e02e:	2b00      	cmp	r3, #0
 800e030:	d12a      	bne.n	800e088 <_dtoa_r+0x818>
 800e032:	2001      	movs	r0, #1
 800e034:	e030      	b.n	800e098 <_dtoa_r+0x828>
 800e036:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e038:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800e03c:	e795      	b.n	800df6a <_dtoa_r+0x6fa>
 800e03e:	9b07      	ldr	r3, [sp, #28]
 800e040:	f109 37ff 	add.w	r7, r9, #4294967295
 800e044:	42bb      	cmp	r3, r7
 800e046:	bfbf      	itttt	lt
 800e048:	9b07      	ldrlt	r3, [sp, #28]
 800e04a:	9707      	strlt	r7, [sp, #28]
 800e04c:	1afa      	sublt	r2, r7, r3
 800e04e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800e050:	bfbb      	ittet	lt
 800e052:	189b      	addlt	r3, r3, r2
 800e054:	930e      	strlt	r3, [sp, #56]	; 0x38
 800e056:	1bdf      	subge	r7, r3, r7
 800e058:	2700      	movlt	r7, #0
 800e05a:	f1b9 0f00 	cmp.w	r9, #0
 800e05e:	bfb5      	itete	lt
 800e060:	9b05      	ldrlt	r3, [sp, #20]
 800e062:	9d05      	ldrge	r5, [sp, #20]
 800e064:	eba3 0509 	sublt.w	r5, r3, r9
 800e068:	464b      	movge	r3, r9
 800e06a:	bfb8      	it	lt
 800e06c:	2300      	movlt	r3, #0
 800e06e:	e77e      	b.n	800df6e <_dtoa_r+0x6fe>
 800e070:	9f07      	ldr	r7, [sp, #28]
 800e072:	9d05      	ldr	r5, [sp, #20]
 800e074:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800e076:	e783      	b.n	800df80 <_dtoa_r+0x710>
 800e078:	9a07      	ldr	r2, [sp, #28]
 800e07a:	e7ab      	b.n	800dfd4 <_dtoa_r+0x764>
 800e07c:	2300      	movs	r3, #0
 800e07e:	e7d4      	b.n	800e02a <_dtoa_r+0x7ba>
 800e080:	9b00      	ldr	r3, [sp, #0]
 800e082:	e7d2      	b.n	800e02a <_dtoa_r+0x7ba>
 800e084:	2300      	movs	r3, #0
 800e086:	9307      	str	r3, [sp, #28]
 800e088:	693b      	ldr	r3, [r7, #16]
 800e08a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800e08e:	6918      	ldr	r0, [r3, #16]
 800e090:	f000 fa3c 	bl	800e50c <__hi0bits>
 800e094:	f1c0 0020 	rsb	r0, r0, #32
 800e098:	4440      	add	r0, r8
 800e09a:	f010 001f 	ands.w	r0, r0, #31
 800e09e:	d047      	beq.n	800e130 <_dtoa_r+0x8c0>
 800e0a0:	f1c0 0320 	rsb	r3, r0, #32
 800e0a4:	2b04      	cmp	r3, #4
 800e0a6:	dd3b      	ble.n	800e120 <_dtoa_r+0x8b0>
 800e0a8:	9b05      	ldr	r3, [sp, #20]
 800e0aa:	f1c0 001c 	rsb	r0, r0, #28
 800e0ae:	4403      	add	r3, r0
 800e0b0:	9305      	str	r3, [sp, #20]
 800e0b2:	4405      	add	r5, r0
 800e0b4:	4480      	add	r8, r0
 800e0b6:	9b05      	ldr	r3, [sp, #20]
 800e0b8:	2b00      	cmp	r3, #0
 800e0ba:	dd05      	ble.n	800e0c8 <_dtoa_r+0x858>
 800e0bc:	461a      	mov	r2, r3
 800e0be:	9904      	ldr	r1, [sp, #16]
 800e0c0:	4620      	mov	r0, r4
 800e0c2:	f000 fb5f 	bl	800e784 <__lshift>
 800e0c6:	9004      	str	r0, [sp, #16]
 800e0c8:	f1b8 0f00 	cmp.w	r8, #0
 800e0cc:	dd05      	ble.n	800e0da <_dtoa_r+0x86a>
 800e0ce:	4639      	mov	r1, r7
 800e0d0:	4642      	mov	r2, r8
 800e0d2:	4620      	mov	r0, r4
 800e0d4:	f000 fb56 	bl	800e784 <__lshift>
 800e0d8:	4607      	mov	r7, r0
 800e0da:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e0dc:	b353      	cbz	r3, 800e134 <_dtoa_r+0x8c4>
 800e0de:	4639      	mov	r1, r7
 800e0e0:	9804      	ldr	r0, [sp, #16]
 800e0e2:	f000 fba3 	bl	800e82c <__mcmp>
 800e0e6:	2800      	cmp	r0, #0
 800e0e8:	da24      	bge.n	800e134 <_dtoa_r+0x8c4>
 800e0ea:	2300      	movs	r3, #0
 800e0ec:	220a      	movs	r2, #10
 800e0ee:	9904      	ldr	r1, [sp, #16]
 800e0f0:	4620      	mov	r0, r4
 800e0f2:	f000 f9d0 	bl	800e496 <__multadd>
 800e0f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e0f8:	9004      	str	r0, [sp, #16]
 800e0fa:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e0fe:	2b00      	cmp	r3, #0
 800e100:	f000 814d 	beq.w	800e39e <_dtoa_r+0xb2e>
 800e104:	2300      	movs	r3, #0
 800e106:	4631      	mov	r1, r6
 800e108:	220a      	movs	r2, #10
 800e10a:	4620      	mov	r0, r4
 800e10c:	f000 f9c3 	bl	800e496 <__multadd>
 800e110:	9b02      	ldr	r3, [sp, #8]
 800e112:	2b00      	cmp	r3, #0
 800e114:	4606      	mov	r6, r0
 800e116:	dc4f      	bgt.n	800e1b8 <_dtoa_r+0x948>
 800e118:	9b06      	ldr	r3, [sp, #24]
 800e11a:	2b02      	cmp	r3, #2
 800e11c:	dd4c      	ble.n	800e1b8 <_dtoa_r+0x948>
 800e11e:	e011      	b.n	800e144 <_dtoa_r+0x8d4>
 800e120:	d0c9      	beq.n	800e0b6 <_dtoa_r+0x846>
 800e122:	9a05      	ldr	r2, [sp, #20]
 800e124:	331c      	adds	r3, #28
 800e126:	441a      	add	r2, r3
 800e128:	9205      	str	r2, [sp, #20]
 800e12a:	441d      	add	r5, r3
 800e12c:	4498      	add	r8, r3
 800e12e:	e7c2      	b.n	800e0b6 <_dtoa_r+0x846>
 800e130:	4603      	mov	r3, r0
 800e132:	e7f6      	b.n	800e122 <_dtoa_r+0x8b2>
 800e134:	f1b9 0f00 	cmp.w	r9, #0
 800e138:	dc38      	bgt.n	800e1ac <_dtoa_r+0x93c>
 800e13a:	9b06      	ldr	r3, [sp, #24]
 800e13c:	2b02      	cmp	r3, #2
 800e13e:	dd35      	ble.n	800e1ac <_dtoa_r+0x93c>
 800e140:	f8cd 9008 	str.w	r9, [sp, #8]
 800e144:	9b02      	ldr	r3, [sp, #8]
 800e146:	b963      	cbnz	r3, 800e162 <_dtoa_r+0x8f2>
 800e148:	4639      	mov	r1, r7
 800e14a:	2205      	movs	r2, #5
 800e14c:	4620      	mov	r0, r4
 800e14e:	f000 f9a2 	bl	800e496 <__multadd>
 800e152:	4601      	mov	r1, r0
 800e154:	4607      	mov	r7, r0
 800e156:	9804      	ldr	r0, [sp, #16]
 800e158:	f000 fb68 	bl	800e82c <__mcmp>
 800e15c:	2800      	cmp	r0, #0
 800e15e:	f73f adcc 	bgt.w	800dcfa <_dtoa_r+0x48a>
 800e162:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e164:	465d      	mov	r5, fp
 800e166:	ea6f 0a03 	mvn.w	sl, r3
 800e16a:	f04f 0900 	mov.w	r9, #0
 800e16e:	4639      	mov	r1, r7
 800e170:	4620      	mov	r0, r4
 800e172:	f000 f979 	bl	800e468 <_Bfree>
 800e176:	2e00      	cmp	r6, #0
 800e178:	f43f aeb7 	beq.w	800deea <_dtoa_r+0x67a>
 800e17c:	f1b9 0f00 	cmp.w	r9, #0
 800e180:	d005      	beq.n	800e18e <_dtoa_r+0x91e>
 800e182:	45b1      	cmp	r9, r6
 800e184:	d003      	beq.n	800e18e <_dtoa_r+0x91e>
 800e186:	4649      	mov	r1, r9
 800e188:	4620      	mov	r0, r4
 800e18a:	f000 f96d 	bl	800e468 <_Bfree>
 800e18e:	4631      	mov	r1, r6
 800e190:	4620      	mov	r0, r4
 800e192:	f000 f969 	bl	800e468 <_Bfree>
 800e196:	e6a8      	b.n	800deea <_dtoa_r+0x67a>
 800e198:	2700      	movs	r7, #0
 800e19a:	463e      	mov	r6, r7
 800e19c:	e7e1      	b.n	800e162 <_dtoa_r+0x8f2>
 800e19e:	f8dd a020 	ldr.w	sl, [sp, #32]
 800e1a2:	463e      	mov	r6, r7
 800e1a4:	e5a9      	b.n	800dcfa <_dtoa_r+0x48a>
 800e1a6:	bf00      	nop
 800e1a8:	40240000 	.word	0x40240000
 800e1ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e1ae:	f8cd 9008 	str.w	r9, [sp, #8]
 800e1b2:	2b00      	cmp	r3, #0
 800e1b4:	f000 80fa 	beq.w	800e3ac <_dtoa_r+0xb3c>
 800e1b8:	2d00      	cmp	r5, #0
 800e1ba:	dd05      	ble.n	800e1c8 <_dtoa_r+0x958>
 800e1bc:	4631      	mov	r1, r6
 800e1be:	462a      	mov	r2, r5
 800e1c0:	4620      	mov	r0, r4
 800e1c2:	f000 fadf 	bl	800e784 <__lshift>
 800e1c6:	4606      	mov	r6, r0
 800e1c8:	9b07      	ldr	r3, [sp, #28]
 800e1ca:	2b00      	cmp	r3, #0
 800e1cc:	d04c      	beq.n	800e268 <_dtoa_r+0x9f8>
 800e1ce:	6871      	ldr	r1, [r6, #4]
 800e1d0:	4620      	mov	r0, r4
 800e1d2:	f000 f915 	bl	800e400 <_Balloc>
 800e1d6:	6932      	ldr	r2, [r6, #16]
 800e1d8:	3202      	adds	r2, #2
 800e1da:	4605      	mov	r5, r0
 800e1dc:	0092      	lsls	r2, r2, #2
 800e1de:	f106 010c 	add.w	r1, r6, #12
 800e1e2:	300c      	adds	r0, #12
 800e1e4:	f7fe fea0 	bl	800cf28 <memcpy>
 800e1e8:	2201      	movs	r2, #1
 800e1ea:	4629      	mov	r1, r5
 800e1ec:	4620      	mov	r0, r4
 800e1ee:	f000 fac9 	bl	800e784 <__lshift>
 800e1f2:	9b00      	ldr	r3, [sp, #0]
 800e1f4:	f8cd b014 	str.w	fp, [sp, #20]
 800e1f8:	f003 0301 	and.w	r3, r3, #1
 800e1fc:	46b1      	mov	r9, r6
 800e1fe:	9307      	str	r3, [sp, #28]
 800e200:	4606      	mov	r6, r0
 800e202:	4639      	mov	r1, r7
 800e204:	9804      	ldr	r0, [sp, #16]
 800e206:	f7ff faa5 	bl	800d754 <quorem>
 800e20a:	4649      	mov	r1, r9
 800e20c:	4605      	mov	r5, r0
 800e20e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800e212:	9804      	ldr	r0, [sp, #16]
 800e214:	f000 fb0a 	bl	800e82c <__mcmp>
 800e218:	4632      	mov	r2, r6
 800e21a:	9000      	str	r0, [sp, #0]
 800e21c:	4639      	mov	r1, r7
 800e21e:	4620      	mov	r0, r4
 800e220:	f000 fb1e 	bl	800e860 <__mdiff>
 800e224:	68c3      	ldr	r3, [r0, #12]
 800e226:	4602      	mov	r2, r0
 800e228:	bb03      	cbnz	r3, 800e26c <_dtoa_r+0x9fc>
 800e22a:	4601      	mov	r1, r0
 800e22c:	9008      	str	r0, [sp, #32]
 800e22e:	9804      	ldr	r0, [sp, #16]
 800e230:	f000 fafc 	bl	800e82c <__mcmp>
 800e234:	9a08      	ldr	r2, [sp, #32]
 800e236:	4603      	mov	r3, r0
 800e238:	4611      	mov	r1, r2
 800e23a:	4620      	mov	r0, r4
 800e23c:	9308      	str	r3, [sp, #32]
 800e23e:	f000 f913 	bl	800e468 <_Bfree>
 800e242:	9b08      	ldr	r3, [sp, #32]
 800e244:	b9a3      	cbnz	r3, 800e270 <_dtoa_r+0xa00>
 800e246:	9a06      	ldr	r2, [sp, #24]
 800e248:	b992      	cbnz	r2, 800e270 <_dtoa_r+0xa00>
 800e24a:	9a07      	ldr	r2, [sp, #28]
 800e24c:	b982      	cbnz	r2, 800e270 <_dtoa_r+0xa00>
 800e24e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800e252:	d029      	beq.n	800e2a8 <_dtoa_r+0xa38>
 800e254:	9b00      	ldr	r3, [sp, #0]
 800e256:	2b00      	cmp	r3, #0
 800e258:	dd01      	ble.n	800e25e <_dtoa_r+0x9ee>
 800e25a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800e25e:	9b05      	ldr	r3, [sp, #20]
 800e260:	1c5d      	adds	r5, r3, #1
 800e262:	f883 8000 	strb.w	r8, [r3]
 800e266:	e782      	b.n	800e16e <_dtoa_r+0x8fe>
 800e268:	4630      	mov	r0, r6
 800e26a:	e7c2      	b.n	800e1f2 <_dtoa_r+0x982>
 800e26c:	2301      	movs	r3, #1
 800e26e:	e7e3      	b.n	800e238 <_dtoa_r+0x9c8>
 800e270:	9a00      	ldr	r2, [sp, #0]
 800e272:	2a00      	cmp	r2, #0
 800e274:	db04      	blt.n	800e280 <_dtoa_r+0xa10>
 800e276:	d125      	bne.n	800e2c4 <_dtoa_r+0xa54>
 800e278:	9a06      	ldr	r2, [sp, #24]
 800e27a:	bb1a      	cbnz	r2, 800e2c4 <_dtoa_r+0xa54>
 800e27c:	9a07      	ldr	r2, [sp, #28]
 800e27e:	bb0a      	cbnz	r2, 800e2c4 <_dtoa_r+0xa54>
 800e280:	2b00      	cmp	r3, #0
 800e282:	ddec      	ble.n	800e25e <_dtoa_r+0x9ee>
 800e284:	2201      	movs	r2, #1
 800e286:	9904      	ldr	r1, [sp, #16]
 800e288:	4620      	mov	r0, r4
 800e28a:	f000 fa7b 	bl	800e784 <__lshift>
 800e28e:	4639      	mov	r1, r7
 800e290:	9004      	str	r0, [sp, #16]
 800e292:	f000 facb 	bl	800e82c <__mcmp>
 800e296:	2800      	cmp	r0, #0
 800e298:	dc03      	bgt.n	800e2a2 <_dtoa_r+0xa32>
 800e29a:	d1e0      	bne.n	800e25e <_dtoa_r+0x9ee>
 800e29c:	f018 0f01 	tst.w	r8, #1
 800e2a0:	d0dd      	beq.n	800e25e <_dtoa_r+0x9ee>
 800e2a2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800e2a6:	d1d8      	bne.n	800e25a <_dtoa_r+0x9ea>
 800e2a8:	9b05      	ldr	r3, [sp, #20]
 800e2aa:	9a05      	ldr	r2, [sp, #20]
 800e2ac:	1c5d      	adds	r5, r3, #1
 800e2ae:	2339      	movs	r3, #57	; 0x39
 800e2b0:	7013      	strb	r3, [r2, #0]
 800e2b2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800e2b6:	2b39      	cmp	r3, #57	; 0x39
 800e2b8:	f105 32ff 	add.w	r2, r5, #4294967295
 800e2bc:	d04f      	beq.n	800e35e <_dtoa_r+0xaee>
 800e2be:	3301      	adds	r3, #1
 800e2c0:	7013      	strb	r3, [r2, #0]
 800e2c2:	e754      	b.n	800e16e <_dtoa_r+0x8fe>
 800e2c4:	9a05      	ldr	r2, [sp, #20]
 800e2c6:	2b00      	cmp	r3, #0
 800e2c8:	f102 0501 	add.w	r5, r2, #1
 800e2cc:	dd06      	ble.n	800e2dc <_dtoa_r+0xa6c>
 800e2ce:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800e2d2:	d0e9      	beq.n	800e2a8 <_dtoa_r+0xa38>
 800e2d4:	f108 0801 	add.w	r8, r8, #1
 800e2d8:	9b05      	ldr	r3, [sp, #20]
 800e2da:	e7c2      	b.n	800e262 <_dtoa_r+0x9f2>
 800e2dc:	9a02      	ldr	r2, [sp, #8]
 800e2de:	f805 8c01 	strb.w	r8, [r5, #-1]
 800e2e2:	eba5 030b 	sub.w	r3, r5, fp
 800e2e6:	4293      	cmp	r3, r2
 800e2e8:	d021      	beq.n	800e32e <_dtoa_r+0xabe>
 800e2ea:	2300      	movs	r3, #0
 800e2ec:	220a      	movs	r2, #10
 800e2ee:	9904      	ldr	r1, [sp, #16]
 800e2f0:	4620      	mov	r0, r4
 800e2f2:	f000 f8d0 	bl	800e496 <__multadd>
 800e2f6:	45b1      	cmp	r9, r6
 800e2f8:	9004      	str	r0, [sp, #16]
 800e2fa:	f04f 0300 	mov.w	r3, #0
 800e2fe:	f04f 020a 	mov.w	r2, #10
 800e302:	4649      	mov	r1, r9
 800e304:	4620      	mov	r0, r4
 800e306:	d105      	bne.n	800e314 <_dtoa_r+0xaa4>
 800e308:	f000 f8c5 	bl	800e496 <__multadd>
 800e30c:	4681      	mov	r9, r0
 800e30e:	4606      	mov	r6, r0
 800e310:	9505      	str	r5, [sp, #20]
 800e312:	e776      	b.n	800e202 <_dtoa_r+0x992>
 800e314:	f000 f8bf 	bl	800e496 <__multadd>
 800e318:	4631      	mov	r1, r6
 800e31a:	4681      	mov	r9, r0
 800e31c:	2300      	movs	r3, #0
 800e31e:	220a      	movs	r2, #10
 800e320:	4620      	mov	r0, r4
 800e322:	f000 f8b8 	bl	800e496 <__multadd>
 800e326:	4606      	mov	r6, r0
 800e328:	e7f2      	b.n	800e310 <_dtoa_r+0xaa0>
 800e32a:	f04f 0900 	mov.w	r9, #0
 800e32e:	2201      	movs	r2, #1
 800e330:	9904      	ldr	r1, [sp, #16]
 800e332:	4620      	mov	r0, r4
 800e334:	f000 fa26 	bl	800e784 <__lshift>
 800e338:	4639      	mov	r1, r7
 800e33a:	9004      	str	r0, [sp, #16]
 800e33c:	f000 fa76 	bl	800e82c <__mcmp>
 800e340:	2800      	cmp	r0, #0
 800e342:	dcb6      	bgt.n	800e2b2 <_dtoa_r+0xa42>
 800e344:	d102      	bne.n	800e34c <_dtoa_r+0xadc>
 800e346:	f018 0f01 	tst.w	r8, #1
 800e34a:	d1b2      	bne.n	800e2b2 <_dtoa_r+0xa42>
 800e34c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800e350:	2b30      	cmp	r3, #48	; 0x30
 800e352:	f105 32ff 	add.w	r2, r5, #4294967295
 800e356:	f47f af0a 	bne.w	800e16e <_dtoa_r+0x8fe>
 800e35a:	4615      	mov	r5, r2
 800e35c:	e7f6      	b.n	800e34c <_dtoa_r+0xadc>
 800e35e:	4593      	cmp	fp, r2
 800e360:	d105      	bne.n	800e36e <_dtoa_r+0xafe>
 800e362:	2331      	movs	r3, #49	; 0x31
 800e364:	f10a 0a01 	add.w	sl, sl, #1
 800e368:	f88b 3000 	strb.w	r3, [fp]
 800e36c:	e6ff      	b.n	800e16e <_dtoa_r+0x8fe>
 800e36e:	4615      	mov	r5, r2
 800e370:	e79f      	b.n	800e2b2 <_dtoa_r+0xa42>
 800e372:	f8df b064 	ldr.w	fp, [pc, #100]	; 800e3d8 <_dtoa_r+0xb68>
 800e376:	e007      	b.n	800e388 <_dtoa_r+0xb18>
 800e378:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e37a:	f8df b060 	ldr.w	fp, [pc, #96]	; 800e3dc <_dtoa_r+0xb6c>
 800e37e:	b11b      	cbz	r3, 800e388 <_dtoa_r+0xb18>
 800e380:	f10b 0308 	add.w	r3, fp, #8
 800e384:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800e386:	6013      	str	r3, [r2, #0]
 800e388:	4658      	mov	r0, fp
 800e38a:	b017      	add	sp, #92	; 0x5c
 800e38c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e390:	9b06      	ldr	r3, [sp, #24]
 800e392:	2b01      	cmp	r3, #1
 800e394:	f77f ae35 	ble.w	800e002 <_dtoa_r+0x792>
 800e398:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e39a:	9307      	str	r3, [sp, #28]
 800e39c:	e649      	b.n	800e032 <_dtoa_r+0x7c2>
 800e39e:	9b02      	ldr	r3, [sp, #8]
 800e3a0:	2b00      	cmp	r3, #0
 800e3a2:	dc03      	bgt.n	800e3ac <_dtoa_r+0xb3c>
 800e3a4:	9b06      	ldr	r3, [sp, #24]
 800e3a6:	2b02      	cmp	r3, #2
 800e3a8:	f73f aecc 	bgt.w	800e144 <_dtoa_r+0x8d4>
 800e3ac:	465d      	mov	r5, fp
 800e3ae:	4639      	mov	r1, r7
 800e3b0:	9804      	ldr	r0, [sp, #16]
 800e3b2:	f7ff f9cf 	bl	800d754 <quorem>
 800e3b6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800e3ba:	f805 8b01 	strb.w	r8, [r5], #1
 800e3be:	9a02      	ldr	r2, [sp, #8]
 800e3c0:	eba5 030b 	sub.w	r3, r5, fp
 800e3c4:	429a      	cmp	r2, r3
 800e3c6:	ddb0      	ble.n	800e32a <_dtoa_r+0xaba>
 800e3c8:	2300      	movs	r3, #0
 800e3ca:	220a      	movs	r2, #10
 800e3cc:	9904      	ldr	r1, [sp, #16]
 800e3ce:	4620      	mov	r0, r4
 800e3d0:	f000 f861 	bl	800e496 <__multadd>
 800e3d4:	9004      	str	r0, [sp, #16]
 800e3d6:	e7ea      	b.n	800e3ae <_dtoa_r+0xb3e>
 800e3d8:	08017388 	.word	0x08017388
 800e3dc:	0801738a 	.word	0x0801738a

0800e3e0 <_localeconv_r>:
 800e3e0:	4b04      	ldr	r3, [pc, #16]	; (800e3f4 <_localeconv_r+0x14>)
 800e3e2:	681b      	ldr	r3, [r3, #0]
 800e3e4:	6a18      	ldr	r0, [r3, #32]
 800e3e6:	4b04      	ldr	r3, [pc, #16]	; (800e3f8 <_localeconv_r+0x18>)
 800e3e8:	2800      	cmp	r0, #0
 800e3ea:	bf08      	it	eq
 800e3ec:	4618      	moveq	r0, r3
 800e3ee:	30f0      	adds	r0, #240	; 0xf0
 800e3f0:	4770      	bx	lr
 800e3f2:	bf00      	nop
 800e3f4:	20000048 	.word	0x20000048
 800e3f8:	200000ac 	.word	0x200000ac

0800e3fc <__malloc_lock>:
 800e3fc:	4770      	bx	lr

0800e3fe <__malloc_unlock>:
 800e3fe:	4770      	bx	lr

0800e400 <_Balloc>:
 800e400:	b570      	push	{r4, r5, r6, lr}
 800e402:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800e404:	4604      	mov	r4, r0
 800e406:	460e      	mov	r6, r1
 800e408:	b93d      	cbnz	r5, 800e41a <_Balloc+0x1a>
 800e40a:	2010      	movs	r0, #16
 800e40c:	f7fe fd7c 	bl	800cf08 <malloc>
 800e410:	6260      	str	r0, [r4, #36]	; 0x24
 800e412:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800e416:	6005      	str	r5, [r0, #0]
 800e418:	60c5      	str	r5, [r0, #12]
 800e41a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800e41c:	68eb      	ldr	r3, [r5, #12]
 800e41e:	b183      	cbz	r3, 800e442 <_Balloc+0x42>
 800e420:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e422:	68db      	ldr	r3, [r3, #12]
 800e424:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800e428:	b9b8      	cbnz	r0, 800e45a <_Balloc+0x5a>
 800e42a:	2101      	movs	r1, #1
 800e42c:	fa01 f506 	lsl.w	r5, r1, r6
 800e430:	1d6a      	adds	r2, r5, #5
 800e432:	0092      	lsls	r2, r2, #2
 800e434:	4620      	mov	r0, r4
 800e436:	f000 fabf 	bl	800e9b8 <_calloc_r>
 800e43a:	b160      	cbz	r0, 800e456 <_Balloc+0x56>
 800e43c:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800e440:	e00e      	b.n	800e460 <_Balloc+0x60>
 800e442:	2221      	movs	r2, #33	; 0x21
 800e444:	2104      	movs	r1, #4
 800e446:	4620      	mov	r0, r4
 800e448:	f000 fab6 	bl	800e9b8 <_calloc_r>
 800e44c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e44e:	60e8      	str	r0, [r5, #12]
 800e450:	68db      	ldr	r3, [r3, #12]
 800e452:	2b00      	cmp	r3, #0
 800e454:	d1e4      	bne.n	800e420 <_Balloc+0x20>
 800e456:	2000      	movs	r0, #0
 800e458:	bd70      	pop	{r4, r5, r6, pc}
 800e45a:	6802      	ldr	r2, [r0, #0]
 800e45c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800e460:	2300      	movs	r3, #0
 800e462:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e466:	e7f7      	b.n	800e458 <_Balloc+0x58>

0800e468 <_Bfree>:
 800e468:	b570      	push	{r4, r5, r6, lr}
 800e46a:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800e46c:	4606      	mov	r6, r0
 800e46e:	460d      	mov	r5, r1
 800e470:	b93c      	cbnz	r4, 800e482 <_Bfree+0x1a>
 800e472:	2010      	movs	r0, #16
 800e474:	f7fe fd48 	bl	800cf08 <malloc>
 800e478:	6270      	str	r0, [r6, #36]	; 0x24
 800e47a:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e47e:	6004      	str	r4, [r0, #0]
 800e480:	60c4      	str	r4, [r0, #12]
 800e482:	b13d      	cbz	r5, 800e494 <_Bfree+0x2c>
 800e484:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800e486:	686a      	ldr	r2, [r5, #4]
 800e488:	68db      	ldr	r3, [r3, #12]
 800e48a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e48e:	6029      	str	r1, [r5, #0]
 800e490:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800e494:	bd70      	pop	{r4, r5, r6, pc}

0800e496 <__multadd>:
 800e496:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e49a:	690d      	ldr	r5, [r1, #16]
 800e49c:	461f      	mov	r7, r3
 800e49e:	4606      	mov	r6, r0
 800e4a0:	460c      	mov	r4, r1
 800e4a2:	f101 0c14 	add.w	ip, r1, #20
 800e4a6:	2300      	movs	r3, #0
 800e4a8:	f8dc 0000 	ldr.w	r0, [ip]
 800e4ac:	b281      	uxth	r1, r0
 800e4ae:	fb02 7101 	mla	r1, r2, r1, r7
 800e4b2:	0c0f      	lsrs	r7, r1, #16
 800e4b4:	0c00      	lsrs	r0, r0, #16
 800e4b6:	fb02 7000 	mla	r0, r2, r0, r7
 800e4ba:	b289      	uxth	r1, r1
 800e4bc:	3301      	adds	r3, #1
 800e4be:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800e4c2:	429d      	cmp	r5, r3
 800e4c4:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800e4c8:	f84c 1b04 	str.w	r1, [ip], #4
 800e4cc:	dcec      	bgt.n	800e4a8 <__multadd+0x12>
 800e4ce:	b1d7      	cbz	r7, 800e506 <__multadd+0x70>
 800e4d0:	68a3      	ldr	r3, [r4, #8]
 800e4d2:	42ab      	cmp	r3, r5
 800e4d4:	dc12      	bgt.n	800e4fc <__multadd+0x66>
 800e4d6:	6861      	ldr	r1, [r4, #4]
 800e4d8:	4630      	mov	r0, r6
 800e4da:	3101      	adds	r1, #1
 800e4dc:	f7ff ff90 	bl	800e400 <_Balloc>
 800e4e0:	6922      	ldr	r2, [r4, #16]
 800e4e2:	3202      	adds	r2, #2
 800e4e4:	f104 010c 	add.w	r1, r4, #12
 800e4e8:	4680      	mov	r8, r0
 800e4ea:	0092      	lsls	r2, r2, #2
 800e4ec:	300c      	adds	r0, #12
 800e4ee:	f7fe fd1b 	bl	800cf28 <memcpy>
 800e4f2:	4621      	mov	r1, r4
 800e4f4:	4630      	mov	r0, r6
 800e4f6:	f7ff ffb7 	bl	800e468 <_Bfree>
 800e4fa:	4644      	mov	r4, r8
 800e4fc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e500:	3501      	adds	r5, #1
 800e502:	615f      	str	r7, [r3, #20]
 800e504:	6125      	str	r5, [r4, #16]
 800e506:	4620      	mov	r0, r4
 800e508:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800e50c <__hi0bits>:
 800e50c:	0c02      	lsrs	r2, r0, #16
 800e50e:	0412      	lsls	r2, r2, #16
 800e510:	4603      	mov	r3, r0
 800e512:	b9b2      	cbnz	r2, 800e542 <__hi0bits+0x36>
 800e514:	0403      	lsls	r3, r0, #16
 800e516:	2010      	movs	r0, #16
 800e518:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800e51c:	bf04      	itt	eq
 800e51e:	021b      	lsleq	r3, r3, #8
 800e520:	3008      	addeq	r0, #8
 800e522:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800e526:	bf04      	itt	eq
 800e528:	011b      	lsleq	r3, r3, #4
 800e52a:	3004      	addeq	r0, #4
 800e52c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800e530:	bf04      	itt	eq
 800e532:	009b      	lsleq	r3, r3, #2
 800e534:	3002      	addeq	r0, #2
 800e536:	2b00      	cmp	r3, #0
 800e538:	db06      	blt.n	800e548 <__hi0bits+0x3c>
 800e53a:	005b      	lsls	r3, r3, #1
 800e53c:	d503      	bpl.n	800e546 <__hi0bits+0x3a>
 800e53e:	3001      	adds	r0, #1
 800e540:	4770      	bx	lr
 800e542:	2000      	movs	r0, #0
 800e544:	e7e8      	b.n	800e518 <__hi0bits+0xc>
 800e546:	2020      	movs	r0, #32
 800e548:	4770      	bx	lr

0800e54a <__lo0bits>:
 800e54a:	6803      	ldr	r3, [r0, #0]
 800e54c:	f013 0207 	ands.w	r2, r3, #7
 800e550:	4601      	mov	r1, r0
 800e552:	d00b      	beq.n	800e56c <__lo0bits+0x22>
 800e554:	07da      	lsls	r2, r3, #31
 800e556:	d423      	bmi.n	800e5a0 <__lo0bits+0x56>
 800e558:	0798      	lsls	r0, r3, #30
 800e55a:	bf49      	itett	mi
 800e55c:	085b      	lsrmi	r3, r3, #1
 800e55e:	089b      	lsrpl	r3, r3, #2
 800e560:	2001      	movmi	r0, #1
 800e562:	600b      	strmi	r3, [r1, #0]
 800e564:	bf5c      	itt	pl
 800e566:	600b      	strpl	r3, [r1, #0]
 800e568:	2002      	movpl	r0, #2
 800e56a:	4770      	bx	lr
 800e56c:	b298      	uxth	r0, r3
 800e56e:	b9a8      	cbnz	r0, 800e59c <__lo0bits+0x52>
 800e570:	0c1b      	lsrs	r3, r3, #16
 800e572:	2010      	movs	r0, #16
 800e574:	f013 0fff 	tst.w	r3, #255	; 0xff
 800e578:	bf04      	itt	eq
 800e57a:	0a1b      	lsreq	r3, r3, #8
 800e57c:	3008      	addeq	r0, #8
 800e57e:	071a      	lsls	r2, r3, #28
 800e580:	bf04      	itt	eq
 800e582:	091b      	lsreq	r3, r3, #4
 800e584:	3004      	addeq	r0, #4
 800e586:	079a      	lsls	r2, r3, #30
 800e588:	bf04      	itt	eq
 800e58a:	089b      	lsreq	r3, r3, #2
 800e58c:	3002      	addeq	r0, #2
 800e58e:	07da      	lsls	r2, r3, #31
 800e590:	d402      	bmi.n	800e598 <__lo0bits+0x4e>
 800e592:	085b      	lsrs	r3, r3, #1
 800e594:	d006      	beq.n	800e5a4 <__lo0bits+0x5a>
 800e596:	3001      	adds	r0, #1
 800e598:	600b      	str	r3, [r1, #0]
 800e59a:	4770      	bx	lr
 800e59c:	4610      	mov	r0, r2
 800e59e:	e7e9      	b.n	800e574 <__lo0bits+0x2a>
 800e5a0:	2000      	movs	r0, #0
 800e5a2:	4770      	bx	lr
 800e5a4:	2020      	movs	r0, #32
 800e5a6:	4770      	bx	lr

0800e5a8 <__i2b>:
 800e5a8:	b510      	push	{r4, lr}
 800e5aa:	460c      	mov	r4, r1
 800e5ac:	2101      	movs	r1, #1
 800e5ae:	f7ff ff27 	bl	800e400 <_Balloc>
 800e5b2:	2201      	movs	r2, #1
 800e5b4:	6144      	str	r4, [r0, #20]
 800e5b6:	6102      	str	r2, [r0, #16]
 800e5b8:	bd10      	pop	{r4, pc}

0800e5ba <__multiply>:
 800e5ba:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e5be:	4614      	mov	r4, r2
 800e5c0:	690a      	ldr	r2, [r1, #16]
 800e5c2:	6923      	ldr	r3, [r4, #16]
 800e5c4:	429a      	cmp	r2, r3
 800e5c6:	bfb8      	it	lt
 800e5c8:	460b      	movlt	r3, r1
 800e5ca:	4688      	mov	r8, r1
 800e5cc:	bfbc      	itt	lt
 800e5ce:	46a0      	movlt	r8, r4
 800e5d0:	461c      	movlt	r4, r3
 800e5d2:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800e5d6:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800e5da:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e5de:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800e5e2:	eb07 0609 	add.w	r6, r7, r9
 800e5e6:	42b3      	cmp	r3, r6
 800e5e8:	bfb8      	it	lt
 800e5ea:	3101      	addlt	r1, #1
 800e5ec:	f7ff ff08 	bl	800e400 <_Balloc>
 800e5f0:	f100 0514 	add.w	r5, r0, #20
 800e5f4:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800e5f8:	462b      	mov	r3, r5
 800e5fa:	2200      	movs	r2, #0
 800e5fc:	4573      	cmp	r3, lr
 800e5fe:	d316      	bcc.n	800e62e <__multiply+0x74>
 800e600:	f104 0214 	add.w	r2, r4, #20
 800e604:	f108 0114 	add.w	r1, r8, #20
 800e608:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800e60c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800e610:	9300      	str	r3, [sp, #0]
 800e612:	9b00      	ldr	r3, [sp, #0]
 800e614:	9201      	str	r2, [sp, #4]
 800e616:	4293      	cmp	r3, r2
 800e618:	d80c      	bhi.n	800e634 <__multiply+0x7a>
 800e61a:	2e00      	cmp	r6, #0
 800e61c:	dd03      	ble.n	800e626 <__multiply+0x6c>
 800e61e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800e622:	2b00      	cmp	r3, #0
 800e624:	d05d      	beq.n	800e6e2 <__multiply+0x128>
 800e626:	6106      	str	r6, [r0, #16]
 800e628:	b003      	add	sp, #12
 800e62a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e62e:	f843 2b04 	str.w	r2, [r3], #4
 800e632:	e7e3      	b.n	800e5fc <__multiply+0x42>
 800e634:	f8b2 b000 	ldrh.w	fp, [r2]
 800e638:	f1bb 0f00 	cmp.w	fp, #0
 800e63c:	d023      	beq.n	800e686 <__multiply+0xcc>
 800e63e:	4689      	mov	r9, r1
 800e640:	46ac      	mov	ip, r5
 800e642:	f04f 0800 	mov.w	r8, #0
 800e646:	f859 4b04 	ldr.w	r4, [r9], #4
 800e64a:	f8dc a000 	ldr.w	sl, [ip]
 800e64e:	b2a3      	uxth	r3, r4
 800e650:	fa1f fa8a 	uxth.w	sl, sl
 800e654:	fb0b a303 	mla	r3, fp, r3, sl
 800e658:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800e65c:	f8dc 4000 	ldr.w	r4, [ip]
 800e660:	4443      	add	r3, r8
 800e662:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800e666:	fb0b 840a 	mla	r4, fp, sl, r8
 800e66a:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800e66e:	46e2      	mov	sl, ip
 800e670:	b29b      	uxth	r3, r3
 800e672:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800e676:	454f      	cmp	r7, r9
 800e678:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800e67c:	f84a 3b04 	str.w	r3, [sl], #4
 800e680:	d82b      	bhi.n	800e6da <__multiply+0x120>
 800e682:	f8cc 8004 	str.w	r8, [ip, #4]
 800e686:	9b01      	ldr	r3, [sp, #4]
 800e688:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800e68c:	3204      	adds	r2, #4
 800e68e:	f1ba 0f00 	cmp.w	sl, #0
 800e692:	d020      	beq.n	800e6d6 <__multiply+0x11c>
 800e694:	682b      	ldr	r3, [r5, #0]
 800e696:	4689      	mov	r9, r1
 800e698:	46a8      	mov	r8, r5
 800e69a:	f04f 0b00 	mov.w	fp, #0
 800e69e:	f8b9 c000 	ldrh.w	ip, [r9]
 800e6a2:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800e6a6:	fb0a 440c 	mla	r4, sl, ip, r4
 800e6aa:	445c      	add	r4, fp
 800e6ac:	46c4      	mov	ip, r8
 800e6ae:	b29b      	uxth	r3, r3
 800e6b0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800e6b4:	f84c 3b04 	str.w	r3, [ip], #4
 800e6b8:	f859 3b04 	ldr.w	r3, [r9], #4
 800e6bc:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800e6c0:	0c1b      	lsrs	r3, r3, #16
 800e6c2:	fb0a b303 	mla	r3, sl, r3, fp
 800e6c6:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800e6ca:	454f      	cmp	r7, r9
 800e6cc:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800e6d0:	d805      	bhi.n	800e6de <__multiply+0x124>
 800e6d2:	f8c8 3004 	str.w	r3, [r8, #4]
 800e6d6:	3504      	adds	r5, #4
 800e6d8:	e79b      	b.n	800e612 <__multiply+0x58>
 800e6da:	46d4      	mov	ip, sl
 800e6dc:	e7b3      	b.n	800e646 <__multiply+0x8c>
 800e6de:	46e0      	mov	r8, ip
 800e6e0:	e7dd      	b.n	800e69e <__multiply+0xe4>
 800e6e2:	3e01      	subs	r6, #1
 800e6e4:	e799      	b.n	800e61a <__multiply+0x60>
	...

0800e6e8 <__pow5mult>:
 800e6e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e6ec:	4615      	mov	r5, r2
 800e6ee:	f012 0203 	ands.w	r2, r2, #3
 800e6f2:	4606      	mov	r6, r0
 800e6f4:	460f      	mov	r7, r1
 800e6f6:	d007      	beq.n	800e708 <__pow5mult+0x20>
 800e6f8:	3a01      	subs	r2, #1
 800e6fa:	4c21      	ldr	r4, [pc, #132]	; (800e780 <__pow5mult+0x98>)
 800e6fc:	2300      	movs	r3, #0
 800e6fe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e702:	f7ff fec8 	bl	800e496 <__multadd>
 800e706:	4607      	mov	r7, r0
 800e708:	10ad      	asrs	r5, r5, #2
 800e70a:	d035      	beq.n	800e778 <__pow5mult+0x90>
 800e70c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800e70e:	b93c      	cbnz	r4, 800e720 <__pow5mult+0x38>
 800e710:	2010      	movs	r0, #16
 800e712:	f7fe fbf9 	bl	800cf08 <malloc>
 800e716:	6270      	str	r0, [r6, #36]	; 0x24
 800e718:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e71c:	6004      	str	r4, [r0, #0]
 800e71e:	60c4      	str	r4, [r0, #12]
 800e720:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800e724:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e728:	b94c      	cbnz	r4, 800e73e <__pow5mult+0x56>
 800e72a:	f240 2171 	movw	r1, #625	; 0x271
 800e72e:	4630      	mov	r0, r6
 800e730:	f7ff ff3a 	bl	800e5a8 <__i2b>
 800e734:	2300      	movs	r3, #0
 800e736:	f8c8 0008 	str.w	r0, [r8, #8]
 800e73a:	4604      	mov	r4, r0
 800e73c:	6003      	str	r3, [r0, #0]
 800e73e:	f04f 0800 	mov.w	r8, #0
 800e742:	07eb      	lsls	r3, r5, #31
 800e744:	d50a      	bpl.n	800e75c <__pow5mult+0x74>
 800e746:	4639      	mov	r1, r7
 800e748:	4622      	mov	r2, r4
 800e74a:	4630      	mov	r0, r6
 800e74c:	f7ff ff35 	bl	800e5ba <__multiply>
 800e750:	4639      	mov	r1, r7
 800e752:	4681      	mov	r9, r0
 800e754:	4630      	mov	r0, r6
 800e756:	f7ff fe87 	bl	800e468 <_Bfree>
 800e75a:	464f      	mov	r7, r9
 800e75c:	106d      	asrs	r5, r5, #1
 800e75e:	d00b      	beq.n	800e778 <__pow5mult+0x90>
 800e760:	6820      	ldr	r0, [r4, #0]
 800e762:	b938      	cbnz	r0, 800e774 <__pow5mult+0x8c>
 800e764:	4622      	mov	r2, r4
 800e766:	4621      	mov	r1, r4
 800e768:	4630      	mov	r0, r6
 800e76a:	f7ff ff26 	bl	800e5ba <__multiply>
 800e76e:	6020      	str	r0, [r4, #0]
 800e770:	f8c0 8000 	str.w	r8, [r0]
 800e774:	4604      	mov	r4, r0
 800e776:	e7e4      	b.n	800e742 <__pow5mult+0x5a>
 800e778:	4638      	mov	r0, r7
 800e77a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e77e:	bf00      	nop
 800e780:	08017488 	.word	0x08017488

0800e784 <__lshift>:
 800e784:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e788:	460c      	mov	r4, r1
 800e78a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e78e:	6923      	ldr	r3, [r4, #16]
 800e790:	6849      	ldr	r1, [r1, #4]
 800e792:	eb0a 0903 	add.w	r9, sl, r3
 800e796:	68a3      	ldr	r3, [r4, #8]
 800e798:	4607      	mov	r7, r0
 800e79a:	4616      	mov	r6, r2
 800e79c:	f109 0501 	add.w	r5, r9, #1
 800e7a0:	42ab      	cmp	r3, r5
 800e7a2:	db32      	blt.n	800e80a <__lshift+0x86>
 800e7a4:	4638      	mov	r0, r7
 800e7a6:	f7ff fe2b 	bl	800e400 <_Balloc>
 800e7aa:	2300      	movs	r3, #0
 800e7ac:	4680      	mov	r8, r0
 800e7ae:	f100 0114 	add.w	r1, r0, #20
 800e7b2:	461a      	mov	r2, r3
 800e7b4:	4553      	cmp	r3, sl
 800e7b6:	db2b      	blt.n	800e810 <__lshift+0x8c>
 800e7b8:	6920      	ldr	r0, [r4, #16]
 800e7ba:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e7be:	f104 0314 	add.w	r3, r4, #20
 800e7c2:	f016 021f 	ands.w	r2, r6, #31
 800e7c6:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e7ca:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e7ce:	d025      	beq.n	800e81c <__lshift+0x98>
 800e7d0:	f1c2 0e20 	rsb	lr, r2, #32
 800e7d4:	2000      	movs	r0, #0
 800e7d6:	681e      	ldr	r6, [r3, #0]
 800e7d8:	468a      	mov	sl, r1
 800e7da:	4096      	lsls	r6, r2
 800e7dc:	4330      	orrs	r0, r6
 800e7de:	f84a 0b04 	str.w	r0, [sl], #4
 800e7e2:	f853 0b04 	ldr.w	r0, [r3], #4
 800e7e6:	459c      	cmp	ip, r3
 800e7e8:	fa20 f00e 	lsr.w	r0, r0, lr
 800e7ec:	d814      	bhi.n	800e818 <__lshift+0x94>
 800e7ee:	6048      	str	r0, [r1, #4]
 800e7f0:	b108      	cbz	r0, 800e7f6 <__lshift+0x72>
 800e7f2:	f109 0502 	add.w	r5, r9, #2
 800e7f6:	3d01      	subs	r5, #1
 800e7f8:	4638      	mov	r0, r7
 800e7fa:	f8c8 5010 	str.w	r5, [r8, #16]
 800e7fe:	4621      	mov	r1, r4
 800e800:	f7ff fe32 	bl	800e468 <_Bfree>
 800e804:	4640      	mov	r0, r8
 800e806:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e80a:	3101      	adds	r1, #1
 800e80c:	005b      	lsls	r3, r3, #1
 800e80e:	e7c7      	b.n	800e7a0 <__lshift+0x1c>
 800e810:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800e814:	3301      	adds	r3, #1
 800e816:	e7cd      	b.n	800e7b4 <__lshift+0x30>
 800e818:	4651      	mov	r1, sl
 800e81a:	e7dc      	b.n	800e7d6 <__lshift+0x52>
 800e81c:	3904      	subs	r1, #4
 800e81e:	f853 2b04 	ldr.w	r2, [r3], #4
 800e822:	f841 2f04 	str.w	r2, [r1, #4]!
 800e826:	459c      	cmp	ip, r3
 800e828:	d8f9      	bhi.n	800e81e <__lshift+0x9a>
 800e82a:	e7e4      	b.n	800e7f6 <__lshift+0x72>

0800e82c <__mcmp>:
 800e82c:	6903      	ldr	r3, [r0, #16]
 800e82e:	690a      	ldr	r2, [r1, #16]
 800e830:	1a9b      	subs	r3, r3, r2
 800e832:	b530      	push	{r4, r5, lr}
 800e834:	d10c      	bne.n	800e850 <__mcmp+0x24>
 800e836:	0092      	lsls	r2, r2, #2
 800e838:	3014      	adds	r0, #20
 800e83a:	3114      	adds	r1, #20
 800e83c:	1884      	adds	r4, r0, r2
 800e83e:	4411      	add	r1, r2
 800e840:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e844:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e848:	4295      	cmp	r5, r2
 800e84a:	d003      	beq.n	800e854 <__mcmp+0x28>
 800e84c:	d305      	bcc.n	800e85a <__mcmp+0x2e>
 800e84e:	2301      	movs	r3, #1
 800e850:	4618      	mov	r0, r3
 800e852:	bd30      	pop	{r4, r5, pc}
 800e854:	42a0      	cmp	r0, r4
 800e856:	d3f3      	bcc.n	800e840 <__mcmp+0x14>
 800e858:	e7fa      	b.n	800e850 <__mcmp+0x24>
 800e85a:	f04f 33ff 	mov.w	r3, #4294967295
 800e85e:	e7f7      	b.n	800e850 <__mcmp+0x24>

0800e860 <__mdiff>:
 800e860:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e864:	460d      	mov	r5, r1
 800e866:	4607      	mov	r7, r0
 800e868:	4611      	mov	r1, r2
 800e86a:	4628      	mov	r0, r5
 800e86c:	4614      	mov	r4, r2
 800e86e:	f7ff ffdd 	bl	800e82c <__mcmp>
 800e872:	1e06      	subs	r6, r0, #0
 800e874:	d108      	bne.n	800e888 <__mdiff+0x28>
 800e876:	4631      	mov	r1, r6
 800e878:	4638      	mov	r0, r7
 800e87a:	f7ff fdc1 	bl	800e400 <_Balloc>
 800e87e:	2301      	movs	r3, #1
 800e880:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800e884:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e888:	bfa4      	itt	ge
 800e88a:	4623      	movge	r3, r4
 800e88c:	462c      	movge	r4, r5
 800e88e:	4638      	mov	r0, r7
 800e890:	6861      	ldr	r1, [r4, #4]
 800e892:	bfa6      	itte	ge
 800e894:	461d      	movge	r5, r3
 800e896:	2600      	movge	r6, #0
 800e898:	2601      	movlt	r6, #1
 800e89a:	f7ff fdb1 	bl	800e400 <_Balloc>
 800e89e:	692b      	ldr	r3, [r5, #16]
 800e8a0:	60c6      	str	r6, [r0, #12]
 800e8a2:	6926      	ldr	r6, [r4, #16]
 800e8a4:	f105 0914 	add.w	r9, r5, #20
 800e8a8:	f104 0214 	add.w	r2, r4, #20
 800e8ac:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800e8b0:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800e8b4:	f100 0514 	add.w	r5, r0, #20
 800e8b8:	f04f 0e00 	mov.w	lr, #0
 800e8bc:	f852 ab04 	ldr.w	sl, [r2], #4
 800e8c0:	f859 4b04 	ldr.w	r4, [r9], #4
 800e8c4:	fa1e f18a 	uxtah	r1, lr, sl
 800e8c8:	b2a3      	uxth	r3, r4
 800e8ca:	1ac9      	subs	r1, r1, r3
 800e8cc:	0c23      	lsrs	r3, r4, #16
 800e8ce:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800e8d2:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800e8d6:	b289      	uxth	r1, r1
 800e8d8:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800e8dc:	45c8      	cmp	r8, r9
 800e8de:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800e8e2:	4694      	mov	ip, r2
 800e8e4:	f845 3b04 	str.w	r3, [r5], #4
 800e8e8:	d8e8      	bhi.n	800e8bc <__mdiff+0x5c>
 800e8ea:	45bc      	cmp	ip, r7
 800e8ec:	d304      	bcc.n	800e8f8 <__mdiff+0x98>
 800e8ee:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800e8f2:	b183      	cbz	r3, 800e916 <__mdiff+0xb6>
 800e8f4:	6106      	str	r6, [r0, #16]
 800e8f6:	e7c5      	b.n	800e884 <__mdiff+0x24>
 800e8f8:	f85c 1b04 	ldr.w	r1, [ip], #4
 800e8fc:	fa1e f381 	uxtah	r3, lr, r1
 800e900:	141a      	asrs	r2, r3, #16
 800e902:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800e906:	b29b      	uxth	r3, r3
 800e908:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e90c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800e910:	f845 3b04 	str.w	r3, [r5], #4
 800e914:	e7e9      	b.n	800e8ea <__mdiff+0x8a>
 800e916:	3e01      	subs	r6, #1
 800e918:	e7e9      	b.n	800e8ee <__mdiff+0x8e>

0800e91a <__d2b>:
 800e91a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e91e:	460e      	mov	r6, r1
 800e920:	2101      	movs	r1, #1
 800e922:	ec59 8b10 	vmov	r8, r9, d0
 800e926:	4615      	mov	r5, r2
 800e928:	f7ff fd6a 	bl	800e400 <_Balloc>
 800e92c:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800e930:	4607      	mov	r7, r0
 800e932:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e936:	bb34      	cbnz	r4, 800e986 <__d2b+0x6c>
 800e938:	9301      	str	r3, [sp, #4]
 800e93a:	f1b8 0300 	subs.w	r3, r8, #0
 800e93e:	d027      	beq.n	800e990 <__d2b+0x76>
 800e940:	a802      	add	r0, sp, #8
 800e942:	f840 3d08 	str.w	r3, [r0, #-8]!
 800e946:	f7ff fe00 	bl	800e54a <__lo0bits>
 800e94a:	9900      	ldr	r1, [sp, #0]
 800e94c:	b1f0      	cbz	r0, 800e98c <__d2b+0x72>
 800e94e:	9a01      	ldr	r2, [sp, #4]
 800e950:	f1c0 0320 	rsb	r3, r0, #32
 800e954:	fa02 f303 	lsl.w	r3, r2, r3
 800e958:	430b      	orrs	r3, r1
 800e95a:	40c2      	lsrs	r2, r0
 800e95c:	617b      	str	r3, [r7, #20]
 800e95e:	9201      	str	r2, [sp, #4]
 800e960:	9b01      	ldr	r3, [sp, #4]
 800e962:	61bb      	str	r3, [r7, #24]
 800e964:	2b00      	cmp	r3, #0
 800e966:	bf14      	ite	ne
 800e968:	2102      	movne	r1, #2
 800e96a:	2101      	moveq	r1, #1
 800e96c:	6139      	str	r1, [r7, #16]
 800e96e:	b1c4      	cbz	r4, 800e9a2 <__d2b+0x88>
 800e970:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800e974:	4404      	add	r4, r0
 800e976:	6034      	str	r4, [r6, #0]
 800e978:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800e97c:	6028      	str	r0, [r5, #0]
 800e97e:	4638      	mov	r0, r7
 800e980:	b003      	add	sp, #12
 800e982:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e986:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e98a:	e7d5      	b.n	800e938 <__d2b+0x1e>
 800e98c:	6179      	str	r1, [r7, #20]
 800e98e:	e7e7      	b.n	800e960 <__d2b+0x46>
 800e990:	a801      	add	r0, sp, #4
 800e992:	f7ff fdda 	bl	800e54a <__lo0bits>
 800e996:	9b01      	ldr	r3, [sp, #4]
 800e998:	617b      	str	r3, [r7, #20]
 800e99a:	2101      	movs	r1, #1
 800e99c:	6139      	str	r1, [r7, #16]
 800e99e:	3020      	adds	r0, #32
 800e9a0:	e7e5      	b.n	800e96e <__d2b+0x54>
 800e9a2:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800e9a6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800e9aa:	6030      	str	r0, [r6, #0]
 800e9ac:	6918      	ldr	r0, [r3, #16]
 800e9ae:	f7ff fdad 	bl	800e50c <__hi0bits>
 800e9b2:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800e9b6:	e7e1      	b.n	800e97c <__d2b+0x62>

0800e9b8 <_calloc_r>:
 800e9b8:	b538      	push	{r3, r4, r5, lr}
 800e9ba:	fb02 f401 	mul.w	r4, r2, r1
 800e9be:	4621      	mov	r1, r4
 800e9c0:	f7fe fb14 	bl	800cfec <_malloc_r>
 800e9c4:	4605      	mov	r5, r0
 800e9c6:	b118      	cbz	r0, 800e9d0 <_calloc_r+0x18>
 800e9c8:	4622      	mov	r2, r4
 800e9ca:	2100      	movs	r1, #0
 800e9cc:	f7fe fab7 	bl	800cf3e <memset>
 800e9d0:	4628      	mov	r0, r5
 800e9d2:	bd38      	pop	{r3, r4, r5, pc}

0800e9d4 <__ascii_mbtowc>:
 800e9d4:	b082      	sub	sp, #8
 800e9d6:	b901      	cbnz	r1, 800e9da <__ascii_mbtowc+0x6>
 800e9d8:	a901      	add	r1, sp, #4
 800e9da:	b142      	cbz	r2, 800e9ee <__ascii_mbtowc+0x1a>
 800e9dc:	b14b      	cbz	r3, 800e9f2 <__ascii_mbtowc+0x1e>
 800e9de:	7813      	ldrb	r3, [r2, #0]
 800e9e0:	600b      	str	r3, [r1, #0]
 800e9e2:	7812      	ldrb	r2, [r2, #0]
 800e9e4:	1c10      	adds	r0, r2, #0
 800e9e6:	bf18      	it	ne
 800e9e8:	2001      	movne	r0, #1
 800e9ea:	b002      	add	sp, #8
 800e9ec:	4770      	bx	lr
 800e9ee:	4610      	mov	r0, r2
 800e9f0:	e7fb      	b.n	800e9ea <__ascii_mbtowc+0x16>
 800e9f2:	f06f 0001 	mvn.w	r0, #1
 800e9f6:	e7f8      	b.n	800e9ea <__ascii_mbtowc+0x16>

0800e9f8 <__ascii_wctomb>:
 800e9f8:	b149      	cbz	r1, 800ea0e <__ascii_wctomb+0x16>
 800e9fa:	2aff      	cmp	r2, #255	; 0xff
 800e9fc:	bf85      	ittet	hi
 800e9fe:	238a      	movhi	r3, #138	; 0x8a
 800ea00:	6003      	strhi	r3, [r0, #0]
 800ea02:	700a      	strbls	r2, [r1, #0]
 800ea04:	f04f 30ff 	movhi.w	r0, #4294967295
 800ea08:	bf98      	it	ls
 800ea0a:	2001      	movls	r0, #1
 800ea0c:	4770      	bx	lr
 800ea0e:	4608      	mov	r0, r1
 800ea10:	4770      	bx	lr
	...

0800ea14 <sqrtf>:
 800ea14:	b510      	push	{r4, lr}
 800ea16:	ed2d 8b02 	vpush	{d8}
 800ea1a:	b08a      	sub	sp, #40	; 0x28
 800ea1c:	eeb0 8a40 	vmov.f32	s16, s0
 800ea20:	f000 f848 	bl	800eab4 <__ieee754_sqrtf>
 800ea24:	4b21      	ldr	r3, [pc, #132]	; (800eaac <sqrtf+0x98>)
 800ea26:	f993 4000 	ldrsb.w	r4, [r3]
 800ea2a:	1c63      	adds	r3, r4, #1
 800ea2c:	d02c      	beq.n	800ea88 <sqrtf+0x74>
 800ea2e:	eeb4 8a48 	vcmp.f32	s16, s16
 800ea32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ea36:	d627      	bvs.n	800ea88 <sqrtf+0x74>
 800ea38:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800ea3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ea40:	d522      	bpl.n	800ea88 <sqrtf+0x74>
 800ea42:	2301      	movs	r3, #1
 800ea44:	9300      	str	r3, [sp, #0]
 800ea46:	4b1a      	ldr	r3, [pc, #104]	; (800eab0 <sqrtf+0x9c>)
 800ea48:	9301      	str	r3, [sp, #4]
 800ea4a:	ee18 0a10 	vmov	r0, s16
 800ea4e:	2300      	movs	r3, #0
 800ea50:	9308      	str	r3, [sp, #32]
 800ea52:	f7f1 fd25 	bl	80004a0 <__aeabi_f2d>
 800ea56:	2200      	movs	r2, #0
 800ea58:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ea5c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ea60:	2300      	movs	r3, #0
 800ea62:	b9ac      	cbnz	r4, 800ea90 <sqrtf+0x7c>
 800ea64:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ea68:	4668      	mov	r0, sp
 800ea6a:	f000 f826 	bl	800eaba <matherr>
 800ea6e:	b1b8      	cbz	r0, 800eaa0 <sqrtf+0x8c>
 800ea70:	9b08      	ldr	r3, [sp, #32]
 800ea72:	b11b      	cbz	r3, 800ea7c <sqrtf+0x68>
 800ea74:	f7fe fa1e 	bl	800ceb4 <__errno>
 800ea78:	9b08      	ldr	r3, [sp, #32]
 800ea7a:	6003      	str	r3, [r0, #0]
 800ea7c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ea80:	f7f2 f85e 	bl	8000b40 <__aeabi_d2f>
 800ea84:	ee00 0a10 	vmov	s0, r0
 800ea88:	b00a      	add	sp, #40	; 0x28
 800ea8a:	ecbd 8b02 	vpop	{d8}
 800ea8e:	bd10      	pop	{r4, pc}
 800ea90:	4610      	mov	r0, r2
 800ea92:	4619      	mov	r1, r3
 800ea94:	f7f1 fe86 	bl	80007a4 <__aeabi_ddiv>
 800ea98:	2c02      	cmp	r4, #2
 800ea9a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ea9e:	d1e3      	bne.n	800ea68 <sqrtf+0x54>
 800eaa0:	f7fe fa08 	bl	800ceb4 <__errno>
 800eaa4:	2321      	movs	r3, #33	; 0x21
 800eaa6:	6003      	str	r3, [r0, #0]
 800eaa8:	e7e2      	b.n	800ea70 <sqrtf+0x5c>
 800eaaa:	bf00      	nop
 800eaac:	20000218 	.word	0x20000218
 800eab0:	0801759f 	.word	0x0801759f

0800eab4 <__ieee754_sqrtf>:
 800eab4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800eab8:	4770      	bx	lr

0800eaba <matherr>:
 800eaba:	2000      	movs	r0, #0
 800eabc:	4770      	bx	lr
	...

0800eac0 <_init>:
 800eac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eac2:	bf00      	nop
 800eac4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800eac6:	bc08      	pop	{r3}
 800eac8:	469e      	mov	lr, r3
 800eaca:	4770      	bx	lr

0800eacc <_fini>:
 800eacc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eace:	bf00      	nop
 800ead0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ead2:	bc08      	pop	{r3}
 800ead4:	469e      	mov	lr, r3
 800ead6:	4770      	bx	lr
