#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Aug  4 11:11:49 2023
# Process ID: 17656
# Current directory: D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn
# Command line: vivado.exe D:\Project\Qt5Proj\win10\udpLoop\Qt_Udp_Loop\21_eth_udp_StreamIn\eth_udp_loop.xpr
# Log file: D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/vivado.log
# Journal file: D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.xpr
INFO: [Project 1-313] Project file moved from 'D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamInOut' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 20
[Fri Aug  4 11:12:12 2023] Launched synth_1...
Run output will be captured here: D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.runs/synth_1/runme.log
[Fri Aug  4 11:12:12 2023] Launched impl_1...
Run output will be captured here: D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-2
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-454] Reading design checkpoint 'd:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/sources_1/ip/clk_wiz/clk_wiz.dcp' for cell 'u_clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'd:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/sources_1/ip/sync_fifo_2048x32b/sync_fifo_2048x32b.dcp' for cell 'u_fifo_ctrl/u_fpga2pc_sync_fifo_2048x32b'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1457.387 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 213 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/sources_1/ip/sync_fifo_2048x32b/sync_fifo_2048x32b.xdc] for cell 'u_fifo_ctrl/u_fpga2pc_sync_fifo_2048x32b/U0'
Finished Parsing XDC File [d:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/sources_1/ip/sync_fifo_2048x32b/sync_fifo_2048x32b.xdc] for cell 'u_fifo_ctrl/u_fpga2pc_sync_fifo_2048x32b/U0'
Parsing XDC File [d:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/sources_1/ip/sync_fifo_2048x32b/sync_fifo_2048x32b.xdc] for cell 'u_fifo_ctrl/u_pc2fpga_sync_fifo_2048x32b/U0'
Finished Parsing XDC File [d:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/sources_1/ip/sync_fifo_2048x32b/sync_fifo_2048x32b.xdc] for cell 'u_fifo_ctrl/u_pc2fpga_sync_fifo_2048x32b/U0'
Parsing XDC File [d:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'u_clk_wiz/inst'
Finished Parsing XDC File [d:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'u_clk_wiz/inst'
Parsing XDC File [d:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'u_clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc:57]
Finished Parsing XDC File [d:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'u_clk_wiz/inst'
Parsing XDC File [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc]
WARNING: [Constraints 18-619] A clock with name 'sys_clk' already exists, overwriting the previous clock with the same name. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'u_gmii_to_rgmii/u_rgmii_rx/rgmii_txc'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:23]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:23]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'u_gmii_to_rgmii/u_rgmii_rx/rgmii_txc'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:27]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:27]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[0]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[1]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[2]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[3]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[4]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[5]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[6]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[7]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[8]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[9]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[10]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[11]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[12]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[13]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[14]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[15]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[16]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[17]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[18]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[19]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[20]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[21]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[22]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[23]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[24]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[25]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[26]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[27]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[28]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[29]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[30]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[31]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/num[0]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:29]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/num[1]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:29]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/num[2]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:29]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/num[3]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:29]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/num[4]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:29]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/num[5]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:29]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/num[6]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:29]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/num[7]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:29]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/num[8]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:29]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/num[9]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:29]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/num[10]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:29]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/num[11]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:29]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/num[12]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:29]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/num[13]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:29]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/num[14]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:29]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/num[15]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:29]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:29]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_byte_num[0]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:30]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_byte_num[1]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:30]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_byte_num[2]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:30]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_byte_num[3]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:30]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_byte_num[4]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:30]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_byte_num[5]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:30]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_byte_num[6]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:30]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_byte_num[7]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:30]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_byte_num[8]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:30]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_byte_num[9]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:30]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_byte_num[10]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:30]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_byte_num[11]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:30]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_byte_num[12]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:30]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_byte_num[13]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:30]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_byte_num[14]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:30]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_byte_num[15]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:30]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:30]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[0]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[1]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[2]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[3]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[4]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[5]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[6]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[7]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[8]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[9]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[10]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[11]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[12]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[13]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[14]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[15]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[16]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[17]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[18]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[19]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[20]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[21]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[22]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[23]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[24]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[25]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[26]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[27]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[28]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[29]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[30]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[31]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/tx_byte_num[0]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/tx_byte_num[1]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:32]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:32]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:32]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:33]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:34]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:35]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:36]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:37]
Finished Parsing XDC File [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc]
INFO: [Project 1-1715] 1 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2145.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2211.680 ; gain = 1073.055
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk ]]
set_property port_width 3 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {u_fifo_ctrl/outState[0]} {u_fifo_ctrl/outState[1]} {u_fifo_ctrl/outState[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {u_fifo_ctrl/outNum[0]} {u_fifo_ctrl/outNum[1]} {u_fifo_ctrl/outNum[2]} {u_fifo_ctrl/outNum[3]} {u_fifo_ctrl/outNum[4]} {u_fifo_ctrl/outNum[5]} {u_fifo_ctrl/outNum[6]} {u_fifo_ctrl/outNum[7]} {u_fifo_ctrl/outNum[8]} {u_fifo_ctrl/outNum[9]} {u_fifo_ctrl/outNum[10]} {u_fifo_ctrl/outNum[11]} {u_fifo_ctrl/outNum[12]} {u_fifo_ctrl/outNum[13]} {u_fifo_ctrl/outNum[14]} {u_fifo_ctrl/outNum[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {u_fifo_ctrl/outCounter[0]} {u_fifo_ctrl/outCounter[1]} {u_fifo_ctrl/outCounter[2]} {u_fifo_ctrl/outCounter[3]} {u_fifo_ctrl/outCounter[4]} {u_fifo_ctrl/outCounter[5]} {u_fifo_ctrl/outCounter[6]} {u_fifo_ctrl/outCounter[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {u_fifo_ctrl/tFpgaRead[0]} {u_fifo_ctrl/tFpgaRead[1]} {u_fifo_ctrl/tFpgaRead[2]} {u_fifo_ctrl/tFpgaRead[3]} {u_fifo_ctrl/tFpgaRead[4]} {u_fifo_ctrl/tFpgaRead[5]} {u_fifo_ctrl/tFpgaRead[6]} {u_fifo_ctrl/tFpgaRead[7]} {u_fifo_ctrl/tFpgaRead[8]} {u_fifo_ctrl/tFpgaRead[9]} {u_fifo_ctrl/tFpgaRead[10]} {u_fifo_ctrl/tFpgaRead[11]} {u_fifo_ctrl/tFpgaRead[12]} {u_fifo_ctrl/tFpgaRead[13]} {u_fifo_ctrl/tFpgaRead[14]} {u_fifo_ctrl/tFpgaRead[15]} {u_fifo_ctrl/tFpgaRead[16]} {u_fifo_ctrl/tFpgaRead[17]} {u_fifo_ctrl/tFpgaRead[18]} {u_fifo_ctrl/tFpgaRead[19]} {u_fifo_ctrl/tFpgaRead[20]} {u_fifo_ctrl/tFpgaRead[21]} {u_fifo_ctrl/tFpgaRead[22]} {u_fifo_ctrl/tFpgaRead[23]} {u_fifo_ctrl/tFpgaRead[24]} {u_fifo_ctrl/tFpgaRead[25]} {u_fifo_ctrl/tFpgaRead[26]} {u_fifo_ctrl/tFpgaRead[27]} {u_fifo_ctrl/tFpgaRead[28]} {u_fifo_ctrl/tFpgaRead[29]} {u_fifo_ctrl/tFpgaRead[30]} {u_fifo_ctrl/tFpgaRead[31]} {u_fifo_ctrl/tFpgaRead[32]} {u_fifo_ctrl/tFpgaRead[33]} {u_fifo_ctrl/tFpgaRead[34]} {u_fifo_ctrl/tFpgaRead[35]} {u_fifo_ctrl/tFpgaRead[36]} {u_fifo_ctrl/tFpgaRead[37]} {u_fifo_ctrl/tFpgaRead[38]} {u_fifo_ctrl/tFpgaRead[39]} {u_fifo_ctrl/tFpgaRead[40]} {u_fifo_ctrl/tFpgaRead[41]} {u_fifo_ctrl/tFpgaRead[42]} {u_fifo_ctrl/tFpgaRead[43]} {u_fifo_ctrl/tFpgaRead[44]} {u_fifo_ctrl/tFpgaRead[45]} {u_fifo_ctrl/tFpgaRead[46]} {u_fifo_ctrl/tFpgaRead[47]} {u_fifo_ctrl/tFpgaRead[48]} {u_fifo_ctrl/tFpgaRead[49]} {u_fifo_ctrl/tFpgaRead[50]} {u_fifo_ctrl/tFpgaRead[51]} {u_fifo_ctrl/tFpgaRead[52]} {u_fifo_ctrl/tFpgaRead[53]} {u_fifo_ctrl/tFpgaRead[54]} {u_fifo_ctrl/tFpgaRead[55]} {u_fifo_ctrl/tFpgaRead[56]} {u_fifo_ctrl/tFpgaRead[57]} {u_fifo_ctrl/tFpgaRead[58]} {u_fifo_ctrl/tFpgaRead[59]} {u_fifo_ctrl/tFpgaRead[60]} {u_fifo_ctrl/tFpgaRead[61]} {u_fifo_ctrl/tFpgaRead[62]} {u_fifo_ctrl/tFpgaRead[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {u_fifo_ctrl/tPcLoop[0]} {u_fifo_ctrl/tPcLoop[1]} {u_fifo_ctrl/tPcLoop[2]} {u_fifo_ctrl/tPcLoop[3]} {u_fifo_ctrl/tPcLoop[4]} {u_fifo_ctrl/tPcLoop[5]} {u_fifo_ctrl/tPcLoop[6]} {u_fifo_ctrl/tPcLoop[7]} {u_fifo_ctrl/tPcLoop[8]} {u_fifo_ctrl/tPcLoop[9]} {u_fifo_ctrl/tPcLoop[10]} {u_fifo_ctrl/tPcLoop[11]} {u_fifo_ctrl/tPcLoop[12]} {u_fifo_ctrl/tPcLoop[13]} {u_fifo_ctrl/tPcLoop[14]} {u_fifo_ctrl/tPcLoop[15]} {u_fifo_ctrl/tPcLoop[16]} {u_fifo_ctrl/tPcLoop[17]} {u_fifo_ctrl/tPcLoop[18]} {u_fifo_ctrl/tPcLoop[19]} {u_fifo_ctrl/tPcLoop[20]} {u_fifo_ctrl/tPcLoop[21]} {u_fifo_ctrl/tPcLoop[22]} {u_fifo_ctrl/tPcLoop[23]} {u_fifo_ctrl/tPcLoop[24]} {u_fifo_ctrl/tPcLoop[25]} {u_fifo_ctrl/tPcLoop[26]} {u_fifo_ctrl/tPcLoop[27]} {u_fifo_ctrl/tPcLoop[28]} {u_fifo_ctrl/tPcLoop[29]} {u_fifo_ctrl/tPcLoop[30]} {u_fifo_ctrl/tPcLoop[31]} {u_fifo_ctrl/tPcLoop[32]} {u_fifo_ctrl/tPcLoop[33]} {u_fifo_ctrl/tPcLoop[34]} {u_fifo_ctrl/tPcLoop[35]} {u_fifo_ctrl/tPcLoop[36]} {u_fifo_ctrl/tPcLoop[37]} {u_fifo_ctrl/tPcLoop[38]} {u_fifo_ctrl/tPcLoop[39]} {u_fifo_ctrl/tPcLoop[40]} {u_fifo_ctrl/tPcLoop[41]} {u_fifo_ctrl/tPcLoop[42]} {u_fifo_ctrl/tPcLoop[43]} {u_fifo_ctrl/tPcLoop[44]} {u_fifo_ctrl/tPcLoop[45]} {u_fifo_ctrl/tPcLoop[46]} {u_fifo_ctrl/tPcLoop[47]} {u_fifo_ctrl/tPcLoop[48]} {u_fifo_ctrl/tPcLoop[49]} {u_fifo_ctrl/tPcLoop[50]} {u_fifo_ctrl/tPcLoop[51]} {u_fifo_ctrl/tPcLoop[52]} {u_fifo_ctrl/tPcLoop[53]} {u_fifo_ctrl/tPcLoop[54]} {u_fifo_ctrl/tPcLoop[55]} {u_fifo_ctrl/tPcLoop[56]} {u_fifo_ctrl/tPcLoop[57]} {u_fifo_ctrl/tPcLoop[58]} {u_fifo_ctrl/tPcLoop[59]} {u_fifo_ctrl/tPcLoop[60]} {u_fifo_ctrl/tPcLoop[61]} {u_fifo_ctrl/tPcLoop[62]} {u_fifo_ctrl/tPcLoop[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {u_fifo_ctrl/tFpgaWrite[0]} {u_fifo_ctrl/tFpgaWrite[1]} {u_fifo_ctrl/tFpgaWrite[2]} {u_fifo_ctrl/tFpgaWrite[3]} {u_fifo_ctrl/tFpgaWrite[4]} {u_fifo_ctrl/tFpgaWrite[5]} {u_fifo_ctrl/tFpgaWrite[6]} {u_fifo_ctrl/tFpgaWrite[7]} {u_fifo_ctrl/tFpgaWrite[8]} {u_fifo_ctrl/tFpgaWrite[9]} {u_fifo_ctrl/tFpgaWrite[10]} {u_fifo_ctrl/tFpgaWrite[11]} {u_fifo_ctrl/tFpgaWrite[12]} {u_fifo_ctrl/tFpgaWrite[13]} {u_fifo_ctrl/tFpgaWrite[14]} {u_fifo_ctrl/tFpgaWrite[15]} {u_fifo_ctrl/tFpgaWrite[16]} {u_fifo_ctrl/tFpgaWrite[17]} {u_fifo_ctrl/tFpgaWrite[18]} {u_fifo_ctrl/tFpgaWrite[19]} {u_fifo_ctrl/tFpgaWrite[20]} {u_fifo_ctrl/tFpgaWrite[21]} {u_fifo_ctrl/tFpgaWrite[22]} {u_fifo_ctrl/tFpgaWrite[23]} {u_fifo_ctrl/tFpgaWrite[24]} {u_fifo_ctrl/tFpgaWrite[25]} {u_fifo_ctrl/tFpgaWrite[26]} {u_fifo_ctrl/tFpgaWrite[27]} {u_fifo_ctrl/tFpgaWrite[28]} {u_fifo_ctrl/tFpgaWrite[29]} {u_fifo_ctrl/tFpgaWrite[30]} {u_fifo_ctrl/tFpgaWrite[31]} {u_fifo_ctrl/tFpgaWrite[32]} {u_fifo_ctrl/tFpgaWrite[33]} {u_fifo_ctrl/tFpgaWrite[34]} {u_fifo_ctrl/tFpgaWrite[35]} {u_fifo_ctrl/tFpgaWrite[36]} {u_fifo_ctrl/tFpgaWrite[37]} {u_fifo_ctrl/tFpgaWrite[38]} {u_fifo_ctrl/tFpgaWrite[39]} {u_fifo_ctrl/tFpgaWrite[40]} {u_fifo_ctrl/tFpgaWrite[41]} {u_fifo_ctrl/tFpgaWrite[42]} {u_fifo_ctrl/tFpgaWrite[43]} {u_fifo_ctrl/tFpgaWrite[44]} {u_fifo_ctrl/tFpgaWrite[45]} {u_fifo_ctrl/tFpgaWrite[46]} {u_fifo_ctrl/tFpgaWrite[47]} {u_fifo_ctrl/tFpgaWrite[48]} {u_fifo_ctrl/tFpgaWrite[49]} {u_fifo_ctrl/tFpgaWrite[50]} {u_fifo_ctrl/tFpgaWrite[51]} {u_fifo_ctrl/tFpgaWrite[52]} {u_fifo_ctrl/tFpgaWrite[53]} {u_fifo_ctrl/tFpgaWrite[54]} {u_fifo_ctrl/tFpgaWrite[55]} {u_fifo_ctrl/tFpgaWrite[56]} {u_fifo_ctrl/tFpgaWrite[57]} {u_fifo_ctrl/tFpgaWrite[58]} {u_fifo_ctrl/tFpgaWrite[59]} {u_fifo_ctrl/tFpgaWrite[60]} {u_fifo_ctrl/tFpgaWrite[61]} {u_fifo_ctrl/tFpgaWrite[62]} {u_fifo_ctrl/tFpgaWrite[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {u_fifo_ctrl/tMaxPcLoop[0]} {u_fifo_ctrl/tMaxPcLoop[1]} {u_fifo_ctrl/tMaxPcLoop[2]} {u_fifo_ctrl/tMaxPcLoop[3]} {u_fifo_ctrl/tMaxPcLoop[4]} {u_fifo_ctrl/tMaxPcLoop[5]} {u_fifo_ctrl/tMaxPcLoop[6]} {u_fifo_ctrl/tMaxPcLoop[7]} {u_fifo_ctrl/tMaxPcLoop[8]} {u_fifo_ctrl/tMaxPcLoop[9]} {u_fifo_ctrl/tMaxPcLoop[10]} {u_fifo_ctrl/tMaxPcLoop[11]} {u_fifo_ctrl/tMaxPcLoop[12]} {u_fifo_ctrl/tMaxPcLoop[13]} {u_fifo_ctrl/tMaxPcLoop[14]} {u_fifo_ctrl/tMaxPcLoop[15]} {u_fifo_ctrl/tMaxPcLoop[16]} {u_fifo_ctrl/tMaxPcLoop[17]} {u_fifo_ctrl/tMaxPcLoop[18]} {u_fifo_ctrl/tMaxPcLoop[19]} {u_fifo_ctrl/tMaxPcLoop[20]} {u_fifo_ctrl/tMaxPcLoop[21]} {u_fifo_ctrl/tMaxPcLoop[22]} {u_fifo_ctrl/tMaxPcLoop[23]} {u_fifo_ctrl/tMaxPcLoop[24]} {u_fifo_ctrl/tMaxPcLoop[25]} {u_fifo_ctrl/tMaxPcLoop[26]} {u_fifo_ctrl/tMaxPcLoop[27]} {u_fifo_ctrl/tMaxPcLoop[28]} {u_fifo_ctrl/tMaxPcLoop[29]} {u_fifo_ctrl/tMaxPcLoop[30]} {u_fifo_ctrl/tMaxPcLoop[31]} {u_fifo_ctrl/tMaxPcLoop[32]} {u_fifo_ctrl/tMaxPcLoop[33]} {u_fifo_ctrl/tMaxPcLoop[34]} {u_fifo_ctrl/tMaxPcLoop[35]} {u_fifo_ctrl/tMaxPcLoop[36]} {u_fifo_ctrl/tMaxPcLoop[37]} {u_fifo_ctrl/tMaxPcLoop[38]} {u_fifo_ctrl/tMaxPcLoop[39]} {u_fifo_ctrl/tMaxPcLoop[40]} {u_fifo_ctrl/tMaxPcLoop[41]} {u_fifo_ctrl/tMaxPcLoop[42]} {u_fifo_ctrl/tMaxPcLoop[43]} {u_fifo_ctrl/tMaxPcLoop[44]} {u_fifo_ctrl/tMaxPcLoop[45]} {u_fifo_ctrl/tMaxPcLoop[46]} {u_fifo_ctrl/tMaxPcLoop[47]} {u_fifo_ctrl/tMaxPcLoop[48]} {u_fifo_ctrl/tMaxPcLoop[49]} {u_fifo_ctrl/tMaxPcLoop[50]} {u_fifo_ctrl/tMaxPcLoop[51]} {u_fifo_ctrl/tMaxPcLoop[52]} {u_fifo_ctrl/tMaxPcLoop[53]} {u_fifo_ctrl/tMaxPcLoop[54]} {u_fifo_ctrl/tMaxPcLoop[55]} {u_fifo_ctrl/tMaxPcLoop[56]} {u_fifo_ctrl/tMaxPcLoop[57]} {u_fifo_ctrl/tMaxPcLoop[58]} {u_fifo_ctrl/tMaxPcLoop[59]} {u_fifo_ctrl/tMaxPcLoop[60]} {u_fifo_ctrl/tMaxPcLoop[61]} {u_fifo_ctrl/tMaxPcLoop[62]} {u_fifo_ctrl/tMaxPcLoop[63]} ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -jobs 20
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2249.520 ; gain = 0.000
[Fri Aug  4 11:15:21 2023] Launched impl_1...
Run output will be captured here: D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 20
[Fri Aug  4 11:19:32 2023] Launched synth_1...
Run output will be captured here: D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-2
INFO: [Project 1-454] Reading design checkpoint 'd:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/sources_1/ip/clk_wiz/clk_wiz.dcp' for cell 'u_clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'd:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/sources_1/ip/sync_fifo_2048x32b/sync_fifo_2048x32b.dcp' for cell 'u_fifo_ctrl/u_fpga2pc_sync_fifo_2048x32b'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2254.086 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 251 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/sources_1/ip/sync_fifo_2048x32b/sync_fifo_2048x32b.xdc] for cell 'u_fifo_ctrl/u_fpga2pc_sync_fifo_2048x32b/U0'
Finished Parsing XDC File [d:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/sources_1/ip/sync_fifo_2048x32b/sync_fifo_2048x32b.xdc] for cell 'u_fifo_ctrl/u_fpga2pc_sync_fifo_2048x32b/U0'
Parsing XDC File [d:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/sources_1/ip/sync_fifo_2048x32b/sync_fifo_2048x32b.xdc] for cell 'u_fifo_ctrl/u_pc2fpga_sync_fifo_2048x32b/U0'
Finished Parsing XDC File [d:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/sources_1/ip/sync_fifo_2048x32b/sync_fifo_2048x32b.xdc] for cell 'u_fifo_ctrl/u_pc2fpga_sync_fifo_2048x32b/U0'
Parsing XDC File [d:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'u_clk_wiz/inst'
Finished Parsing XDC File [d:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'u_clk_wiz/inst'
Parsing XDC File [d:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'u_clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc:57]
Finished Parsing XDC File [d:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'u_clk_wiz/inst'
Parsing XDC File [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc]
WARNING: [Constraints 18-619] A clock with name 'sys_clk' already exists, overwriting the previous clock with the same name. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'u_gmii_to_rgmii/u_rgmii_rx/rgmii_txc'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:23]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:23]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'u_gmii_to_rgmii/u_rgmii_rx/rgmii_txc'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:27]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:27]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[0]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[1]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[2]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[3]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[4]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[5]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[6]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[7]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[8]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[9]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[10]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[11]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[12]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[13]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[14]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[15]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[16]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[17]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[18]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[19]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[20]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[21]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[22]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[23]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[24]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[25]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[26]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[27]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[28]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[29]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[30]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_fifo_din[31]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/num[0]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:29]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/num[1]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:29]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/num[2]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:29]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/num[3]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:29]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/num[4]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:29]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/num[5]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:29]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/num[6]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:29]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/num[7]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:29]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/num[8]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:29]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/num[9]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:29]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/num[10]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:29]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/num[11]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:29]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/num[12]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:29]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/num[13]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:29]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/num[14]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:29]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/num[15]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:29]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:29]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_byte_num[0]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:30]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_byte_num[1]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:30]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_byte_num[2]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:30]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_byte_num[3]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:30]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_byte_num[4]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:30]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_byte_num[5]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:30]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_byte_num[6]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:30]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_byte_num[7]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:30]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_byte_num[8]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:30]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_byte_num[9]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:30]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_byte_num[10]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:30]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_byte_num[11]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:30]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_byte_num[12]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:30]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_byte_num[13]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:30]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_byte_num[14]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:30]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/rec_byte_num[15]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:30]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:30]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[0]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[1]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[2]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[3]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[4]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[5]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[6]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[7]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[8]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[9]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[10]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[11]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[12]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[13]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[14]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[15]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[16]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[17]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[18]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[19]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[20]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[21]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[22]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[23]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[24]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[25]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[26]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[27]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[28]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[29]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[30]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/fpga2pc_fifo_din[31]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/tx_byte_num[0]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_fifo_ctrl/tx_byte_num[1]'. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:32]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:32]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:32]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:33]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:34]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:35]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:36]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:37]
Finished Parsing XDC File [D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc]
INFO: [Project 1-1715] 1 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2254.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk ]]
set_property port_width 64 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {u_fifo_ctrl/inChechWrongCnt[0]} {u_fifo_ctrl/inChechWrongCnt[1]} {u_fifo_ctrl/inChechWrongCnt[2]} {u_fifo_ctrl/inChechWrongCnt[3]} {u_fifo_ctrl/inChechWrongCnt[4]} {u_fifo_ctrl/inChechWrongCnt[5]} {u_fifo_ctrl/inChechWrongCnt[6]} {u_fifo_ctrl/inChechWrongCnt[7]} {u_fifo_ctrl/inChechWrongCnt[8]} {u_fifo_ctrl/inChechWrongCnt[9]} {u_fifo_ctrl/inChechWrongCnt[10]} {u_fifo_ctrl/inChechWrongCnt[11]} {u_fifo_ctrl/inChechWrongCnt[12]} {u_fifo_ctrl/inChechWrongCnt[13]} {u_fifo_ctrl/inChechWrongCnt[14]} {u_fifo_ctrl/inChechWrongCnt[15]} {u_fifo_ctrl/inChechWrongCnt[16]} {u_fifo_ctrl/inChechWrongCnt[17]} {u_fifo_ctrl/inChechWrongCnt[18]} {u_fifo_ctrl/inChechWrongCnt[19]} {u_fifo_ctrl/inChechWrongCnt[20]} {u_fifo_ctrl/inChechWrongCnt[21]} {u_fifo_ctrl/inChechWrongCnt[22]} {u_fifo_ctrl/inChechWrongCnt[23]} {u_fifo_ctrl/inChechWrongCnt[24]} {u_fifo_ctrl/inChechWrongCnt[25]} {u_fifo_ctrl/inChechWrongCnt[26]} {u_fifo_ctrl/inChechWrongCnt[27]} {u_fifo_ctrl/inChechWrongCnt[28]} {u_fifo_ctrl/inChechWrongCnt[29]} {u_fifo_ctrl/inChechWrongCnt[30]} {u_fifo_ctrl/inChechWrongCnt[31]} {u_fifo_ctrl/inChechWrongCnt[32]} {u_fifo_ctrl/inChechWrongCnt[33]} {u_fifo_ctrl/inChechWrongCnt[34]} {u_fifo_ctrl/inChechWrongCnt[35]} {u_fifo_ctrl/inChechWrongCnt[36]} {u_fifo_ctrl/inChechWrongCnt[37]} {u_fifo_ctrl/inChechWrongCnt[38]} {u_fifo_ctrl/inChechWrongCnt[39]} {u_fifo_ctrl/inChechWrongCnt[40]} {u_fifo_ctrl/inChechWrongCnt[41]} {u_fifo_ctrl/inChechWrongCnt[42]} {u_fifo_ctrl/inChechWrongCnt[43]} {u_fifo_ctrl/inChechWrongCnt[44]} {u_fifo_ctrl/inChechWrongCnt[45]} {u_fifo_ctrl/inChechWrongCnt[46]} {u_fifo_ctrl/inChechWrongCnt[47]} {u_fifo_ctrl/inChechWrongCnt[48]} {u_fifo_ctrl/inChechWrongCnt[49]} {u_fifo_ctrl/inChechWrongCnt[50]} {u_fifo_ctrl/inChechWrongCnt[51]} {u_fifo_ctrl/inChechWrongCnt[52]} {u_fifo_ctrl/inChechWrongCnt[53]} {u_fifo_ctrl/inChechWrongCnt[54]} {u_fifo_ctrl/inChechWrongCnt[55]} {u_fifo_ctrl/inChechWrongCnt[56]} {u_fifo_ctrl/inChechWrongCnt[57]} {u_fifo_ctrl/inChechWrongCnt[58]} {u_fifo_ctrl/inChechWrongCnt[59]} {u_fifo_ctrl/inChechWrongCnt[60]} {u_fifo_ctrl/inChechWrongCnt[61]} {u_fifo_ctrl/inChechWrongCnt[62]} {u_fifo_ctrl/inChechWrongCnt[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {u_fifo_ctrl/outNum[0]} {u_fifo_ctrl/outNum[1]} {u_fifo_ctrl/outNum[2]} {u_fifo_ctrl/outNum[3]} {u_fifo_ctrl/outNum[4]} {u_fifo_ctrl/outNum[5]} {u_fifo_ctrl/outNum[6]} {u_fifo_ctrl/outNum[7]} {u_fifo_ctrl/outNum[8]} {u_fifo_ctrl/outNum[9]} {u_fifo_ctrl/outNum[10]} {u_fifo_ctrl/outNum[11]} {u_fifo_ctrl/outNum[12]} {u_fifo_ctrl/outNum[13]} {u_fifo_ctrl/outNum[14]} {u_fifo_ctrl/outNum[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {u_fifo_ctrl/outState[0]} {u_fifo_ctrl/outState[1]} {u_fifo_ctrl/outState[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {u_fifo_ctrl/inCounter[0]} {u_fifo_ctrl/inCounter[1]} {u_fifo_ctrl/inCounter[2]} {u_fifo_ctrl/inCounter[3]} {u_fifo_ctrl/inCounter[4]} {u_fifo_ctrl/inCounter[5]} {u_fifo_ctrl/inCounter[6]} {u_fifo_ctrl/inCounter[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {u_fifo_ctrl/inState[0]} {u_fifo_ctrl/inState[1]} {u_fifo_ctrl/inState[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {u_fifo_ctrl/tFpgaRead[0]} {u_fifo_ctrl/tFpgaRead[1]} {u_fifo_ctrl/tFpgaRead[2]} {u_fifo_ctrl/tFpgaRead[3]} {u_fifo_ctrl/tFpgaRead[4]} {u_fifo_ctrl/tFpgaRead[5]} {u_fifo_ctrl/tFpgaRead[6]} {u_fifo_ctrl/tFpgaRead[7]} {u_fifo_ctrl/tFpgaRead[8]} {u_fifo_ctrl/tFpgaRead[9]} {u_fifo_ctrl/tFpgaRead[10]} {u_fifo_ctrl/tFpgaRead[11]} {u_fifo_ctrl/tFpgaRead[12]} {u_fifo_ctrl/tFpgaRead[13]} {u_fifo_ctrl/tFpgaRead[14]} {u_fifo_ctrl/tFpgaRead[15]} {u_fifo_ctrl/tFpgaRead[16]} {u_fifo_ctrl/tFpgaRead[17]} {u_fifo_ctrl/tFpgaRead[18]} {u_fifo_ctrl/tFpgaRead[19]} {u_fifo_ctrl/tFpgaRead[20]} {u_fifo_ctrl/tFpgaRead[21]} {u_fifo_ctrl/tFpgaRead[22]} {u_fifo_ctrl/tFpgaRead[23]} {u_fifo_ctrl/tFpgaRead[24]} {u_fifo_ctrl/tFpgaRead[25]} {u_fifo_ctrl/tFpgaRead[26]} {u_fifo_ctrl/tFpgaRead[27]} {u_fifo_ctrl/tFpgaRead[28]} {u_fifo_ctrl/tFpgaRead[29]} {u_fifo_ctrl/tFpgaRead[30]} {u_fifo_ctrl/tFpgaRead[31]} {u_fifo_ctrl/tFpgaRead[32]} {u_fifo_ctrl/tFpgaRead[33]} {u_fifo_ctrl/tFpgaRead[34]} {u_fifo_ctrl/tFpgaRead[35]} {u_fifo_ctrl/tFpgaRead[36]} {u_fifo_ctrl/tFpgaRead[37]} {u_fifo_ctrl/tFpgaRead[38]} {u_fifo_ctrl/tFpgaRead[39]} {u_fifo_ctrl/tFpgaRead[40]} {u_fifo_ctrl/tFpgaRead[41]} {u_fifo_ctrl/tFpgaRead[42]} {u_fifo_ctrl/tFpgaRead[43]} {u_fifo_ctrl/tFpgaRead[44]} {u_fifo_ctrl/tFpgaRead[45]} {u_fifo_ctrl/tFpgaRead[46]} {u_fifo_ctrl/tFpgaRead[47]} {u_fifo_ctrl/tFpgaRead[48]} {u_fifo_ctrl/tFpgaRead[49]} {u_fifo_ctrl/tFpgaRead[50]} {u_fifo_ctrl/tFpgaRead[51]} {u_fifo_ctrl/tFpgaRead[52]} {u_fifo_ctrl/tFpgaRead[53]} {u_fifo_ctrl/tFpgaRead[54]} {u_fifo_ctrl/tFpgaRead[55]} {u_fifo_ctrl/tFpgaRead[56]} {u_fifo_ctrl/tFpgaRead[57]} {u_fifo_ctrl/tFpgaRead[58]} {u_fifo_ctrl/tFpgaRead[59]} {u_fifo_ctrl/tFpgaRead[60]} {u_fifo_ctrl/tFpgaRead[61]} {u_fifo_ctrl/tFpgaRead[62]} {u_fifo_ctrl/tFpgaRead[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {u_fifo_ctrl/tFpgaWrite[0]} {u_fifo_ctrl/tFpgaWrite[1]} {u_fifo_ctrl/tFpgaWrite[2]} {u_fifo_ctrl/tFpgaWrite[3]} {u_fifo_ctrl/tFpgaWrite[4]} {u_fifo_ctrl/tFpgaWrite[5]} {u_fifo_ctrl/tFpgaWrite[6]} {u_fifo_ctrl/tFpgaWrite[7]} {u_fifo_ctrl/tFpgaWrite[8]} {u_fifo_ctrl/tFpgaWrite[9]} {u_fifo_ctrl/tFpgaWrite[10]} {u_fifo_ctrl/tFpgaWrite[11]} {u_fifo_ctrl/tFpgaWrite[12]} {u_fifo_ctrl/tFpgaWrite[13]} {u_fifo_ctrl/tFpgaWrite[14]} {u_fifo_ctrl/tFpgaWrite[15]} {u_fifo_ctrl/tFpgaWrite[16]} {u_fifo_ctrl/tFpgaWrite[17]} {u_fifo_ctrl/tFpgaWrite[18]} {u_fifo_ctrl/tFpgaWrite[19]} {u_fifo_ctrl/tFpgaWrite[20]} {u_fifo_ctrl/tFpgaWrite[21]} {u_fifo_ctrl/tFpgaWrite[22]} {u_fifo_ctrl/tFpgaWrite[23]} {u_fifo_ctrl/tFpgaWrite[24]} {u_fifo_ctrl/tFpgaWrite[25]} {u_fifo_ctrl/tFpgaWrite[26]} {u_fifo_ctrl/tFpgaWrite[27]} {u_fifo_ctrl/tFpgaWrite[28]} {u_fifo_ctrl/tFpgaWrite[29]} {u_fifo_ctrl/tFpgaWrite[30]} {u_fifo_ctrl/tFpgaWrite[31]} {u_fifo_ctrl/tFpgaWrite[32]} {u_fifo_ctrl/tFpgaWrite[33]} {u_fifo_ctrl/tFpgaWrite[34]} {u_fifo_ctrl/tFpgaWrite[35]} {u_fifo_ctrl/tFpgaWrite[36]} {u_fifo_ctrl/tFpgaWrite[37]} {u_fifo_ctrl/tFpgaWrite[38]} {u_fifo_ctrl/tFpgaWrite[39]} {u_fifo_ctrl/tFpgaWrite[40]} {u_fifo_ctrl/tFpgaWrite[41]} {u_fifo_ctrl/tFpgaWrite[42]} {u_fifo_ctrl/tFpgaWrite[43]} {u_fifo_ctrl/tFpgaWrite[44]} {u_fifo_ctrl/tFpgaWrite[45]} {u_fifo_ctrl/tFpgaWrite[46]} {u_fifo_ctrl/tFpgaWrite[47]} {u_fifo_ctrl/tFpgaWrite[48]} {u_fifo_ctrl/tFpgaWrite[49]} {u_fifo_ctrl/tFpgaWrite[50]} {u_fifo_ctrl/tFpgaWrite[51]} {u_fifo_ctrl/tFpgaWrite[52]} {u_fifo_ctrl/tFpgaWrite[53]} {u_fifo_ctrl/tFpgaWrite[54]} {u_fifo_ctrl/tFpgaWrite[55]} {u_fifo_ctrl/tFpgaWrite[56]} {u_fifo_ctrl/tFpgaWrite[57]} {u_fifo_ctrl/tFpgaWrite[58]} {u_fifo_ctrl/tFpgaWrite[59]} {u_fifo_ctrl/tFpgaWrite[60]} {u_fifo_ctrl/tFpgaWrite[61]} {u_fifo_ctrl/tFpgaWrite[62]} {u_fifo_ctrl/tFpgaWrite[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {u_fifo_ctrl/outCounter[0]} {u_fifo_ctrl/outCounter[1]} {u_fifo_ctrl/outCounter[2]} {u_fifo_ctrl/outCounter[3]} {u_fifo_ctrl/outCounter[4]} {u_fifo_ctrl/outCounter[5]} {u_fifo_ctrl/outCounter[6]} {u_fifo_ctrl/outCounter[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {u_fifo_ctrl/inNum[0]} {u_fifo_ctrl/inNum[1]} {u_fifo_ctrl/inNum[2]} {u_fifo_ctrl/inNum[3]} {u_fifo_ctrl/inNum[4]} {u_fifo_ctrl/inNum[5]} {u_fifo_ctrl/inNum[6]} {u_fifo_ctrl/inNum[7]} {u_fifo_ctrl/inNum[8]} {u_fifo_ctrl/inNum[9]} {u_fifo_ctrl/inNum[10]} {u_fifo_ctrl/inNum[11]} {u_fifo_ctrl/inNum[12]} {u_fifo_ctrl/inNum[13]} {u_fifo_ctrl/inNum[14]} {u_fifo_ctrl/inNum[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {u_fifo_ctrl/tMaxPcLoop[0]} {u_fifo_ctrl/tMaxPcLoop[1]} {u_fifo_ctrl/tMaxPcLoop[2]} {u_fifo_ctrl/tMaxPcLoop[3]} {u_fifo_ctrl/tMaxPcLoop[4]} {u_fifo_ctrl/tMaxPcLoop[5]} {u_fifo_ctrl/tMaxPcLoop[6]} {u_fifo_ctrl/tMaxPcLoop[7]} {u_fifo_ctrl/tMaxPcLoop[8]} {u_fifo_ctrl/tMaxPcLoop[9]} {u_fifo_ctrl/tMaxPcLoop[10]} {u_fifo_ctrl/tMaxPcLoop[11]} {u_fifo_ctrl/tMaxPcLoop[12]} {u_fifo_ctrl/tMaxPcLoop[13]} {u_fifo_ctrl/tMaxPcLoop[14]} {u_fifo_ctrl/tMaxPcLoop[15]} {u_fifo_ctrl/tMaxPcLoop[16]} {u_fifo_ctrl/tMaxPcLoop[17]} {u_fifo_ctrl/tMaxPcLoop[18]} {u_fifo_ctrl/tMaxPcLoop[19]} {u_fifo_ctrl/tMaxPcLoop[20]} {u_fifo_ctrl/tMaxPcLoop[21]} {u_fifo_ctrl/tMaxPcLoop[22]} {u_fifo_ctrl/tMaxPcLoop[23]} {u_fifo_ctrl/tMaxPcLoop[24]} {u_fifo_ctrl/tMaxPcLoop[25]} {u_fifo_ctrl/tMaxPcLoop[26]} {u_fifo_ctrl/tMaxPcLoop[27]} {u_fifo_ctrl/tMaxPcLoop[28]} {u_fifo_ctrl/tMaxPcLoop[29]} {u_fifo_ctrl/tMaxPcLoop[30]} {u_fifo_ctrl/tMaxPcLoop[31]} {u_fifo_ctrl/tMaxPcLoop[32]} {u_fifo_ctrl/tMaxPcLoop[33]} {u_fifo_ctrl/tMaxPcLoop[34]} {u_fifo_ctrl/tMaxPcLoop[35]} {u_fifo_ctrl/tMaxPcLoop[36]} {u_fifo_ctrl/tMaxPcLoop[37]} {u_fifo_ctrl/tMaxPcLoop[38]} {u_fifo_ctrl/tMaxPcLoop[39]} {u_fifo_ctrl/tMaxPcLoop[40]} {u_fifo_ctrl/tMaxPcLoop[41]} {u_fifo_ctrl/tMaxPcLoop[42]} {u_fifo_ctrl/tMaxPcLoop[43]} {u_fifo_ctrl/tMaxPcLoop[44]} {u_fifo_ctrl/tMaxPcLoop[45]} {u_fifo_ctrl/tMaxPcLoop[46]} {u_fifo_ctrl/tMaxPcLoop[47]} {u_fifo_ctrl/tMaxPcLoop[48]} {u_fifo_ctrl/tMaxPcLoop[49]} {u_fifo_ctrl/tMaxPcLoop[50]} {u_fifo_ctrl/tMaxPcLoop[51]} {u_fifo_ctrl/tMaxPcLoop[52]} {u_fifo_ctrl/tMaxPcLoop[53]} {u_fifo_ctrl/tMaxPcLoop[54]} {u_fifo_ctrl/tMaxPcLoop[55]} {u_fifo_ctrl/tMaxPcLoop[56]} {u_fifo_ctrl/tMaxPcLoop[57]} {u_fifo_ctrl/tMaxPcLoop[58]} {u_fifo_ctrl/tMaxPcLoop[59]} {u_fifo_ctrl/tMaxPcLoop[60]} {u_fifo_ctrl/tMaxPcLoop[61]} {u_fifo_ctrl/tMaxPcLoop[62]} {u_fifo_ctrl/tMaxPcLoop[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {u_fifo_ctrl/tPcLoop[0]} {u_fifo_ctrl/tPcLoop[1]} {u_fifo_ctrl/tPcLoop[2]} {u_fifo_ctrl/tPcLoop[3]} {u_fifo_ctrl/tPcLoop[4]} {u_fifo_ctrl/tPcLoop[5]} {u_fifo_ctrl/tPcLoop[6]} {u_fifo_ctrl/tPcLoop[7]} {u_fifo_ctrl/tPcLoop[8]} {u_fifo_ctrl/tPcLoop[9]} {u_fifo_ctrl/tPcLoop[10]} {u_fifo_ctrl/tPcLoop[11]} {u_fifo_ctrl/tPcLoop[12]} {u_fifo_ctrl/tPcLoop[13]} {u_fifo_ctrl/tPcLoop[14]} {u_fifo_ctrl/tPcLoop[15]} {u_fifo_ctrl/tPcLoop[16]} {u_fifo_ctrl/tPcLoop[17]} {u_fifo_ctrl/tPcLoop[18]} {u_fifo_ctrl/tPcLoop[19]} {u_fifo_ctrl/tPcLoop[20]} {u_fifo_ctrl/tPcLoop[21]} {u_fifo_ctrl/tPcLoop[22]} {u_fifo_ctrl/tPcLoop[23]} {u_fifo_ctrl/tPcLoop[24]} {u_fifo_ctrl/tPcLoop[25]} {u_fifo_ctrl/tPcLoop[26]} {u_fifo_ctrl/tPcLoop[27]} {u_fifo_ctrl/tPcLoop[28]} {u_fifo_ctrl/tPcLoop[29]} {u_fifo_ctrl/tPcLoop[30]} {u_fifo_ctrl/tPcLoop[31]} {u_fifo_ctrl/tPcLoop[32]} {u_fifo_ctrl/tPcLoop[33]} {u_fifo_ctrl/tPcLoop[34]} {u_fifo_ctrl/tPcLoop[35]} {u_fifo_ctrl/tPcLoop[36]} {u_fifo_ctrl/tPcLoop[37]} {u_fifo_ctrl/tPcLoop[38]} {u_fifo_ctrl/tPcLoop[39]} {u_fifo_ctrl/tPcLoop[40]} {u_fifo_ctrl/tPcLoop[41]} {u_fifo_ctrl/tPcLoop[42]} {u_fifo_ctrl/tPcLoop[43]} {u_fifo_ctrl/tPcLoop[44]} {u_fifo_ctrl/tPcLoop[45]} {u_fifo_ctrl/tPcLoop[46]} {u_fifo_ctrl/tPcLoop[47]} {u_fifo_ctrl/tPcLoop[48]} {u_fifo_ctrl/tPcLoop[49]} {u_fifo_ctrl/tPcLoop[50]} {u_fifo_ctrl/tPcLoop[51]} {u_fifo_ctrl/tPcLoop[52]} {u_fifo_ctrl/tPcLoop[53]} {u_fifo_ctrl/tPcLoop[54]} {u_fifo_ctrl/tPcLoop[55]} {u_fifo_ctrl/tPcLoop[56]} {u_fifo_ctrl/tPcLoop[57]} {u_fifo_ctrl/tPcLoop[58]} {u_fifo_ctrl/tPcLoop[59]} {u_fifo_ctrl/tPcLoop[60]} {u_fifo_ctrl/tPcLoop[61]} {u_fifo_ctrl/tPcLoop[62]} {u_fifo_ctrl/tPcLoop[63]} ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2254.086 ; gain = 0.000
[Fri Aug  4 11:22:27 2023] Launched impl_1...
Run output will be captured here: D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2254.086 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
open_hw_target: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3778.934 ; gain = 1524.848
set_property PROGRAM.FILE {D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.runs/impl_1/eth_udp_loop.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.runs/impl_1/eth_udp_loop.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.runs/impl_1/eth_udp_loop.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.runs/impl_1/eth_udp_loop.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.runs/impl_1/eth_udp_loop.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.runs/impl_1/eth_udp_loop.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
save_wave_config {D:/Project/Qt5Proj/win10/udpLoop/Qt_Udp_Loop/21_eth_udp_StreamIn/eth_udp_loop.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug  4 11:29:14 2023...
