// SPDX-License-Identifier: GPL-2.0
/dts-v1/;
#include "../../../../arm/boot/dts/bcm2711-rpi-cm4-pci.dtsi"

#include <dt-bindings/mfd/atmel-flexcom.h>
#include <dt-bindings/clock/microchip,lan966x.h>

/ {
	aliases {
	};
};

&emmc2 {
	status = "okay";
};

&pcie0 {
	/* root bus resource [mem 0x600000000-0x63fffffff] (bus address [0xc0000000-0xffffffff])
	 * CSR:  BAR 0: [0x600000000-0x601ffffff]: 32MB => [0xc0000000-0xc01ffffff] => 0xe2000000
	 * CPU:  BAR 1: [0x602000000-0x602ffffff]: 16MB => [0xc0200000-0xc02ffffff] => 0xe0000000
	 * SRAM: BAR 4: [0x603000000-0x60301ffff]: 128KB
	 * ATU:  BAR 5: [0x603020000-0x603021fff]: 8KB
	 * sbc does the last mapping:
	 *   ranges = <0x02000000 0x0 0xc0000000 0x6 0x00000000 0x0 0x40000000>;
	 */

	pci@0,0 {
		#address-cells = <3>;
		#size-cells = <2>;
		device_type = "pci";

		reg = <0 0 0 0 0>;
		ranges = <0x02000000 0x0 0xc0000000 0x02000000 0x0 0xc0000000 0x0 0x40000000>;

		lan969x: ep_lan969x@0,0 {
			compatible = "pci1055,9690";

			reg = <0 0 0 0 0>;
			#address-cells = <1>;
			#size-cells = <1>;

			ranges = <0xe2000000 0x02000000 0x0 0xc0000000 0x02000000>,
			         <0xe0000000 0x02000000 0x0 0xc2000000 0x01000000>;

			#interrupt-cells = <2>;
			interrupt-controller;
			interrupt-parent = <&lan969x>;

			clocks {
				fx100_clk: fx100-clk {
					compatible = "fixed-clock";
					#clock-cells = <0>;
					clock-frequency = <320000000>;
				};

				fabric_clk: fabric-clk {
					compatible = "fixed-clock";
					#clock-cells = <0>;
					clock-frequency = <250000000>;
				};
			};

			cpu_ctrl: syscon@e00c0000 {
				compatible = "microchip,lan966x-cpu-syscon", "syscon";
				reg = <0xe00c0000 0x350>;
			};

			lan969x_gpio: pinctrl@e20100d4 {
				compatible = "microchip,lan969x-pinctrl";
				reg = <0xe20100d4 0xd4>,
				      <0xe2010370 0xa8>;
				gpio-controller;
				#gpio-cells = <2>;
				gpio-ranges = <&lan969x_gpio 0 0 66>;
				interrupt-controller;
				interrupts = <15 IRQ_TYPE_LEVEL_HIGH>;
				#interrupt-cells = <2>;
				#address-cells = <1>;
			};

			mdio0: mdio@e20101a8 {
				compatible = "mscc,ocelot-miim";
				#address-cells = <1>;
				#size-cells = <0>;
				reg = <0xe20101a8 0x24>;
				clocks = <&fx100_clk>;
				status = "disabled";
			};

			sgpio: gpio@e2010230 {
				compatible = "microchip,sparx5-sgpio";
				reg = <0xe2010230 0x118>;
				clocks = <&fx100_clk>;
				#address-cells = <1>;
				#size-cells = <0>;
				status = "disabled";

				sgpio_in: gpio@0 {
					compatible = "microchip,sparx5-sgpio-bank";
					reg = <0>;
					gpio-controller;
					#gpio-cells = <3>;
					interrupts = <16 IRQ_TYPE_LEVEL_HIGH>;
					interrupt-controller;
					#interrupt-cells = <3>;
					#adress-cells = <0>;
				};

				sgpio_out: gpio@1 {
					compatible = "microchip,sparx5-sgpio-bank";
					reg = <1>;
					gpio-controller;
					#gpio-cells = <3>;
				};
			};

			i2c-mux {
				compatible = "i2c-mux-gpio";
				#address-cells = <1>;
				#size-cells = <0>;
				i2c-parent = <&i2c3>;

				mux-gpios = <&sgpio_out 0 1 GPIO_ACTIVE_HIGH
					     &sgpio_out 0 2 GPIO_ACTIVE_HIGH
					     &sgpio_out 0 3 GPIO_ACTIVE_HIGH>;
				idle-state = <0x8>;

				i2c_sfp0: i2c-sfp0 {
					reg = <0x0>;
				};

				i2c_sfp1: i2c-sfp1 {
					reg = <0x1>;
				};

				i2c_sfp2: i2c-sfp2 {
					reg = <0x2>;
				};

				i2c_sfp3: i2c-sfp3 {
					reg = <0x3>;
				};
			};

			sfp0: sfp0 {
				compatible = "sff,sfp";
				i2c-bus = <&i2c_sfp0>;
				tx-disable-gpios = <&sgpio_out 6 2 GPIO_ACTIVE_HIGH>;
				los-gpios = <&sgpio_in 6 0 GPIO_ACTIVE_HIGH>;
				mod-def0-gpios = <&sgpio_in 6 1 GPIO_ACTIVE_LOW>;
				tx-fault-gpios = <&sgpio_in 6 2 GPIO_ACTIVE_HIGH>;
			};

			sfp1: sfp1 {
				compatible = "sff,sfp";
				i2c-bus = <&i2c_sfp1>;
				tx-disable-gpios = <&sgpio_out 7 2 GPIO_ACTIVE_HIGH>;
				los-gpios = <&sgpio_in 7 0 GPIO_ACTIVE_HIGH>;
				mod-def0-gpios = <&sgpio_in 7 1 GPIO_ACTIVE_LOW>;
				tx-fault-gpios = <&sgpio_in 7 2 GPIO_ACTIVE_HIGH>;
			};

			sfp2: sfp2 {
				compatible = "sff,sfp";
				i2c-bus = <&i2c_sfp2>;
				tx-disable-gpios = <&sgpio_out 8 2 GPIO_ACTIVE_HIGH>;
				los-gpios = <&sgpio_in 8 0 GPIO_ACTIVE_HIGH>;
				mod-def0-gpios = <&sgpio_in 8 1 GPIO_ACTIVE_LOW>;
				tx-fault-gpios = <&sgpio_in 8 2 GPIO_ACTIVE_HIGH>;
			};

			sfp3: sfp3 {
				compatible = "sff,sfp";
				i2c-bus = <&i2c_sfp3>;
				tx-disable-gpios = <&sgpio_out 9 2 GPIO_ACTIVE_HIGH>;
				los-gpios = <&sgpio_in 9 0 GPIO_ACTIVE_HIGH>;
				mod-def0-gpios = <&sgpio_in 9 1 GPIO_ACTIVE_LOW>;
				tx-fault-gpios = <&sgpio_in 9 2 GPIO_ACTIVE_HIGH>;
			};

			lan969x_switch: switch@e0000000 {
				compatible = "microchip,lan969x-switch";
				reg = <0xe00c0000 0x0010000>,
				      <0xe2010000 0x1410000>;
				reg-names = "cpu", "dev";
				interrupt-names = "xtr", "ptp", "ptp-ext";
				interrupts = <10 IRQ_TYPE_LEVEL_HIGH>,
					     <9 IRQ_TYPE_LEVEL_HIGH>,
					     <8 IRQ_TYPE_LEVEL_HIGH>;
			};

			serdes: serdes@e3410000 {
				compatible = "microchip,lan969x-serdes";
				#phy-cells = <1>;
				clocks = <&fabric_clk>;
				reg = <0xe3410000 0x150000>;
			};

		};
	};
};

&lan969x_gpio {
	emmc_sd_pins: emmc-sd-pins {
		/* eMMC_SD - CMD, CLK, D0, D1, D2, D3, D4, D5, D6, D7, RSTN */
		pins = "GPIO_14", "GPIO_15", "GPIO_16", "GPIO_17",
		       "GPIO_18", "GPIO_19", "GPIO_20", "GPIO_21",
		       "GPIO_22", "GPIO_23", "GPIO_24";
		function = "emmc_sd";
	};

	fc0_pins: fc0-pins {
		pins = "GPIO_3", "GPIO_4";
		function = "fc";
	};

	fc2_pins: fc2-pins {
		pins = "GPIO_64", "GPIO_65", "GPIO_66";
		function = "fc";
	};

	fc3_pins: fc3-pins {
		pins = "GPIO_55", "GPIO_56";
		function = "fc";
	};

	mdio_pins: mdio-pins {
		pins = "GPIO_9", "GPIO_10";
		function = "miim";
	};

	mdio_irq_pins: mdio-irq-pins {
		pins = "GPIO_11";
		function = "miim_irq";
	};

	sgpio_pins: sgpio-pins {
		/* SCK, D0, D1, LD */
		pins = "GPIO_5", "GPIO_6", "GPIO_7", "GPIO_8";
		function = "sgpio_a";
	};

	usb_ulpi_pins: usb-ulpi-pins {
		pins = "GPIO_30", "GPIO_31", "GPIO_32", "GPIO_33",
		"GPIO_34", "GPIO_35", "GPIO_36", "GPIO_37",
		"GPIO_38", "GPIO_39", "GPIO_40", "GPIO_41";
		function = "usb_ulpi";
	};

	usb_rst_pins: usb-rst-pins {
		pins = "GPIO_12";
		function = "usb2phy_rst";
	};

	usb_over_pins: usb-over-pins {
		pins = "GPIO_13";
		function = "usb_over_detect";
	};

	usb_power_pins: usb-power-pins {
		pins = "GPIO_1";
		function = "usb_power";
	};

	ptp_out_pins: ptp-out-pins {
		pins = "GPIO_58";
		function = "ptpsync_4";
	};

	ptp_ext_pins: ptp-ext-pins {
		pins = "GPIO_59";
		function = "ptpsync_5";
	};
};

&mdio0 {
	pinctrl-0 = <&mdio_pins>, <&mdio_irq_pins>;
	pinctrl-names = "default";
	reset-gpios = <&lan969x_gpio 62 GPIO_ACTIVE_LOW>;
	status = "okay";

	phy3: phy@3 {
		reg = <3>;
		interrupts = <11 IRQ_TYPE_LEVEL_LOW>;
		interrupt-parent = <&lan969x_gpio>;
	};

	phy4: phy@4 {
		reg = <4>;
		interrupts = <11 IRQ_TYPE_LEVEL_LOW>;
		interrupt-parent = <&lan969x_gpio>;
	};

	phy5: phy@5 {
		reg = <5>;
		interrupts = <11 IRQ_TYPE_LEVEL_LOW>;
		interrupt-parent = <&lan969x_gpio>;
	};

	phy6: phy@6 {
		reg = <6>;
		interrupts = <11 IRQ_TYPE_LEVEL_LOW>;
		interrupt-parent = <&lan969x_gpio>;
	};

	phy7: phy@7 {
		reg = <7>;
		interrupts = <11 IRQ_TYPE_LEVEL_LOW>;
		interrupt-parent = <&lan969x_gpio>;
	};

	phy8: phy@8 {
		reg = <8>;
		interrupts = <11 IRQ_TYPE_LEVEL_LOW>;
		interrupt-parent = <&lan969x_gpio>;
	};

	phy9: phy@9 {
		reg = <9>;
		interrupts = <11 IRQ_TYPE_LEVEL_LOW>;
		interrupt-parent = <&lan969x_gpio>;
	};

	phy10: phy@10 {
		reg = <10>;
		interrupts = <11 IRQ_TYPE_LEVEL_LOW>;
		interrupt-parent = <&lan969x_gpio>;
	};

	phy11: phy@11 {
		reg = <11>;
		interrupts = <11 IRQ_TYPE_LEVEL_LOW>;
		interrupt-parent = <&lan969x_gpio>;
	};

	phy12: phy@12 {
		reg = <12>;
		interrupts = <11 IRQ_TYPE_LEVEL_LOW>;
		interrupt-parent = <&lan969x_gpio>;
	};

	phy13: phy@13 {
		reg = <13>;
		interrupts = <11 IRQ_TYPE_LEVEL_LOW>;
		interrupt-parent = <&lan969x_gpio>;
	};

	phy14: phy@14 {
		reg = <14>;
		interrupts = <11 IRQ_TYPE_LEVEL_LOW>;
		interrupt-parent = <&lan969x_gpio>;
	};

	phy15: phy@15 {
		reg = <15>;
		interrupts = <11 IRQ_TYPE_LEVEL_LOW>;
		interrupt-parent = <&lan969x_gpio>;
	};

	phy16: phy@16 {
		reg = <16>;
		interrupts = <11 IRQ_TYPE_LEVEL_LOW>;
		interrupt-parent = <&lan969x_gpio>;
	};

	phy17: phy@17 {
		reg = <17>;
		interrupts = <11 IRQ_TYPE_LEVEL_LOW>;
		interrupt-parent = <&lan969x_gpio>;
	};

	phy18: phy@18 {
		reg = <18>;
		interrupts = <11 IRQ_TYPE_LEVEL_LOW>;
		interrupt-parent = <&lan969x_gpio>;
	};

	phy19: phy@19 {
		reg = <19>;
		interrupts = <11 IRQ_TYPE_LEVEL_LOW>;
		interrupt-parent = <&lan969x_gpio>;
	};

	phy20: phy@20 {
		reg = <20>;
		interrupts = <11 IRQ_TYPE_LEVEL_LOW>;
		interrupt-parent = <&lan969x_gpio>;
	};

	phy21: phy@21 {
		reg = <21>;
		interrupts = <11 IRQ_TYPE_LEVEL_LOW>;
		interrupt-parent = <&lan969x_gpio>;
	};

	phy22: phy@22 {
		reg = <22>;
		interrupts = <11 IRQ_TYPE_LEVEL_LOW>;
		interrupt-parent = <&lan969x_gpio>;
	};

	phy23: phy@23 {
		reg = <23>;
		interrupts = <11 IRQ_TYPE_LEVEL_LOW>;
		interrupt-parent = <&lan969x_gpio>;
	};

	phy24: phy@24 {
		reg = <24>;
		interrupts = <11 IRQ_TYPE_LEVEL_LOW>;
		interrupt-parent = <&lan969x_gpio>;
	};

	phy25: phy@25 {
		reg = <25>;
		interrupts = <11 IRQ_TYPE_LEVEL_LOW>;
		interrupt-parent = <&lan969x_gpio>;
	};

	phy26: phy@26 {
		reg = <26>;
		interrupts = <11 IRQ_TYPE_LEVEL_LOW>;
		interrupt-parent = <&lan969x_gpio>;
	};

	phy27: phy@27 {
		reg = <27>;
		interrupts = <11 IRQ_TYPE_LEVEL_LOW>;
		interrupt-parent = <&lan969x_gpio>;
	};
};

&sgpio {
	pinctrl-0 = <&sgpio_pins>;
	pinctrl-names = "default";

	microchip,sgpio-port-ranges = <0 1>, <6 9>;
	status = "okay";

	gpio@0 {
		ngpios = <128>;
	};
	gpio@1 {
		ngpios = <128>;
	};
};

&serdes {
	status = "okay";
};

&lan969x_switch {
	pinctrl-0 = <&ptp_out_pins>, <&ptp_ext_pins>;
	pinctrl-names = "default";

	status = "okay";
	ethernet-ports {
		#address-cells = <1>;
		#size-cells = <0>;

		port0: port@0 {
			reg = <0>;
			microchip,bandwidth = <1000>;
			phy-handle = <&phy4>;
			phy-mode = "qsgmii";
			phys = <&serdes 0>;
		};

		port1: port@1 {
			reg = <1>;
			microchip,bandwidth = <1000>;
			phy-handle = <&phy5>;
			phy-mode = "qsgmii";
			phys = <&serdes 0>;
		};

		port2: port@2 {
			reg = <2>;
			microchip,bandwidth = <1000>;
			phy-handle = <&phy6>;
			phy-mode = "qsgmii";
			phys = <&serdes 0>;
		};

		port3: port@3 {
			reg = <3>;
			microchip,bandwidth = <1000>;
			phy-handle = <&phy7>;
			phy-mode = "qsgmii";
			phys = <&serdes 0>;
		};

		port4: port@4 {
			reg = <4>;
			microchip,bandwidth = <1000>;
			phy-handle = <&phy8>;
			phy-mode = "qsgmii";
			phys = <&serdes 1>;
		};

		port5: port@5 {
			reg = <5>;
			microchip,bandwidth = <1000>;
			phy-handle = <&phy9>;
			phy-mode = "qsgmii";
			phys = <&serdes 1>;
		};

		port6: port@6 {
			reg = <6>;
			microchip,bandwidth = <1000>;
			phy-handle = <&phy10>;
			phy-mode = "qsgmii";
			phys = <&serdes 1>;
		};

		port7: port@7 {
			reg = <7>;
			microchip,bandwidth = <1000>;
			phy-handle = <&phy11>;
			phy-mode = "qsgmii";
			phys = <&serdes 1>;
		};

		port8: port@8 {
			reg = <8>;
			microchip,bandwidth = <1000>;
			phy-handle = <&phy12>;
			phy-mode = "qsgmii";
			phys = <&serdes 2>;
		};

		port9: port@9 {
			reg = <9>;
			microchip,bandwidth = <1000>;
			phy-handle = <&phy13>;
			phy-mode = "qsgmii";
			phys = <&serdes 2>;
		};

		port10: port@10 {
			reg = <10>;
			microchip,bandwidth = <1000>;
			phy-handle = <&phy14>;
			phy-mode = "qsgmii";
			phys = <&serdes 2>;
		};

		port11: port@11 {
			reg = <11>;
			microchip,bandwidth = <1000>;
			phy-handle = <&phy15>;
			phy-mode = "qsgmii";
			phys = <&serdes 2>;
		};

		port12: port@12 {
			reg = <12>;
			microchip,bandwidth = <1000>;
			phy-handle = <&phy16>;
			phy-mode = "qsgmii";
			phys = <&serdes 3>;
		};

		port13: port@13 {
			reg = <13>;
			microchip,bandwidth = <1000>;
			phy-handle = <&phy17>;
			phy-mode = "qsgmii";
			phys = <&serdes 3>;
		};

		port14: port@14 {
			reg = <14>;
			microchip,bandwidth = <1000>;
			phy-handle = <&phy18>;
			phy-mode = "qsgmii";
			phys = <&serdes 3>;
		};

		port15: port@15 {
			reg = <15>;
			microchip,bandwidth = <1000>;
			phy-handle = <&phy19>;
			phy-mode = "qsgmii";
			phys = <&serdes 3>;
		};

		port16: port@16 {
			reg = <16>;
			microchip,bandwidth = <1000>;
			phy-handle = <&phy20>;
			phy-mode = "qsgmii";
			phys = <&serdes 4>;
		};

		port17: port@17 {
			reg = <17>;
			microchip,bandwidth = <1000>;
			phy-handle = <&phy21>;
			phy-mode = "qsgmii";
			phys = <&serdes 4>;
		};

		port18: port@18 {
			reg = <18>;
			microchip,bandwidth = <1000>;
			phy-handle = <&phy22>;
			phy-mode = "qsgmii";
			phys = <&serdes 4>;
		};

		port19: port@19 {
			reg = <19>;
			microchip,bandwidth = <1000>;
			phy-handle = <&phy23>;
			phy-mode = "qsgmii";
			phys = <&serdes 4>;
		};

		port20: port@20 {
			reg = <20>;
			microchip,bandwidth = <1000>;
			phy-handle = <&phy24>;
			phy-mode = "qsgmii";
			phys = <&serdes 5>;
		};

		port21: port@21 {
			reg = <21>;
			microchip,bandwidth = <1000>;
			phy-handle = <&phy25>;
			phy-mode = "qsgmii";
			phys = <&serdes 5>;
		};

		port22: port@22 {
			reg = <22>;
			microchip,bandwidth = <1000>;
			phy-handle = <&phy26>;
			phy-mode = "qsgmii";
			phys = <&serdes 5>;
		};

		port23: port@23 {
			reg = <23>;
			microchip,bandwidth = <1000>;
			phy-handle = <&phy27>;
			phy-mode = "qsgmii";
			phys = <&serdes 5>;
		};

		port24: port@24 {
			reg = <24>;
			microchip,bandwidth = <10000>;
			phys = <&serdes 6>;
			phy-mode = "10gbase-r";
			sfp = <&sfp0>;
			microchip,sd-sgpio = <365>;
			managed = "in-band-status";
		};

		port25: port@25 {
			reg = <25>;
			microchip,bandwidth = <10000>;
			phys = <&serdes 7>;
			phy-mode = "10gbase-r";
			sfp = <&sfp1>;
			microchip,sd-sgpio = <369>;
			managed = "in-band-status";
		};

		port26: port@26 {
			reg = <26>;
			microchip,bandwidth = <10000>;
			phys = <&serdes 8>;
			phy-mode = "10gbase-r";
			sfp = <&sfp2>;
			microchip,sd-sgpio = <373>;
			managed = "in-band-status";
		};

		port27: port@27 {
			reg = <27>;
			microchip,bandwidth = <10000>;
			phys = <&serdes 9>;
			phy-mode = "10gbase-r";
			sfp = <&sfp3>;
			microchip,sd-sgpio = <377>;
			managed = "in-band-status";
		};

		port29: port@29 {
			reg = <29>;
			microchip,bandwidth = <1000>;
			phy-handle = <&phy3>;
			phy-mode = "rgmii";
		};
	};
};

