<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p5054" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_5054{left:69px;bottom:1141px;letter-spacing:-0.2px;}
#t2_5054{left:69px;bottom:68px;letter-spacing:0.09px;}
#t3_5054{left:126px;bottom:68px;letter-spacing:0.09px;}
#t4_5054{left:87px;bottom:1089px;letter-spacing:0.1px;}
#t5_5054{left:106px;bottom:1076px;letter-spacing:0.1px;}
#t6_5054{left:224px;bottom:1076px;letter-spacing:0.1px;}
#t7_5054{left:106px;bottom:1062px;letter-spacing:0.09px;}
#t8_5054{left:208px;bottom:1062px;letter-spacing:0.1px;}
#t9_5054{left:106px;bottom:1048px;letter-spacing:0.1px;}
#ta_5054{left:227px;bottom:1048px;letter-spacing:0.1px;}
#tb_5054{left:106px;bottom:1034px;letter-spacing:0.1px;}
#tc_5054{left:154px;bottom:1034px;letter-spacing:0.09px;word-spacing:0.01px;}
#td_5054{left:106px;bottom:1021px;letter-spacing:0.1px;}
#te_5054{left:216px;bottom:1021px;letter-spacing:0.09px;word-spacing:0.1px;}
#tf_5054{left:106px;bottom:1007px;letter-spacing:0.09px;word-spacing:0.01px;}
#tg_5054{left:187px;bottom:1007px;letter-spacing:0.1px;}
#th_5054{left:106px;bottom:993px;letter-spacing:0.11px;}
#ti_5054{left:173px;bottom:993px;letter-spacing:0.09px;word-spacing:0.01px;}
#tj_5054{left:106px;bottom:979px;letter-spacing:0.1px;}
#tk_5054{left:178px;bottom:979px;letter-spacing:0.1px;}
#tl_5054{left:106px;bottom:966px;letter-spacing:0.11px;}
#tm_5054{left:209px;bottom:966px;letter-spacing:0.1px;}
#tn_5054{left:106px;bottom:952px;letter-spacing:0.1px;}
#to_5054{left:249px;bottom:952px;letter-spacing:0.1px;word-spacing:0.01px;}
#tp_5054{left:106px;bottom:938px;letter-spacing:0.1px;}
#tq_5054{left:244px;bottom:938px;letter-spacing:0.1px;}
#tr_5054{left:106px;bottom:924px;letter-spacing:0.09px;}
#ts_5054{left:197px;bottom:924px;letter-spacing:0.1px;}
#tt_5054{left:69px;bottom:911px;letter-spacing:0.13px;}
#tu_5054{left:87px;bottom:897px;letter-spacing:0.09px;}
#tv_5054{left:126px;bottom:897px;letter-spacing:0.09px;word-spacing:0.01px;}
#tw_5054{left:87px;bottom:883px;letter-spacing:0.1px;word-spacing:-0.05px;}
#tx_5054{left:166px;bottom:883px;letter-spacing:0.09px;word-spacing:0.01px;}
#ty_5054{left:87px;bottom:869px;letter-spacing:0.09px;}
#tz_5054{left:149px;bottom:869px;letter-spacing:0.09px;word-spacing:0.01px;}
#t10_5054{left:69px;bottom:856px;letter-spacing:0.1px;}
#t11_5054{left:159px;bottom:856px;letter-spacing:0.09px;word-spacing:0.04px;}
#t12_5054{left:69px;bottom:842px;letter-spacing:0.12px;}
#t13_5054{left:87px;bottom:828px;letter-spacing:0.09px;}
#t14_5054{left:158px;bottom:828px;letter-spacing:0.1px;}
#t15_5054{left:87px;bottom:814px;letter-spacing:0.1px;}
#t16_5054{left:251px;bottom:814px;letter-spacing:0.1px;}
#t17_5054{left:87px;bottom:801px;letter-spacing:0.1px;}
#t18_5054{left:139px;bottom:801px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t19_5054{left:87px;bottom:787px;letter-spacing:0.1px;}
#t1a_5054{left:153px;bottom:787px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1b_5054{left:87px;bottom:773px;letter-spacing:0.09px;}
#t1c_5054{left:162px;bottom:773px;letter-spacing:0.09px;word-spacing:0.1px;}
#t1d_5054{left:87px;bottom:759px;letter-spacing:0.09px;}
#t1e_5054{left:191px;bottom:759px;letter-spacing:0.1px;}
#t1f_5054{left:69px;bottom:746px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t1g_5054{left:262px;bottom:746px;letter-spacing:0.1px;}
#t1h_5054{left:69px;bottom:732px;letter-spacing:0.11px;}
#t1i_5054{left:177px;bottom:732px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1j_5054{left:69px;bottom:718px;letter-spacing:0.09px;}
#t1k_5054{left:186px;bottom:718px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1l_5054{left:69px;bottom:704px;letter-spacing:0.09px;}
#t1m_5054{left:87px;bottom:691px;letter-spacing:0.09px;}
#t1n_5054{left:206px;bottom:691px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t1o_5054{left:87px;bottom:677px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1p_5054{left:189px;bottom:677px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1q_5054{left:69px;bottom:663px;letter-spacing:0.1px;}
#t1r_5054{left:172px;bottom:663px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1s_5054{left:69px;bottom:649px;letter-spacing:0.09px;}
#t1t_5054{left:233px;bottom:649px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1u_5054{left:69px;bottom:636px;letter-spacing:0.09px;}
#t1v_5054{left:126px;bottom:636px;letter-spacing:0.1px;}
#t1w_5054{left:69px;bottom:622px;letter-spacing:0.09px;}
#t1x_5054{left:183px;bottom:622px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1y_5054{left:69px;bottom:608px;letter-spacing:0.1px;}
#t1z_5054{left:185px;bottom:608px;letter-spacing:0.1px;word-spacing:0.01px;}
#t20_5054{left:69px;bottom:594px;letter-spacing:0.09px;}
#t21_5054{left:87px;bottom:581px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t22_5054{left:278px;bottom:581px;letter-spacing:0.1px;}
#t23_5054{left:69px;bottom:567px;letter-spacing:0.09px;}
#t24_5054{left:125px;bottom:567px;letter-spacing:0.09px;word-spacing:0.01px;}
#t25_5054{left:69px;bottom:553px;letter-spacing:0.09px;}
#t26_5054{left:218px;bottom:553px;letter-spacing:0.09px;word-spacing:0.01px;}
#t27_5054{left:69px;bottom:539px;letter-spacing:0.1px;word-spacing:0.01px;}
#t28_5054{left:171px;bottom:539px;letter-spacing:0.09px;word-spacing:0.01px;}
#t29_5054{left:69px;bottom:526px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t2a_5054{left:400px;bottom:526px;}
#t2b_5054{left:124px;bottom:512px;letter-spacing:0.1px;}
#t2c_5054{left:69px;bottom:498px;letter-spacing:0.1px;}
#t2d_5054{left:403px;bottom:498px;}
#t2e_5054{left:124px;bottom:484px;letter-spacing:0.1px;}
#t2f_5054{left:69px;bottom:471px;letter-spacing:0.1px;}
#t2g_5054{left:170px;bottom:471px;letter-spacing:0.1px;}
#t2h_5054{left:69px;bottom:457px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t2i_5054{left:394px;bottom:457px;}
#t2j_5054{left:124px;bottom:443px;letter-spacing:0.1px;}
#t2k_5054{left:69px;bottom:429px;letter-spacing:0.1px;word-spacing:-0.13px;}
#t2l_5054{left:124px;bottom:416px;letter-spacing:0.11px;}
#t2m_5054{left:153px;bottom:416px;letter-spacing:0.1px;word-spacing:0.01px;}
#t2n_5054{left:69px;bottom:402px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t2o_5054{left:170px;bottom:402px;letter-spacing:0.1px;}
#t2p_5054{left:69px;bottom:388px;letter-spacing:0.09px;word-spacing:-0.01px;}
#t2q_5054{left:124px;bottom:374px;letter-spacing:0.11px;}
#t2r_5054{left:153px;bottom:374px;letter-spacing:0.1px;}
#t2s_5054{left:69px;bottom:361px;letter-spacing:0.1px;}
#t2t_5054{left:169px;bottom:361px;letter-spacing:0.1px;}
#t2u_5054{left:69px;bottom:347px;letter-spacing:0.1px;}
#t2v_5054{left:233px;bottom:347px;letter-spacing:0.1px;word-spacing:0.01px;}
#t2w_5054{left:69px;bottom:333px;letter-spacing:0.09px;}
#t2x_5054{left:126px;bottom:333px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2y_5054{left:124px;bottom:319px;letter-spacing:0.1px;}
#t2z_5054{left:69px;bottom:306px;letter-spacing:0.1px;}
#t30_5054{left:87px;bottom:292px;letter-spacing:0.09px;}
#t31_5054{left:301px;bottom:292px;letter-spacing:0.1px;}
#t32_5054{left:87px;bottom:278px;letter-spacing:0.11px;}
#t33_5054{left:151px;bottom:278px;letter-spacing:0.1px;}
#t34_5054{left:87px;bottom:264px;letter-spacing:0.09px;}
#t35_5054{left:252px;bottom:264px;letter-spacing:0.09px;word-spacing:0.01px;}
#t36_5054{left:87px;bottom:251px;letter-spacing:0.1px;}
#t37_5054{left:268px;bottom:251px;letter-spacing:0.1px;word-spacing:0.01px;}
#t38_5054{left:87px;bottom:237px;letter-spacing:0.09px;}
#t39_5054{left:251px;bottom:237px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3a_5054{left:87px;bottom:223px;letter-spacing:0.09px;}
#t3b_5054{left:235px;bottom:223px;letter-spacing:0.1px;}
#t3c_5054{left:87px;bottom:209px;letter-spacing:0.09px;}
#t3d_5054{left:261px;bottom:209px;letter-spacing:0.1px;word-spacing:0.09px;}
#t3e_5054{left:87px;bottom:196px;letter-spacing:0.09px;word-spacing:-0.02px;}
#t3f_5054{left:377px;bottom:196px;letter-spacing:0.1px;}
#t3g_5054{left:87px;bottom:182px;letter-spacing:0.09px;}
#t3h_5054{left:267px;bottom:182px;letter-spacing:0.1px;word-spacing:0.01px;}
#t3i_5054{left:87px;bottom:168px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3j_5054{left:211px;bottom:168px;letter-spacing:0.09px;word-spacing:0.1px;}
#t3k_5054{left:87px;bottom:154px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t3l_5054{left:293px;bottom:154px;letter-spacing:0.1px;}
#t3m_5054{left:87px;bottom:141px;letter-spacing:0.1px;}
#t3n_5054{left:210px;bottom:141px;letter-spacing:0.1px;}
#t3o_5054{left:87px;bottom:127px;letter-spacing:0.09px;}
#t3p_5054{left:185px;bottom:127px;letter-spacing:0.1px;}
#t3q_5054{left:490px;bottom:1089px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t3r_5054{left:800px;bottom:1089px;}
#t3s_5054{left:508px;bottom:1076px;letter-spacing:0.09px;}
#t3t_5054{left:490px;bottom:1062px;letter-spacing:0.1px;}
#t3u_5054{left:610px;bottom:1062px;letter-spacing:0.1px;word-spacing:0.01px;}
#t3v_5054{left:490px;bottom:1048px;letter-spacing:0.09px;}
#t3w_5054{left:586px;bottom:1048px;letter-spacing:0.1px;}
#t3x_5054{left:490px;bottom:1034px;letter-spacing:0.1px;}
#t3y_5054{left:544px;bottom:1034px;letter-spacing:0.1px;word-spacing:0.01px;}
#t3z_5054{left:490px;bottom:1021px;letter-spacing:0.1px;}
#t40_5054{left:636px;bottom:1021px;letter-spacing:0.1px;}
#t41_5054{left:490px;bottom:1007px;letter-spacing:0.09px;word-spacing:0.01px;}
#t42_5054{left:545px;bottom:1007px;letter-spacing:0.09px;word-spacing:0.05px;}
#t43_5054{left:490px;bottom:993px;letter-spacing:0.1px;}
#t44_5054{left:663px;bottom:993px;letter-spacing:0.1px;word-spacing:0.1px;}
#t45_5054{left:490px;bottom:979px;letter-spacing:0.1px;}
#t46_5054{left:628px;bottom:979px;letter-spacing:0.1px;}
#t47_5054{left:490px;bottom:966px;letter-spacing:0.09px;}
#t48_5054{left:641px;bottom:966px;letter-spacing:0.1px;}
#t49_5054{left:490px;bottom:952px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4a_5054{left:528px;bottom:952px;letter-spacing:0.1px;}
#t4b_5054{left:490px;bottom:938px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4c_5054{left:555px;bottom:938px;letter-spacing:0.1px;}
#t4d_5054{left:490px;bottom:924px;letter-spacing:0.1px;}
#t4e_5054{left:547px;bottom:924px;letter-spacing:0.1px;}
#t4f_5054{left:490px;bottom:911px;letter-spacing:0.09px;}
#t4g_5054{left:686px;bottom:911px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4h_5054{left:490px;bottom:897px;letter-spacing:0.09px;}
#t4i_5054{left:615px;bottom:897px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4j_5054{left:490px;bottom:883px;letter-spacing:0.09px;}
#t4k_5054{left:598px;bottom:883px;letter-spacing:0.1px;}
#t4l_5054{left:490px;bottom:869px;letter-spacing:0.09px;}
#t4m_5054{left:589px;bottom:869px;letter-spacing:0.1px;}
#t4n_5054{left:490px;bottom:856px;letter-spacing:0.1px;}
#t4o_5054{left:651px;bottom:856px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4p_5054{left:490px;bottom:842px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t4q_5054{left:798px;bottom:842px;}
#t4r_5054{left:508px;bottom:828px;letter-spacing:0.09px;}
#t4s_5054{left:490px;bottom:814px;letter-spacing:0.1px;}
#t4t_5054{left:636px;bottom:814px;letter-spacing:0.1px;word-spacing:0.01px;}
#t4u_5054{left:490px;bottom:801px;letter-spacing:0.09px;word-spacing:-0.02px;}
#t4v_5054{left:757px;bottom:801px;letter-spacing:0.1px;}
#t4w_5054{left:490px;bottom:787px;letter-spacing:0.1px;}
#t4x_5054{left:648px;bottom:787px;letter-spacing:0.1px;word-spacing:0.01px;}
#t4y_5054{left:490px;bottom:773px;letter-spacing:0.09px;}
#t4z_5054{left:640px;bottom:773px;letter-spacing:0.1px;word-spacing:0.01px;}
#t50_5054{left:490px;bottom:759px;letter-spacing:0.08px;}
#t51_5054{left:552px;bottom:759px;letter-spacing:0.09px;word-spacing:0.01px;}
#t52_5054{left:490px;bottom:746px;letter-spacing:0.09px;word-spacing:0.01px;}
#t53_5054{left:600px;bottom:746px;letter-spacing:0.09px;word-spacing:0.01px;}
#t54_5054{left:490px;bottom:732px;letter-spacing:0.09px;word-spacing:-0.01px;}
#t55_5054{left:782px;bottom:732px;letter-spacing:0.1px;word-spacing:0.01px;}
#t56_5054{left:490px;bottom:718px;letter-spacing:0.09px;word-spacing:0.01px;}
#t57_5054{left:565px;bottom:718px;letter-spacing:0.09px;word-spacing:0.05px;}
#t58_5054{left:490px;bottom:704px;letter-spacing:0.09px;}
#t59_5054{left:641px;bottom:704px;letter-spacing:0.09px;word-spacing:0.1px;}
#t5a_5054{left:490px;bottom:691px;letter-spacing:0.1px;word-spacing:-0.05px;}
#t5b_5054{left:791px;bottom:691px;}
#t5c_5054{left:508px;bottom:677px;letter-spacing:0.09px;}
#t5d_5054{left:490px;bottom:663px;letter-spacing:0.09px;}
#t5e_5054{left:508px;bottom:649px;letter-spacing:0.08px;}
#t5f_5054{left:569px;bottom:649px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5g_5054{left:490px;bottom:636px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t5h_5054{left:780px;bottom:636px;letter-spacing:0.1px;}
#t5i_5054{left:490px;bottom:622px;letter-spacing:0.09px;}
#t5j_5054{left:508px;bottom:608px;letter-spacing:0.09px;}
#t5k_5054{left:554px;bottom:594px;letter-spacing:0.11px;word-spacing:0.01px;}
#t5l_5054{left:605px;bottom:594px;letter-spacing:0.05px;}
#t5m_5054{left:677px;bottom:594px;letter-spacing:0.1px;}
#t5n_5054{left:490px;bottom:579px;letter-spacing:0.09px;}
#t5o_5054{left:553px;bottom:579px;letter-spacing:0.1px;}
#t5p_5054{left:490px;bottom:565px;letter-spacing:0.09px;}
#t5q_5054{left:708px;bottom:565px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5r_5054{left:490px;bottom:552px;letter-spacing:0.09px;}
#t5s_5054{left:651px;bottom:552px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5t_5054{left:490px;bottom:538px;letter-spacing:0.08px;}
#t5u_5054{left:586px;bottom:538px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5v_5054{left:490px;bottom:524px;letter-spacing:0.09px;}
#t5w_5054{left:749px;bottom:524px;letter-spacing:0.09px;word-spacing:0.1px;}
#t5x_5054{left:490px;bottom:510px;letter-spacing:0.1px;}
#t5y_5054{left:634px;bottom:510px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5z_5054{left:490px;bottom:497px;letter-spacing:0.1px;}
#t60_5054{left:638px;bottom:497px;letter-spacing:0.09px;word-spacing:0.01px;}
#t61_5054{left:490px;bottom:483px;letter-spacing:0.1px;}
#t62_5054{left:645px;bottom:483px;letter-spacing:0.09px;word-spacing:0.01px;}
#t63_5054{left:490px;bottom:469px;letter-spacing:0.1px;}
#t64_5054{left:571px;bottom:469px;letter-spacing:0.09px;word-spacing:0.01px;}
#t65_5054{left:490px;bottom:455px;letter-spacing:0.1px;}
#t66_5054{left:692px;bottom:455px;letter-spacing:0.1px;}
#t67_5054{left:490px;bottom:442px;letter-spacing:0.09px;}
#t68_5054{left:657px;bottom:442px;letter-spacing:0.1px;}
#t69_5054{left:490px;bottom:428px;letter-spacing:0.1px;}
#t6a_5054{left:661px;bottom:428px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6b_5054{left:490px;bottom:414px;letter-spacing:0.1px;}
#t6c_5054{left:667px;bottom:414px;letter-spacing:0.1px;word-spacing:0.01px;}
#t6d_5054{left:490px;bottom:400px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t6e_5054{left:656px;bottom:400px;letter-spacing:0.1px;word-spacing:0.09px;}
#t6f_5054{left:490px;bottom:387px;letter-spacing:0.09px;}
#t6g_5054{left:718px;bottom:387px;letter-spacing:0.1px;}
#t6h_5054{left:490px;bottom:373px;letter-spacing:0.1px;}
#t6i_5054{left:627px;bottom:373px;letter-spacing:0.1px;}
#t6j_5054{left:490px;bottom:359px;letter-spacing:0.09px;}
#t6k_5054{left:658px;bottom:359px;letter-spacing:0.1px;}
#t6l_5054{left:490px;bottom:345px;letter-spacing:0.09px;}
#t6m_5054{left:693px;bottom:345px;letter-spacing:0.1px;word-spacing:0.1px;}
#t6n_5054{left:490px;bottom:332px;letter-spacing:0.1px;word-spacing:-0.05px;}
#t6o_5054{left:645px;bottom:332px;letter-spacing:0.1px;}
#t6p_5054{left:490px;bottom:318px;letter-spacing:0.1px;}
#t6q_5054{left:641px;bottom:318px;letter-spacing:0.1px;}
#t6r_5054{left:490px;bottom:304px;letter-spacing:0.1px;}
#t6s_5054{left:557px;bottom:304px;letter-spacing:0.09px;word-spacing:0.1px;}
#t6t_5054{left:490px;bottom:290px;letter-spacing:0.09px;}
#t6u_5054{left:626px;bottom:290px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6v_5054{left:490px;bottom:277px;letter-spacing:0.09px;}
#t6w_5054{left:627px;bottom:277px;letter-spacing:0.1px;word-spacing:0.01px;}
#t6x_5054{left:490px;bottom:263px;letter-spacing:0.09px;}
#t6y_5054{left:689px;bottom:263px;letter-spacing:0.1px;}
#t6z_5054{left:490px;bottom:249px;letter-spacing:0.1px;word-spacing:-0.36px;}
#t70_5054{left:783px;bottom:249px;letter-spacing:0.1px;word-spacing:-0.36px;}
#t71_5054{left:490px;bottom:235px;letter-spacing:0.09px;}
#t72_5054{left:591px;bottom:235px;letter-spacing:0.1px;}
#t73_5054{left:490px;bottom:222px;letter-spacing:0.09px;}
#t74_5054{left:699px;bottom:222px;letter-spacing:0.09px;word-spacing:0.01px;}
#t75_5054{left:490px;bottom:208px;letter-spacing:0.09px;}
#t76_5054{left:727px;bottom:208px;letter-spacing:0.1px;}
#t77_5054{left:490px;bottom:194px;letter-spacing:0.1px;}
#t78_5054{left:679px;bottom:194px;letter-spacing:0.1px;}
#t79_5054{left:490px;bottom:180px;letter-spacing:0.09px;}
#t7a_5054{left:677px;bottom:180px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t7b_5054{left:490px;bottom:167px;letter-spacing:0.09px;}
#t7c_5054{left:648px;bottom:167px;letter-spacing:0.09px;word-spacing:0.01px;}
#t7d_5054{left:490px;bottom:153px;letter-spacing:0.09px;}
#t7e_5054{left:685px;bottom:153px;letter-spacing:0.09px;word-spacing:0.1px;}
#t7f_5054{left:490px;bottom:139px;letter-spacing:0.09px;}
#t7g_5054{left:702px;bottom:139px;letter-spacing:0.09px;word-spacing:0.01px;}
#t7h_5054{left:490px;bottom:125px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t7i_5054{left:709px;bottom:125px;letter-spacing:0.09px;word-spacing:0.01px;}
#t7j_5054{left:490px;bottom:112px;letter-spacing:0.09px;}
#t7k_5054{left:669px;bottom:112px;letter-spacing:0.1px;}

.s1_5054{font-size:14px;font-family:Verdana-Bold_b5u;color:#0860A8;}
.s2_5054{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s3_5054{font-size:12px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts5054" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg5054Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg5054" style="-webkit-user-select: none;"><object width="935" height="1210" data="5054/5054.svg" type="image/svg+xml" id="pdf5054" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_5054" class="t s1_5054">INDEX </span>
<span id="t2_5054" class="t s2_5054">Index-30 </span><span id="t3_5054" class="t s2_5054">Combined Volumes 1, 2A, 2B, 2C, 2D, 3A, 3B, 3C, 3D, and 4 </span>
<span id="t4_5054" class="t s2_5054">VMX operation </span>
<span id="t5_5054" class="t s2_5054">default RSM treatment</span><span id="t6_5054" class="t s3_5054">, Vol.4-32-18 </span>
<span id="t7_5054" class="t s2_5054">default SMI delivery</span><span id="t8_5054" class="t s3_5054">, Vol.4-32-17 </span>
<span id="t9_5054" class="t s2_5054">dual-monitor treatment</span><span id="ta_5054" class="t s3_5054">, Vol.4-32-19 </span>
<span id="tb_5054" class="t s2_5054">overview</span><span id="tc_5054" class="t s3_5054">, Vol.4-32-2 </span>
<span id="td_5054" class="t s2_5054">protecting CR4.VMXE</span><span id="te_5054" class="t s3_5054">, Vol.4-32-19 </span>
<span id="tf_5054" class="t s2_5054">RSM instruction</span><span id="tg_5054" class="t s3_5054">, Vol.4-32-18 </span>
<span id="th_5054" class="t s2_5054">SMM monitor</span><span id="ti_5054" class="t s3_5054">, Vol.4-32-2 </span>
<span id="tj_5054" class="t s2_5054">SMM VM exits</span><span id="tk_5054" class="t s3_5054">, Vol.3-28-1, Vol.4-32-19 </span>
<span id="tl_5054" class="t s2_5054">SMM-transfer VMCS</span><span id="tm_5054" class="t s3_5054">, Vol.4-32-19 </span>
<span id="tn_5054" class="t s2_5054">SMM-transfer VMCS pointer</span><span id="to_5054" class="t s3_5054">, Vol.4-32-19 </span>
<span id="tp_5054" class="t s2_5054">VMCS pointer preservation</span><span id="tq_5054" class="t s3_5054">, Vol.4-32-17 </span>
<span id="tr_5054" class="t s2_5054">VMX-critical state</span><span id="ts_5054" class="t s3_5054">, Vol.4-32-17 </span>
<span id="tt_5054" class="t s2_5054">SMRAM </span>
<span id="tu_5054" class="t s2_5054">caching</span><span id="tv_5054" class="t s3_5054">, Vol.4-32-8 </span>
<span id="tw_5054" class="t s2_5054">state save map</span><span id="tx_5054" class="t s3_5054">, Vol.4-32-4 </span>
<span id="ty_5054" class="t s2_5054">structure of</span><span id="tz_5054" class="t s3_5054">, Vol.4-32-4 </span>
<span id="t10_5054" class="t s2_5054">SMSW instruction</span><span id="t11_5054" class="t s3_5054">, Vol.2-4-647, Vol.3-2-24, Vol.3-26-10 </span>
<span id="t12_5054" class="t s2_5054">SNaNs </span>
<span id="t13_5054" class="t s2_5054">description of</span><span id="t14_5054" class="t s3_5054">, Vol.1-4-15 </span>
<span id="t15_5054" class="t s2_5054">effect on COMISD and UCOMISD</span><span id="t16_5054" class="t s3_5054">, Vol.1-11-7 </span>
<span id="t17_5054" class="t s2_5054">encodings</span><span id="t18_5054" class="t s3_5054">, Vol.1-4-5 </span>
<span id="t19_5054" class="t s2_5054">operating on</span><span id="t1a_5054" class="t s3_5054">, Vol.1-4-16 </span>
<span id="t1b_5054" class="t s2_5054">typical uses of</span><span id="t1c_5054" class="t s3_5054">, Vol.1-4-15 </span>
<span id="t1d_5054" class="t s2_5054">using in applications</span><span id="t1e_5054" class="t s3_5054">, Vol.1-4-16 </span>
<span id="t1f_5054" class="t s2_5054">SNaN, compatibility, IA-32 processors</span><span id="t1g_5054" class="t s3_5054">, Vol.1-23-9, Vol.1-23-14 </span>
<span id="t1h_5054" class="t s2_5054">Snooping mechanism</span><span id="t1i_5054" class="t s3_5054">, Vol.3-12-6 </span>
<span id="t1j_5054" class="t s2_5054">Software compatibility</span><span id="t1k_5054" class="t s3_5054">, Vol.1-1-6 </span>
<span id="t1l_5054" class="t s2_5054">Software controlled clock </span>
<span id="t1m_5054" class="t s2_5054">modulation control bits</span><span id="t1n_5054" class="t s3_5054">, Vol.3-15-40 </span>
<span id="t1o_5054" class="t s2_5054">power consumption</span><span id="t1p_5054" class="t s3_5054">, Vol.3-15-36, Vol.3-15-40 </span>
<span id="t1q_5054" class="t s2_5054">Software interrupts</span><span id="t1r_5054" class="t s3_5054">, Vol.3-6-4 </span>
<span id="t1s_5054" class="t s2_5054">Software-controlled bus locking</span><span id="t1t_5054" class="t s3_5054">, Vol.3-9-4 </span>
<span id="t1u_5054" class="t s2_5054">SP register</span><span id="t1v_5054" class="t s3_5054">, Vol.1-3-12 </span>
<span id="t1w_5054" class="t s2_5054">Speculative execution</span><span id="t1x_5054" class="t s3_5054">, Vol.1-2-7, Vol.1-2-9 </span>
<span id="t1y_5054" class="t s2_5054">SpeedStep technology</span><span id="t1z_5054" class="t s3_5054">, Vol.2-3-242 </span>
<span id="t20_5054" class="t s2_5054">Spin-wait loops </span>
<span id="t21_5054" class="t s2_5054">programming with PAUSE instruction</span><span id="t22_5054" class="t s3_5054">, Vol.1-11-12 </span>
<span id="t23_5054" class="t s2_5054">Split pages</span><span id="t24_5054" class="t s3_5054">, Vol.1-23-15 </span>
<span id="t25_5054" class="t s2_5054">Spurious interrupt, local APIC</span><span id="t26_5054" class="t s3_5054">, Vol.3-11-32 </span>
<span id="t27_5054" class="t s2_5054">SQRTPD instruction</span><span id="t28_5054" class="t s3_5054">, Vol.1-11-6 </span>
<span id="t29_5054" class="t s2_5054">SQRTPD- Square Root of Double-Precision Floating-Point Values</span><span id="t2a_5054" class="t s3_5054">, </span>
<span id="t2b_5054" class="t s3_5054">Vol.2-4-675 </span>
<span id="t2c_5054" class="t s2_5054">SQRTPDâ€”Square Root of Double-Precision Floating-Point Values</span><span id="t2d_5054" class="t s3_5054">, </span>
<span id="t2e_5054" class="t s3_5054">Vol.2-4-649 </span>
<span id="t2f_5054" class="t s2_5054">SQRTPS instruction</span><span id="t2g_5054" class="t s3_5054">, Vol.1-10-8 </span>
<span id="t2h_5054" class="t s2_5054">SQRTPS- Square Root of Single-Precision Floating-Point Values</span><span id="t2i_5054" class="t s3_5054">, </span>
<span id="t2j_5054" class="t s3_5054">Vol.2-4-652 </span>
<span id="t2k_5054" class="t s2_5054">SQRTSD - Compute Square Root of Scalar Double-Precision Floating-Point </span>
<span id="t2l_5054" class="t s2_5054">Value</span><span id="t2m_5054" class="t s3_5054">, Vol.2-4-655, Vol.2-4-675 </span>
<span id="t2n_5054" class="t s2_5054">SQRTSD instruction</span><span id="t2o_5054" class="t s3_5054">, Vol.1-11-6 </span>
<span id="t2p_5054" class="t s2_5054">SQRTSS - Compute Square Root of Scalar Single-Precision Floating-Point </span>
<span id="t2q_5054" class="t s2_5054">Value</span><span id="t2r_5054" class="t s3_5054">, Vol.2-4-657 </span>
<span id="t2s_5054" class="t s2_5054">SQRTSS instruction</span><span id="t2t_5054" class="t s3_5054">, Vol.1-10-8 </span>
<span id="t2u_5054" class="t s2_5054">Square root, Fx87 PU operation</span><span id="t2v_5054" class="t s3_5054">, Vol.2-3-434 </span>
<span id="t2w_5054" class="t s2_5054">SS register</span><span id="t2x_5054" class="t s3_5054">, Vol.1-3-13, Vol.1-3-14, Vol.1-6-1, Vol.2-3-587, Vol.2-4-36, </span>
<span id="t2y_5054" class="t s3_5054">Vol.2-4-393 </span>
<span id="t2z_5054" class="t s2_5054">SSE extensions </span>
<span id="t30_5054" class="t s2_5054">128-bit packed single-precision data type</span><span id="t31_5054" class="t s3_5054">, Vol.1-10-5 </span>
<span id="t32_5054" class="t s2_5054">64-bit mode</span><span id="t33_5054" class="t s3_5054">, Vol.1-10-3 </span>
<span id="t34_5054" class="t s2_5054">64-bit SIMD integer instructions</span><span id="t35_5054" class="t s3_5054">, Vol.1-10-11 </span>
<span id="t36_5054" class="t s2_5054">branching on arithmetic operations</span><span id="t37_5054" class="t s3_5054">, Vol.1-11-24 </span>
<span id="t38_5054" class="t s2_5054">cacheability control instructions</span><span id="t39_5054" class="t s3_5054">, Vol.1-10-12 </span>
<span id="t3a_5054" class="t s2_5054">cacheability hint instructions</span><span id="t3b_5054" class="t s3_5054">, Vol.1-11-25 </span>
<span id="t3c_5054" class="t s2_5054">cacheability instruction encodings</span><span id="t3d_5054" class="t s3_5054">, Vol.1-B-47 </span>
<span id="t3e_5054" class="t s2_5054">caller-save requirement for procedure and function calls</span><span id="t3f_5054" class="t s3_5054">, Vol.1-11-24 </span>
<span id="t3g_5054" class="t s2_5054">checking for SSE and SSE2 support</span><span id="t3h_5054" class="t s3_5054">, Vol.1-11-19 </span>
<span id="t3i_5054" class="t s2_5054">checking for with CPUID</span><span id="t3j_5054" class="t s3_5054">, Vol.1-14-2 </span>
<span id="t3k_5054" class="t s2_5054">checking support for FXSAVE/FXRSTOR</span><span id="t3l_5054" class="t s3_5054">, Vol.1-14-2 </span>
<span id="t3m_5054" class="t s2_5054">comparison instructions</span><span id="t3n_5054" class="t s3_5054">, Vol.1-10-9 </span>
<span id="t3o_5054" class="t s2_5054">compatibility mode</span><span id="t3p_5054" class="t s3_5054">, Vol.1-10-3 </span>
<span id="t3q_5054" class="t s2_5054">compatibility of SIMD and x87 FPU floating-point data types</span><span id="t3r_5054" class="t s3_5054">, </span>
<span id="t3s_5054" class="t s3_5054">Vol.1-11-22 </span>
<span id="t3t_5054" class="t s2_5054">conversion instructions</span><span id="t3u_5054" class="t s3_5054">, Vol.1-10-11 </span>
<span id="t3v_5054" class="t s2_5054">CPUID feature flag</span><span id="t3w_5054" class="t s3_5054">, Vol.3-10-8 </span>
<span id="t3x_5054" class="t s2_5054">CPUID flag</span><span id="t3y_5054" class="t s3_5054">, Vol.2-3-246 </span>
<span id="t3z_5054" class="t s2_5054">data movement instructions</span><span id="t40_5054" class="t s3_5054">, Vol.1-10-7 </span>
<span id="t41_5054" class="t s2_5054">data types</span><span id="t42_5054" class="t s3_5054">, Vol.1-10-5, Vol.1-12-1 </span>
<span id="t43_5054" class="t s2_5054">denormal operand exception (#D)</span><span id="t44_5054" class="t s3_5054">, Vol.1-11-15 </span>
<span id="t45_5054" class="t s2_5054">denormals-are-zeros mode</span><span id="t46_5054" class="t s3_5054">, Vol.1-10-5 </span>
<span id="t47_5054" class="t s2_5054">divide by zero exception (#Z)</span><span id="t48_5054" class="t s3_5054">, Vol.1-11-15 </span>
<span id="t49_5054" class="t s2_5054">EM flag</span><span id="t4a_5054" class="t s3_5054">, Vol.3-2-16 </span>
<span id="t4b_5054" class="t s2_5054">emulation of</span><span id="t4c_5054" class="t s3_5054">, Vol.1-14-6 </span>
<span id="t4d_5054" class="t s2_5054">exceptions</span><span id="t4e_5054" class="t s3_5054">, Vol.1-11-13 </span>
<span id="t4f_5054" class="t s2_5054">facilities for automatic saving of state</span><span id="t4g_5054" class="t s3_5054">, Vol.1-14-6, Vol.1-14-7 </span>
<span id="t4h_5054" class="t s2_5054">floating-point encodings</span><span id="t4i_5054" class="t s3_5054">, Vol.1-B-42 </span>
<span id="t4j_5054" class="t s2_5054">floating-point format</span><span id="t4k_5054" class="t s3_5054">, Vol.1-4-11 </span>
<span id="t4l_5054" class="t s2_5054">flush-to-zero mode</span><span id="t4m_5054" class="t s3_5054">, Vol.1-10-4 </span>
<span id="t4n_5054" class="t s2_5054">generating SIMD FP exceptions</span><span id="t4o_5054" class="t s3_5054">, Vol.1-11-16 </span>
<span id="t4p_5054" class="t s2_5054">handling combinations of masked and unmasked exceptions</span><span id="t4q_5054" class="t s3_5054">, </span>
<span id="t4r_5054" class="t s3_5054">Vol.1-11-18 </span>
<span id="t4s_5054" class="t s2_5054">handling masked exceptions</span><span id="t4t_5054" class="t s3_5054">, Vol.1-11-17 </span>
<span id="t4u_5054" class="t s2_5054">handling SIMD floating-point exceptions in software</span><span id="t4v_5054" class="t s3_5054">, Vol.1-11-18 </span>
<span id="t4w_5054" class="t s2_5054">handling unmasked exceptions</span><span id="t4x_5054" class="t s3_5054">, Vol.1-11-18 </span>
<span id="t4y_5054" class="t s2_5054">inexact result exception (#P)</span><span id="t4z_5054" class="t s3_5054">, Vol.1-11-16 </span>
<span id="t50_5054" class="t s2_5054">initialization</span><span id="t51_5054" class="t s3_5054">, Vol.3-10-8 </span>
<span id="t52_5054" class="t s2_5054">instruction encodings</span><span id="t53_5054" class="t s3_5054">, Vol.1-B-42 </span>
<span id="t54_5054" class="t s2_5054">instruction prefixes, effect on SSE and SSE2 instructions</span><span id="t55_5054" class="t s3_5054">, Vol.1-11-25 </span>
<span id="t56_5054" class="t s2_5054">instruction set</span><span id="t57_5054" class="t s3_5054">, Vol.1-5-17, Vol.1-10-6 </span>
<span id="t58_5054" class="t s2_5054">integer instruction encodings</span><span id="t59_5054" class="t s3_5054">, Vol.1-B-46 </span>
<span id="t5a_5054" class="t s2_5054">interaction of SIMD and x87 FPU floating-point exceptions</span><span id="t5b_5054" class="t s3_5054">, </span>
<span id="t5c_5054" class="t s3_5054">Vol.1-11-18 </span>
<span id="t5d_5054" class="t s2_5054">interaction of SSE and SSE2 instructions with x87 FPU and MMX </span>
<span id="t5e_5054" class="t s2_5054">instructions</span><span id="t5f_5054" class="t s3_5054">, Vol.1-11-22 </span>
<span id="t5g_5054" class="t s2_5054">interfacing with SSE and SSE2 procedures and functions</span><span id="t5h_5054" class="t s3_5054">, Vol.1-11-23 </span>
<span id="t5i_5054" class="t s2_5054">intermixing packed and scalar floating-point </span>
<span id="t5j_5054" class="t s2_5054">and 128-bit SIMD integer instructions </span>
<span id="t5k_5054" class="t s3_5054">and data </span><span id="t5l_5054" class="t s3_5054">..................... </span><span id="t5m_5054" class="t s3_5054">, Vol.1-11-22 </span>
<span id="t5n_5054" class="t s2_5054">introduction</span><span id="t5o_5054" class="t s3_5054">, Vol.1-2-2 </span>
<span id="t5p_5054" class="t s2_5054">introduction of into the IA-32 architecture</span><span id="t5q_5054" class="t s3_5054">, Vol.1-23-3 </span>
<span id="t5r_5054" class="t s2_5054">invalid operation exception (#I)</span><span id="t5s_5054" class="t s3_5054">, Vol.1-11-14 </span>
<span id="t5t_5054" class="t s2_5054">logical instructions</span><span id="t5u_5054" class="t s3_5054">, Vol.1-10-9 </span>
<span id="t5v_5054" class="t s2_5054">masked responses to invalid arithmetic operations</span><span id="t5w_5054" class="t s3_5054">, Vol.1-11-14 </span>
<span id="t5x_5054" class="t s2_5054">memory ordering encodings</span><span id="t5y_5054" class="t s3_5054">, Vol.1-B-47 </span>
<span id="t5z_5054" class="t s2_5054">memory ordering instruction</span><span id="t60_5054" class="t s3_5054">, Vol.1-10-14 </span>
<span id="t61_5054" class="t s2_5054">MMX technology compatibility</span><span id="t62_5054" class="t s3_5054">, Vol.1-10-5 </span>
<span id="t63_5054" class="t s2_5054">MXCSR register</span><span id="t64_5054" class="t s3_5054">, Vol.1-10-3 </span>
<span id="t65_5054" class="t s2_5054">MXCSR state management instructions</span><span id="t66_5054" class="t s3_5054">, Vol.1-10-12 </span>
<span id="t67_5054" class="t s2_5054">non-temporal data, operating on</span><span id="t68_5054" class="t s3_5054">, Vol.1-10-12 </span>
<span id="t69_5054" class="t s2_5054">numeric overflow exception (#O)</span><span id="t6a_5054" class="t s3_5054">, Vol.1-11-15 </span>
<span id="t6b_5054" class="t s2_5054">numeric underflow exception (#U)</span><span id="t6c_5054" class="t s3_5054">, Vol.1-11-16 </span>
<span id="t6d_5054" class="t s2_5054">packed 128-Bit SIMD data types</span><span id="t6e_5054" class="t s3_5054">, Vol.1-4-8 </span>
<span id="t6f_5054" class="t s2_5054">packed and scalar floating-point instructions</span><span id="t6g_5054" class="t s3_5054">, Vol.1-10-6 </span>
<span id="t6h_5054" class="t s2_5054">programming environment</span><span id="t6i_5054" class="t s3_5054">, Vol.1-10-2 </span>
<span id="t6j_5054" class="t s2_5054">providing exception handlers for</span><span id="t6k_5054" class="t s3_5054">, Vol.1-14-4, Vol.1-14-5 </span>
<span id="t6l_5054" class="t s2_5054">providing operating system support for</span><span id="t6m_5054" class="t s3_5054">, Vol.1-14-1 </span>
<span id="t6n_5054" class="t s2_5054">QNaN floating-point indefinite</span><span id="t6o_5054" class="t s3_5054">, Vol.1-4-17 </span>
<span id="t6p_5054" class="t s2_5054">restoring SSE and SSE2 state</span><span id="t6q_5054" class="t s3_5054">, Vol.1-11-21 </span>
<span id="t6r_5054" class="t s2_5054">REX prefixes</span><span id="t6s_5054" class="t s3_5054">, Vol.1-10-3 </span>
<span id="t6t_5054" class="t s2_5054">saving and restoring state</span><span id="t6u_5054" class="t s3_5054">, Vol.1-14-6 </span>
<span id="t6v_5054" class="t s2_5054">saving SSE and SSE2 state</span><span id="t6w_5054" class="t s3_5054">, Vol.1-11-21 </span>
<span id="t6x_5054" class="t s2_5054">saving state on task, context switches</span><span id="t6y_5054" class="t s3_5054">, Vol.1-14-6 </span>
<span id="t6z_5054" class="t s2_5054">saving XMM register state on a procedure or function call</span><span id="t70_5054" class="t s3_5054">, Vol.1-11-23 </span>
<span id="t71_5054" class="t s2_5054">shuffle instructions</span><span id="t72_5054" class="t s3_5054">, Vol.1-10-9 </span>
<span id="t73_5054" class="t s2_5054">SIMD floating-point exception conditions</span><span id="t74_5054" class="t s3_5054">, Vol.1-11-14 </span>
<span id="t75_5054" class="t s2_5054">SIMD floating-point exception cross reference</span><span id="t76_5054" class="t s3_5054">, Vol.1-C-3 </span>
<span id="t77_5054" class="t s2_5054">SIMD Floating-point exception (#XM)</span><span id="t78_5054" class="t s3_5054">, Vol.3-6-53 </span>
<span id="t79_5054" class="t s2_5054">SIMD floating-point exception (#XM)</span><span id="t7a_5054" class="t s3_5054">, Vol.1-11-18 </span>
<span id="t7b_5054" class="t s2_5054">SIMD floating-point exceptions</span><span id="t7c_5054" class="t s3_5054">, Vol.1-11-13 </span>
<span id="t7d_5054" class="t s2_5054">SIMD floating-point mask and flag bits</span><span id="t7e_5054" class="t s3_5054">, Vol.1-10-4 </span>
<span id="t7f_5054" class="t s2_5054">SIMD floating-point rounding control field</span><span id="t7g_5054" class="t s3_5054">, Vol.1-10-4 </span>
<span id="t7h_5054" class="t s2_5054">SSE and SSE2 conversion instruction chart</span><span id="t7i_5054" class="t s3_5054">, Vol.1-11-9 </span>
<span id="t7j_5054" class="t s2_5054">SSE feature flag, CPUID instruction</span><span id="t7k_5054" class="t s3_5054">, Vol.1-11-20 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
