{
  "design": {
    "design_info": {
      "boundary_crc": "0x2B536FCCEE7FDDE2",
      "device": "xck26-sfvc784-2LV-c",
      "gen_directory": "../../../../project_1.gen/sources_1/bd/TaiLieu",
      "name": "multiply",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.1",
      "validated": "true"
    },
    "design_tree": {
      "mult_gen_0": ""
    },
    "ports": {
      "P_0": {
        "type": "data",
        "direction": "O",
        "left": "63",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": [
              "xilinx.com:interface:datatypes:1.0 {",
              "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum",
              "{} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format",
              "bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 64",
              "}"
            ],
            "value_src": "ip_prop"
          }
        }
      },
      "A_0": {
        "type": "data",
        "direction": "I",
        "left": "31",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "B_0": {
        "type": "data",
        "direction": "I",
        "left": "31",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "CLK_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "multiply_CLK_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "CE_0": {
        "type": "ce",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "mult_gen_0": {
        "vlnv": "xilinx.com:ip:mult_gen:12.0",
        "ip_revision": "21",
        "xci_name": "multiply_mult_gen_0_0",
        "xci_path": "ip\\multiply_mult_gen_0_0\\multiply_mult_gen_0_0.xci",
        "inst_hier_path": "mult_gen_0",
        "parameters": {
          "ClockEnable": {
            "value": "true"
          },
          "MultType": {
            "value": "Parallel_Multiplier"
          },
          "Multiplier_Construction": {
            "value": "Use_Mults"
          },
          "OptGoal": {
            "value": "Speed"
          },
          "PipeStages": {
            "value": "1"
          },
          "PortAType": {
            "value": "Signed"
          },
          "PortAWidth": {
            "value": "32"
          },
          "PortBType": {
            "value": "Signed"
          },
          "PortBWidth": {
            "value": "32"
          },
          "SyncClear": {
            "value": "false"
          }
        }
      }
    },
    "nets": {
      "A_0_1": {
        "ports": [
          "A_0",
          "mult_gen_0/A"
        ]
      },
      "B_0_1": {
        "ports": [
          "B_0",
          "mult_gen_0/B"
        ]
      },
      "CLK_0_1": {
        "ports": [
          "CLK_0",
          "mult_gen_0/CLK"
        ]
      },
      "mult_gen_0_P": {
        "ports": [
          "mult_gen_0/P",
          "P_0"
        ]
      }
    }
  }
}