{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590061562821 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590061562827 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 21 13:46:02 2020 " "Processing started: Thu May 21 13:46:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590061562827 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061562827 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ambilight_custom -c Ambilight_custom " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ambilight_custom -c Ambilight_custom" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061562827 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1590061563816 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1590061563817 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "ambilight_system.qsys " "Elaborating Qsys system entity \"ambilight_system.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061578101 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:23 Progress: Loading Ambilight/ambilight_system.qsys " "2020.05.21.13:46:23 Progress: Loading Ambilight/ambilight_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061583346 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:24 Progress: Reading input file " "2020.05.21.13:46:24 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061584147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:24 Progress: Adding AV_Config \[altera_up_avalon_audio_and_video_config 16.1\] " "2020.05.21.13:46:24 Progress: Adding AV_Config \[altera_up_avalon_audio_and_video_config 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061584286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:26 Progress: Parameterizing module AV_Config " "2020.05.21.13:46:26 Progress: Parameterizing module AV_Config" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061586053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:26 Progress: Adding Interval_Timer \[altera_avalon_timer 16.1\] " "2020.05.21.13:46:26 Progress: Adding Interval_Timer \[altera_avalon_timer 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061586056 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:26 Progress: Parameterizing module Interval_Timer " "2020.05.21.13:46:26 Progress: Parameterizing module Interval_Timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061586185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:26 Progress: Adding JTAG_UART \[altera_avalon_jtag_uart 16.1\] " "2020.05.21.13:46:26 Progress: Adding JTAG_UART \[altera_avalon_jtag_uart 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061586187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:26 Progress: Parameterizing module JTAG_UART " "2020.05.21.13:46:26 Progress: Parameterizing module JTAG_UART" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061586235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:26 Progress: Adding JTAG_to_FPGA_Bridge \[altera_jtag_avalon_master 16.1\] " "2020.05.21.13:46:26 Progress: Adding JTAG_to_FPGA_Bridge \[altera_jtag_avalon_master 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061586236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:26 Progress: Parameterizing module JTAG_to_FPGA_Bridge " "2020.05.21.13:46:26 Progress: Parameterizing module JTAG_to_FPGA_Bridge" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061586257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:26 Progress: Adding Nios2 \[altera_nios2_gen2 16.1\] " "2020.05.21.13:46:26 Progress: Adding Nios2 \[altera_nios2_gen2 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061586257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:26 Progress: Parameterizing module Nios2 " "2020.05.21.13:46:26 Progress: Parameterizing module Nios2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061586465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:26 Progress: Adding Nios2_Floating_Point \[altera_nios_custom_instr_floating_point 16.1\] " "2020.05.21.13:46:26 Progress: Adding Nios2_Floating_Point \[altera_nios_custom_instr_floating_point 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061586468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:26 Progress: Parameterizing module Nios2_Floating_Point " "2020.05.21.13:46:26 Progress: Parameterizing module Nios2_Floating_Point" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061586584 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:26 Progress: Adding Red_LEDs \[altera_up_avalon_parallel_port 16.1\] " "2020.05.21.13:46:26 Progress: Adding Red_LEDs \[altera_up_avalon_parallel_port 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061586584 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:26 Progress: Parameterizing module Red_LEDs " "2020.05.21.13:46:26 Progress: Parameterizing module Red_LEDs" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061586610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:26 Progress: Adding SDRAM \[altera_avalon_new_sdram_controller 16.1\] " "2020.05.21.13:46:26 Progress: Adding SDRAM \[altera_avalon_new_sdram_controller 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061586611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:26 Progress: Parameterizing module SDRAM " "2020.05.21.13:46:26 Progress: Parameterizing module SDRAM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061586651 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:26 Progress: Adding SRAM \[altera_up_avalon_sram 16.1\] " "2020.05.21.13:46:26 Progress: Adding SRAM \[altera_up_avalon_sram 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061586653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:26 Progress: Parameterizing module SRAM " "2020.05.21.13:46:26 Progress: Parameterizing module SRAM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061586681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:26 Progress: Adding Slider_Switches \[altera_up_avalon_parallel_port 16.1\] " "2020.05.21.13:46:26 Progress: Adding Slider_Switches \[altera_up_avalon_parallel_port 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061586684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:26 Progress: Parameterizing module Slider_Switches " "2020.05.21.13:46:26 Progress: Parameterizing module Slider_Switches" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061586685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:26 Progress: Adding Spi \[altera_avalon_spi 16.1\] " "2020.05.21.13:46:26 Progress: Adding Spi \[altera_avalon_spi 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061586686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:26 Progress: Parameterizing module Spi " "2020.05.21.13:46:26 Progress: Parameterizing module Spi" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061586716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:26 Progress: Adding SysID \[altera_avalon_sysid_qsys 16.1\] " "2020.05.21.13:46:26 Progress: Adding SysID \[altera_avalon_sysid_qsys 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061586717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:26 Progress: Parameterizing module SysID " "2020.05.21.13:46:26 Progress: Parameterizing module SysID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061586739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:26 Progress: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 16.1\] " "2020.05.21.13:46:26 Progress: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061586739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:26 Progress: Parameterizing module System_PLL " "2020.05.21.13:46:26 Progress: Parameterizing module System_PLL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061586797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:26 Progress: Adding Video_In_Subsystem \[Video_In_Subsystem 1.0\] " "2020.05.21.13:46:26 Progress: Adding Video_In_Subsystem \[Video_In_Subsystem 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061586798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:27 Progress: Reading input file " "2020.05.21.13:46:27 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061587076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:27 Progress: Adding Edge_Detection_Subsystem \[Edge_Detection_Subsystem 1.0\] " "2020.05.21.13:46:27 Progress: Adding Edge_Detection_Subsystem \[Edge_Detection_Subsystem 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061587078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:27 Progress: Reading input file " "2020.05.21.13:46:27 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061587332 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:27 Progress: Adding Chroma_Filter \[altera_up_avalon_video_chroma_resampler 16.1\] " "2020.05.21.13:46:27 Progress: Adding Chroma_Filter \[altera_up_avalon_video_chroma_resampler 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061587333 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:27 Progress: Parameterizing module Chroma_Filter " "2020.05.21.13:46:27 Progress: Parameterizing module Chroma_Filter" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061587745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:27 Progress: Adding Chroma_Upsampler \[altera_up_avalon_video_chroma_resampler 16.1\] " "2020.05.21.13:46:27 Progress: Adding Chroma_Upsampler \[altera_up_avalon_video_chroma_resampler 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061587746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:27 Progress: Parameterizing module Chroma_Upsampler " "2020.05.21.13:46:27 Progress: Parameterizing module Chroma_Upsampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061587747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:27 Progress: Adding Edge_Detection \[altera_up_avalon_video_edge_detection 16.1\] " "2020.05.21.13:46:27 Progress: Adding Edge_Detection \[altera_up_avalon_video_edge_detection 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061587747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:27 Progress: Parameterizing module Edge_Detection " "2020.05.21.13:46:27 Progress: Parameterizing module Edge_Detection" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061587768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:27 Progress: Adding Edge_Detection_Router_Controller \[altera_avalon_pio 16.1\] " "2020.05.21.13:46:27 Progress: Adding Edge_Detection_Router_Controller \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061587768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:27 Progress: Parameterizing module Edge_Detection_Router_Controller " "2020.05.21.13:46:27 Progress: Parameterizing module Edge_Detection_Router_Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061587786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:27 Progress: Adding Sys_Clk \[clock_source 16.1\] " "2020.05.21.13:46:27 Progress: Adding Sys_Clk \[clock_source 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061587786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:27 Progress: Parameterizing module Sys_Clk " "2020.05.21.13:46:27 Progress: Parameterizing module Sys_Clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061587954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:27 Progress: Adding Video_Stream_Merger \[altera_up_avalon_video_stream_router 16.1\] " "2020.05.21.13:46:27 Progress: Adding Video_Stream_Merger \[altera_up_avalon_video_stream_router 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061587957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:27 Progress: Parameterizing module Video_Stream_Merger " "2020.05.21.13:46:27 Progress: Parameterizing module Video_Stream_Merger" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061587969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:27 Progress: Adding Video_Stream_Splitter \[altera_up_avalon_video_stream_router 16.1\] " "2020.05.21.13:46:27 Progress: Adding Video_Stream_Splitter \[altera_up_avalon_video_stream_router 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061587969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:27 Progress: Parameterizing module Video_Stream_Splitter " "2020.05.21.13:46:27 Progress: Parameterizing module Video_Stream_Splitter" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061587969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:27 Progress: Building connections " "2020.05.21.13:46:27 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061587971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:28 Progress: Parameterizing connections " "2020.05.21.13:46:28 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061588014 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:28 Progress: Validating " "2020.05.21.13:46:28 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061588014 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:28 Progress: Done reading input file " "2020.05.21.13:46:28 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061588174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:28 Progress: Parameterizing module Edge_Detection_Subsystem " "2020.05.21.13:46:28 Progress: Parameterizing module Edge_Detection_Subsystem" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061588499 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:28 Progress: Adding Sys_Clk \[clock_source 16.1\] " "2020.05.21.13:46:28 Progress: Adding Sys_Clk \[clock_source 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061588500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:28 Progress: Parameterizing module Sys_Clk " "2020.05.21.13:46:28 Progress: Parameterizing module Sys_Clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061588500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:28 Progress: Adding Video_In \[altera_up_avalon_video_decoder 16.1\] " "2020.05.21.13:46:28 Progress: Adding Video_In \[altera_up_avalon_video_decoder 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061588501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:28 Progress: Parameterizing module Video_In " "2020.05.21.13:46:28 Progress: Parameterizing module Video_In" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061588519 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:28 Progress: Adding Video_In_CSC \[altera_up_avalon_video_csc 16.1\] " "2020.05.21.13:46:28 Progress: Adding Video_In_CSC \[altera_up_avalon_video_csc 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061588519 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:28 Progress: Parameterizing module Video_In_CSC " "2020.05.21.13:46:28 Progress: Parameterizing module Video_In_CSC" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061588548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:28 Progress: Adding Video_In_Chroma_Resampler \[altera_up_avalon_video_chroma_resampler 16.1\] " "2020.05.21.13:46:28 Progress: Adding Video_In_Chroma_Resampler \[altera_up_avalon_video_chroma_resampler 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061588548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:28 Progress: Parameterizing module Video_In_Chroma_Resampler " "2020.05.21.13:46:28 Progress: Parameterizing module Video_In_Chroma_Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061588549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:28 Progress: Adding Video_In_Clipper \[altera_up_avalon_video_clipper 16.1\] " "2020.05.21.13:46:28 Progress: Adding Video_In_Clipper \[altera_up_avalon_video_clipper 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061588550 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:28 Progress: Parameterizing module Video_In_Clipper " "2020.05.21.13:46:28 Progress: Parameterizing module Video_In_Clipper" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061588571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:28 Progress: Adding Video_In_DMA \[altera_up_avalon_video_dma_controller 16.1\] " "2020.05.21.13:46:28 Progress: Adding Video_In_DMA \[altera_up_avalon_video_dma_controller 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061588572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:28 Progress: Parameterizing module Video_In_DMA " "2020.05.21.13:46:28 Progress: Parameterizing module Video_In_DMA" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061588599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:28 Progress: Adding Video_In_RGB_Resampler \[altera_up_avalon_video_rgb_resampler 16.1\] " "2020.05.21.13:46:28 Progress: Adding Video_In_RGB_Resampler \[altera_up_avalon_video_rgb_resampler 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061588599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:28 Progress: Parameterizing module Video_In_RGB_Resampler " "2020.05.21.13:46:28 Progress: Parameterizing module Video_In_RGB_Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061588624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:28 Progress: Adding Video_In_Scaler \[altera_up_avalon_video_scaler 16.1\] " "2020.05.21.13:46:28 Progress: Adding Video_In_Scaler \[altera_up_avalon_video_scaler 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061588626 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:28 Progress: Parameterizing module Video_In_Scaler " "2020.05.21.13:46:28 Progress: Parameterizing module Video_In_Scaler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061588649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:28 Progress: Building connections " "2020.05.21.13:46:28 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061588649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:28 Progress: Parameterizing connections " "2020.05.21.13:46:28 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061588651 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:28 Progress: Validating " "2020.05.21.13:46:28 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061588654 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:28 Progress: Done reading input file " "2020.05.21.13:46:28 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061588736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:29 Progress: Parameterizing module Video_In_Subsystem " "2020.05.21.13:46:29 Progress: Parameterizing module Video_In_Subsystem" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061589360 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:29 Progress: Building connections " "2020.05.21.13:46:29 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061589360 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:29 Progress: Parameterizing connections " "2020.05.21.13:46:29 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061589517 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:29 Progress: Validating " "2020.05.21.13:46:29 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061589518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.21.13:46:31 Progress: Done reading input file " "2020.05.21.13:46:31 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061591144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ambilight_system.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Ambilight_system.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061593437 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ambilight_system.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Ambilight_system.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061593437 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ambilight_system.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Ambilight_system.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061593437 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ambilight_system.SysID: Time stamp will be automatically updated when this component is generated. " "Ambilight_system.SysID: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061593437 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ambilight_system.System_PLL: Refclk Freq: 50.0 " "Ambilight_system.System_PLL: Refclk Freq: 50.0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061593437 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ambilight_system.Video_In_Subsystem.Edge_Detection_Subsystem.Chroma_Filter: Chroma Resampling: 8 (bits) x 3 (planes) -> 8 (bits) x 1 (planes) " "Ambilight_system.Video_In_Subsystem.Edge_Detection_Subsystem.Chroma_Filter: Chroma Resampling: 8 (bits) x 3 (planes) -> 8 (bits) x 1 (planes)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061593449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ambilight_system.Video_In_Subsystem.Edge_Detection_Subsystem.Chroma_Upsampler: Chroma Resampling: 8 (bits) x 1 (planes) -> 8 (bits) x 3 (planes) " "Ambilight_system.Video_In_Subsystem.Edge_Detection_Subsystem.Chroma_Upsampler: Chroma Resampling: 8 (bits) x 1 (planes) -> 8 (bits) x 3 (planes)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061593449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ambilight_system.Video_In_Subsystem.Video_In: Video In Stream: Format: 720 x 244 (Odd Frames) or 720 x 243 (Even Frames) with Colour: 8 (bits) x 2 (planes) (YCrCb 4:2:2) " "Ambilight_system.Video_In_Subsystem.Video_In: Video In Stream: Format: 720 x 244 (Odd Frames) or 720 x 243 (Even Frames) with Colour: 8 (bits) x 2 (planes) (YCrCb 4:2:2)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061593450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ambilight_system.Video_In_Subsystem.Video_In_CSC: Colour Space Conversion: 8 (bits) x 3 (planes) (444 YCrCb) -> 8 (bits) x 3 (planes) (24-bit RGB) " "Ambilight_system.Video_In_Subsystem.Video_In_CSC: Colour Space Conversion: 8 (bits) x 3 (planes) (444 YCrCb) -> 8 (bits) x 3 (planes) (24-bit RGB)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061593450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ambilight_system.Video_In_Subsystem.Video_In_Chroma_Resampler: Chroma Resampling: 8 (bits) x 2 (planes) -> 8 (bits) x 3 (planes) " "Ambilight_system.Video_In_Subsystem.Video_In_Chroma_Resampler: Chroma Resampling: 8 (bits) x 2 (planes) -> 8 (bits) x 3 (planes)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061593452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ambilight_system.Video_In_Subsystem.Video_In_Clipper: Change in Resolution: 720 x 244 -> 640 x 240 " "Ambilight_system.Video_In_Subsystem.Video_In_Clipper: Change in Resolution: 720 x 244 -> 640 x 240" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061593452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ambilight_system.Video_In_Subsystem.Video_In_RGB_Resampler: RGB Resampling: 8 (bits) x 3 (planes) -> 16 (bits) x 1 (planes) " "Ambilight_system.Video_In_Subsystem.Video_In_RGB_Resampler: RGB Resampling: 8 (bits) x 3 (planes) -> 16 (bits) x 1 (planes)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061593452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ambilight_system.Video_In_Subsystem.Video_In_Scaler: Change in Resolution: 640 x 240 -> 320 x 240 " "Ambilight_system.Video_In_Subsystem.Video_In_Scaler: Change in Resolution: 640 x 240 -> 320 x 240" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061593452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ambilight_system: Generating ambilight_system \"ambilight_system\" for QUARTUS_SYNTH " "Ambilight_system: Generating ambilight_system \"ambilight_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061594599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AV_Config: Starting Generation of Audio and Video Config " "AV_Config: Starting Generation of Audio and Video Config" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061604230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AV_Config: \"ambilight_system\" instantiated altera_up_avalon_audio_and_video_config \"AV_Config\" " "AV_Config: \"ambilight_system\" instantiated altera_up_avalon_audio_and_video_config \"AV_Config\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061604355 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interval_Timer: Starting RTL generation for module 'ambilight_system_Interval_Timer' " "Interval_Timer: Starting RTL generation for module 'ambilight_system_Interval_Timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061604364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interval_Timer:   Generation command is \[exec C:/intelFPGA_lite/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=ambilight_system_Interval_Timer --dir=C:/Users/w1mja/AppData/Local/Temp/alt8403_2866511328079481195.dir/0002_Interval_Timer_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/w1mja/AppData/Local/Temp/alt8403_2866511328079481195.dir/0002_Interval_Timer_gen//ambilight_system_Interval_Timer_component_configuration.pl  --do_build_sim=0  \] " "Interval_Timer:   Generation command is \[exec C:/intelFPGA_lite/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=ambilight_system_Interval_Timer --dir=C:/Users/w1mja/AppData/Local/Temp/alt8403_2866511328079481195.dir/0002_Interval_Timer_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/w1mja/AppData/Local/Temp/alt8403_2866511328079481195.dir/0002_Interval_Timer_gen//ambilight_system_Interval_Timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061604364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interval_Timer: Done RTL generation for module 'ambilight_system_Interval_Timer' " "Interval_Timer: Done RTL generation for module 'ambilight_system_Interval_Timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061604629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interval_Timer: \"ambilight_system\" instantiated altera_avalon_timer \"Interval_Timer\" " "Interval_Timer: \"ambilight_system\" instantiated altera_avalon_timer \"Interval_Timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061604642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART: Starting RTL generation for module 'ambilight_system_JTAG_UART' " "JTAG_UART: Starting RTL generation for module 'ambilight_system_JTAG_UART'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061604649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=ambilight_system_JTAG_UART --dir=C:/Users/w1mja/AppData/Local/Temp/alt8403_2866511328079481195.dir/0003_JTAG_UART_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/w1mja/AppData/Local/Temp/alt8403_2866511328079481195.dir/0003_JTAG_UART_gen//ambilight_system_JTAG_UART_component_configuration.pl  --do_build_sim=0  \] " "JTAG_UART:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=ambilight_system_JTAG_UART --dir=C:/Users/w1mja/AppData/Local/Temp/alt8403_2866511328079481195.dir/0003_JTAG_UART_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/w1mja/AppData/Local/Temp/alt8403_2866511328079481195.dir/0003_JTAG_UART_gen//ambilight_system_JTAG_UART_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061604649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART: Done RTL generation for module 'ambilight_system_JTAG_UART' " "JTAG_UART: Done RTL generation for module 'ambilight_system_JTAG_UART'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061604953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART: \"ambilight_system\" instantiated altera_avalon_jtag_uart \"JTAG_UART\" " "JTAG_UART: \"ambilight_system\" instantiated altera_avalon_jtag_uart \"JTAG_UART\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061604967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_to_FPGA_Bridge: \"ambilight_system\" instantiated altera_jtag_avalon_master \"JTAG_to_FPGA_Bridge\" " "JTAG_to_FPGA_Bridge: \"ambilight_system\" instantiated altera_jtag_avalon_master \"JTAG_to_FPGA_Bridge\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061605657 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2: \"ambilight_system\" instantiated altera_nios2_gen2 \"Nios2\" " "Nios2: \"ambilight_system\" instantiated altera_nios2_gen2 \"Nios2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061606299 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: Starting RTL generation for module 'ambilight_system_SDRAM' " "SDRAM: Starting RTL generation for module 'ambilight_system_SDRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061606308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=ambilight_system_SDRAM --dir=C:/Users/w1mja/AppData/Local/Temp/alt8403_2866511328079481195.dir/0004_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/w1mja/AppData/Local/Temp/alt8403_2866511328079481195.dir/0004_SDRAM_gen//ambilight_system_SDRAM_component_configuration.pl  --do_build_sim=0  \] " "SDRAM:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=ambilight_system_SDRAM --dir=C:/Users/w1mja/AppData/Local/Temp/alt8403_2866511328079481195.dir/0004_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/w1mja/AppData/Local/Temp/alt8403_2866511328079481195.dir/0004_SDRAM_gen//ambilight_system_SDRAM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061606308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: Done RTL generation for module 'ambilight_system_SDRAM' " "SDRAM: Done RTL generation for module 'ambilight_system_SDRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061606748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: \"ambilight_system\" instantiated altera_avalon_new_sdram_controller \"SDRAM\" " "SDRAM: \"ambilight_system\" instantiated altera_avalon_new_sdram_controller \"SDRAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061606768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi: Starting RTL generation for module 'ambilight_system_Spi' " "Spi: Starting RTL generation for module 'ambilight_system_Spi'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061606776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=ambilight_system_Spi --dir=C:/Users/w1mja/AppData/Local/Temp/alt8403_2866511328079481195.dir/0005_Spi_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/w1mja/AppData/Local/Temp/alt8403_2866511328079481195.dir/0005_Spi_gen//ambilight_system_Spi_component_configuration.pl  --do_build_sim=0  \] " "Spi:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=ambilight_system_Spi --dir=C:/Users/w1mja/AppData/Local/Temp/alt8403_2866511328079481195.dir/0005_Spi_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/w1mja/AppData/Local/Temp/alt8403_2866511328079481195.dir/0005_Spi_gen//ambilight_system_Spi_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061606776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi: Done RTL generation for module 'ambilight_system_Spi' " "Spi: Done RTL generation for module 'ambilight_system_Spi'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061607114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi: \"ambilight_system\" instantiated altera_avalon_spi \"Spi\" " "Spi: \"ambilight_system\" instantiated altera_avalon_spi \"Spi\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061607127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SysID: \"ambilight_system\" instantiated altera_avalon_sysid_qsys \"SysID\" " "SysID: \"ambilight_system\" instantiated altera_avalon_sysid_qsys \"SysID\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061607132 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System_PLL: \"ambilight_system\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\" " "System_PLL: \"ambilight_system\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061607644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Subsystem: \"ambilight_system\" instantiated Video_In_Subsystem \"Video_In_Subsystem\" " "Video_In_Subsystem: \"ambilight_system\" instantiated Video_In_Subsystem \"Video_In_Subsystem\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061608777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061614023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061614445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061614788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061615236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061615686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061616023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061616365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061616668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061616979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"ambilight_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"ambilight_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061620229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"ambilight_system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"ambilight_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061620238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"ambilight_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"ambilight_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061620243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_phy_embedded_in_jtag_master: \"JTAG_to_FPGA_Bridge\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\" " "Jtag_phy_embedded_in_jtag_master: \"JTAG_to_FPGA_Bridge\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061620251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adt: \"JTAG_to_FPGA_Bridge\" instantiated timing_adapter \"timing_adt\" " "Timing_adt: \"JTAG_to_FPGA_Bridge\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061620266 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_sc_fifo \"fifo\" " "Fifo: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061620269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_st_bytes_to_packets \"b2p\" " "B2p: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061620273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_st_packets_to_bytes \"p2b\" " "P2b: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061620275 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Transacto: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_packets_to_master \"transacto\" " "Transacto: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061620276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p_adapter: \"JTAG_to_FPGA_Bridge\" instantiated channel_adapter \"b2p_adapter\" " "B2p_adapter: \"JTAG_to_FPGA_Bridge\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061620281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b_adapter: \"JTAG_to_FPGA_Bridge\" instantiated channel_adapter \"p2b_adapter\" " "P2b_adapter: \"JTAG_to_FPGA_Bridge\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061620287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'ambilight_system_Nios2_cpu' " "Cpu: Starting RTL generation for module 'ambilight_system_Nios2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061620300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=ambilight_system_Nios2_cpu --dir=C:/Users/w1mja/AppData/Local/Temp/alt8403_2866511328079481195.dir/0017_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/16.1/quartus/bin64/ --verilog --config=C:/Users/w1mja/AppData/Local/Temp/alt8403_2866511328079481195.dir/0017_cpu_gen//ambilight_system_Nios2_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=ambilight_system_Nios2_cpu --dir=C:/Users/w1mja/AppData/Local/Temp/alt8403_2866511328079481195.dir/0017_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/16.1/quartus/bin64/ --verilog --config=C:/Users/w1mja/AppData/Local/Temp/alt8403_2866511328079481195.dir/0017_cpu_gen//ambilight_system_Nios2_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061620300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.21 13:47:00 (*) Starting Nios II generation " "Cpu: # 2020.05.21 13:47:00 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061623674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.21 13:47:00 (*)   Checking for plaintext license. " "Cpu: # 2020.05.21 13:47:00 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061623674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.21 13:47:01 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64/ " "Cpu: # 2020.05.21 13:47:01 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061623674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.21 13:47:01 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2020.05.21 13:47:01 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061623674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.21 13:47:01 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2020.05.21 13:47:01 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061623675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.21 13:47:01 (*)   Plaintext license not found. " "Cpu: # 2020.05.21 13:47:01 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061623675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.21 13:47:01 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2020.05.21 13:47:01 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061623675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.21 13:47:01 (*)   Elaborating CPU configuration settings " "Cpu: # 2020.05.21 13:47:01 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061623675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.21 13:47:01 (*)   Creating all objects for CPU " "Cpu: # 2020.05.21 13:47:01 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061623675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.21 13:47:02 (*)   Generating RTL from CPU objects " "Cpu: # 2020.05.21 13:47:02 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061623676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.21 13:47:02 (*)   Creating plain-text RTL " "Cpu: # 2020.05.21 13:47:02 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061623676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.21 13:47:03 (*) Done Nios II generation " "Cpu: # 2020.05.21 13:47:03 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061623676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'ambilight_system_Nios2_cpu' " "Cpu: Done RTL generation for module 'ambilight_system_Nios2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061623676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"Nios2\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"Nios2\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061623688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pll: \"System_PLL\" instantiated altera_up_altpll \"sys_pll\" " "Sys_pll: \"System_PLL\" instantiated altera_up_altpll \"sys_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061623692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061623693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Edge_Detection_Subsystem: \"Video_In_Subsystem\" instantiated Edge_Detection_Subsystem \"Edge_Detection_Subsystem\" " "Edge_Detection_Subsystem: \"Video_In_Subsystem\" instantiated Edge_Detection_Subsystem \"Edge_Detection_Subsystem\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061624242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In: Starting Generation of Video In Decoder " "Video_In: Starting Generation of Video In Decoder" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061624247 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_decoder \"Video_In\" " "Video_In: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_decoder \"Video_In\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061624276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_CSC: Starting Generation of Colour Space Converter " "Video_In_CSC: Starting Generation of Colour Space Converter" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061624279 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_CSC: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_csc \"Video_In_CSC\" " "Video_In_CSC: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_csc \"Video_In_CSC\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061624300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Chroma_Resampler: Starting Generation of Chroma Resampler " "Video_In_Chroma_Resampler: Starting Generation of Chroma Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061624302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Chroma_Resampler: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_chroma_resampler \"Video_In_Chroma_Resampler\" " "Video_In_Chroma_Resampler: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_chroma_resampler \"Video_In_Chroma_Resampler\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061624324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Clipper: Starting generation of the video clipper " "Video_In_Clipper: Starting generation of the video clipper" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061624326 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Clipper: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_clipper \"Video_In_Clipper\" " "Video_In_Clipper: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_clipper \"Video_In_Clipper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061624358 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_DMA: Starting Generation of Video DMA Controller " "Video_In_DMA: Starting Generation of Video DMA Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061624360 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_DMA: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_dma_controller \"Video_In_DMA\" " "Video_In_DMA: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_dma_controller \"Video_In_DMA\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061624408 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_RGB_Resampler: Starting Generation of Video RGB Resampler " "Video_In_RGB_Resampler: Starting Generation of Video RGB Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061624410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_RGB_Resampler: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_rgb_resampler \"Video_In_RGB_Resampler\" " "Video_In_RGB_Resampler: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_rgb_resampler \"Video_In_RGB_Resampler\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061624433 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Scaler: Starting Generation of Video Scaler " "Video_In_Scaler: Starting Generation of Video Scaler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061624437 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Scaler: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_scaler \"Video_In_Scaler\" " "Video_In_Scaler: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_scaler \"Video_In_Scaler\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061624455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"Nios2_data_master_translator\" " "Nios2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"Nios2_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061624460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AV_Config_avalon_av_config_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"AV_Config_avalon_av_config_slave_translator\" " "AV_Config_avalon_av_config_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"AV_Config_avalon_av_config_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061624462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"Nios2_data_master_agent\" " "Nios2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"Nios2_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061624464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AV_Config_avalon_av_config_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"AV_Config_avalon_av_config_slave_agent\" " "AV_Config_avalon_av_config_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"AV_Config_avalon_av_config_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061624465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061624490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061624510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061624532 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061624543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061624557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\" " "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061624564 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\" " "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061624575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_to_FPGA_Bridge_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"JTAG_to_FPGA_Bridge_master_limiter\" " "JTAG_to_FPGA_Bridge_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"JTAG_to_FPGA_Bridge_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061624577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_sc_fifo.v " "Reusing file D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061624592 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061624593 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061624597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061624606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061624609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\" " "Cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061624616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061624636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_005\" " "Cmd_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061624662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061624675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_005\" " "Rsp_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061624680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061624711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061624712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061624750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061624754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061624767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061624768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\" " "Rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061624790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061624791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Subsystem_video_in_dma_master_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"Video_In_Subsystem_video_in_dma_master_rsp_width_adapter\" " "Video_In_Subsystem_video_in_dma_master_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"Video_In_Subsystem_video_in_dma_master_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061624799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061624815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061625380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Chroma_Filter: Starting Generation of Chroma Resampler " "Chroma_Filter: Starting Generation of Chroma Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061625383 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Chroma_Filter: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_chroma_resampler \"Chroma_Filter\" " "Chroma_Filter: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_chroma_resampler \"Chroma_Filter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061625406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Chroma_Upsampler: Starting Generation of Chroma Resampler " "Chroma_Upsampler: Starting Generation of Chroma Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061625407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Chroma_Upsampler: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_chroma_resampler \"Chroma_Upsampler\" " "Chroma_Upsampler: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_chroma_resampler \"Chroma_Upsampler\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061625425 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Edge_Detection: Starting Generation of Video In Edge Detection " "Edge_Detection: Starting Generation of Video In Edge Detection" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061625427 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Edge_Detection: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_edge_detection \"Edge_Detection\" " "Edge_Detection: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_edge_detection \"Edge_Detection\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061625458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Edge_Detection_Router_Controller: Starting RTL generation for module 'ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller' " "Edge_Detection_Router_Controller: Starting RTL generation for module 'ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061625463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Edge_Detection_Router_Controller:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller --dir=C:/Users/w1mja/AppData/Local/Temp/alt8403_2866511328079481195.dir/0054_Edge_Detection_Router_Controller_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/w1mja/AppData/Local/Temp/alt8403_2866511328079481195.dir/0054_Edge_Detection_Router_Controller_gen//ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller_component_configuration.pl  --do_build_sim=0  \] " "Edge_Detection_Router_Controller:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller --dir=C:/Users/w1mja/AppData/Local/Temp/alt8403_2866511328079481195.dir/0054_Edge_Detection_Router_Controller_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/w1mja/AppData/Local/Temp/alt8403_2866511328079481195.dir/0054_Edge_Detection_Router_Controller_gen//ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061625463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Edge_Detection_Router_Controller: Done RTL generation for module 'ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller' " "Edge_Detection_Router_Controller: Done RTL generation for module 'ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061625659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Edge_Detection_Router_Controller: \"Edge_Detection_Subsystem\" instantiated altera_avalon_pio \"Edge_Detection_Router_Controller\" " "Edge_Detection_Router_Controller: \"Edge_Detection_Subsystem\" instantiated altera_avalon_pio \"Edge_Detection_Router_Controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061625663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_Stream_Merger: Starting Generation of Video In Stream Router " "Video_Stream_Merger: Starting Generation of Video In Stream Router" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061625664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_Stream_Merger: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_stream_router \"Video_Stream_Merger\" " "Video_Stream_Merger: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_stream_router \"Video_Stream_Merger\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061625688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_Stream_Splitter: Starting Generation of Video In Stream Router " "Video_Stream_Splitter: Starting Generation of Video In Stream Router" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061625692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_Stream_Splitter: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_stream_router \"Video_Stream_Splitter\" " "Video_Stream_Splitter: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_stream_router \"Video_Stream_Splitter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061625719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061625728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ambilight_system: Done \"ambilight_system\" with 65 modules, 123 files " "Ambilight_system: Done \"ambilight_system\" with 65 modules, 123 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061625729 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "ambilight_system.qsys " "Finished elaborating Qsys system entity \"ambilight_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061627496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ambilight_custom_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ambilight_custom_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ambilight_custom_top-rtl " "Found design unit 1: Ambilight_custom_top-rtl" {  } { { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061628822 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ambilight_custom_top " "Found entity 1: Ambilight_custom_top" {  } { { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061628822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061628822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/ambilight_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/ambilight_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system " "Found entity 1: ambilight_system" {  } { { "db/ip/ambilight_system/ambilight_system.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/ambilight_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061628844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061628844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/ambilight_system/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "db/ip/ambilight_system/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061628862 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "db/ip/ambilight_system/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061628862 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "db/ip/ambilight_system/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061628862 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "db/ip/ambilight_system/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061628862 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "db/ip/ambilight_system/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061628862 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "db/ip/ambilight_system/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061628862 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "db/ip/ambilight_system/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061628862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061628862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/ambilight_system/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061628864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061628864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "db/ip/ambilight_system/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061628874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061628874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/ambilight_system/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061628882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061628882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "db/ip/ambilight_system/submodules/altera_avalon_st_idle_inserter.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061628887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061628887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "db/ip/ambilight_system/submodules/altera_avalon_st_idle_remover.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061628890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061628890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "db/ip/ambilight_system/submodules/altera_avalon_st_jtag_interface.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061628892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061628892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "db/ip/ambilight_system/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061628899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061628899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/ambilight_system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061628903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061628903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/ambilight_system/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061628905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061628905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/ambilight_system/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "db/ip/ambilight_system/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061628914 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "db/ip/ambilight_system/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061628914 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "db/ip/ambilight_system/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061628914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061628914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "db/ip/ambilight_system/submodules/altera_jtag_sld_node.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061628916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061628916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "db/ip/ambilight_system/submodules/altera_jtag_streaming.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061628928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061628928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/ambilight_system/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061628936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061628936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ambilight_system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/ambilight_system/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061628937 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/ambilight_system/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061628937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061628937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/ambilight_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061628939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061628939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/ambilight_system/submodules/altera_merlin_master_agent.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061628947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061628947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/ambilight_system/submodules/altera_merlin_master_translator.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061628964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061628964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ambilight_system/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/ambilight_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061628973 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/ambilight_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061628973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061628973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/ambilight_system/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061628987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061628987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/ambilight_system/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061628996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061628996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/ambilight_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/ambilight_system/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/ambilight_system/submodules/altera_reset_controller.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/ambilight_system/submodules/altera_reset_synchronizer.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/ambilight_system/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_up_rgb_to_ycrcb_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_up_rgb_to_ycrcb_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_RGB_to_YCrCb_converter " "Found entity 1: altera_up_RGB_to_YCrCb_converter" {  } { { "db/ip/ambilight_system/submodules/altera_up_rgb_to_ycrcb_converter.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_rgb_to_ycrcb_converter.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_up_ycrcb_to_rgb_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_up_ycrcb_to_rgb_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_YCrCb_to_RGB_converter " "Found entity 1: altera_up_YCrCb_to_RGB_converter" {  } { { "db/ip/ambilight_system/submodules/altera_up_ycrcb_to_rgb_converter.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_ycrcb_to_rgb_converter.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "db/ip/ambilight_system/submodules/altera_up_altpll.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629069 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(51) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "db/ip/ambilight_system/submodules/altera_up_av_config_auto_init.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_av_config_auto_init.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061629072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_up_av_config_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "db/ip/ambilight_system/submodules/altera_up_av_config_auto_init.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_av_config_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_up_av_config_auto_init_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "db/ip/ambilight_system/submodules/altera_up_av_config_auto_init_d5m.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_av_config_auto_init_d5m.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_up_av_config_auto_init_dc2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "db/ip/ambilight_system/submodules/altera_up_av_config_auto_init_dc2.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_av_config_auto_init_dc2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_up_av_config_auto_init_lcm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "db/ip/ambilight_system/submodules/altera_up_av_config_auto_init_lcm.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_av_config_auto_init_lcm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_up_av_config_auto_init_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "db/ip/ambilight_system/submodules/altera_up_av_config_auto_init_ltm.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_av_config_auto_init_ltm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "db/ip/ambilight_system/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "db/ip/ambilight_system/submodules/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_av_config_auto_init_ob_adv7181.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "db/ip/ambilight_system/submodules/altera_up_av_config_auto_init_ob_audio.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_av_config_auto_init_ob_audio.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de1_soc " "Found entity 1: altera_up_av_config_auto_init_ob_de1_soc" {  } { { "db/ip/ambilight_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "db/ip/ambilight_system/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_up_av_config_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "db/ip/ambilight_system/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_av_config_serial_bus_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "db/ip/ambilight_system/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_up_edge_detection_data_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_up_edge_detection_data_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_data_shift_register " "Found entity 1: altera_up_edge_detection_data_shift_register" {  } { { "db/ip/ambilight_system/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_edge_detection_data_shift_register.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_gaussian_smoothing_filter " "Found entity 1: altera_up_edge_detection_gaussian_smoothing_filter" {  } { { "db/ip/ambilight_system/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_up_edge_detection_hysteresis.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_up_edge_detection_hysteresis.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_hysteresis " "Found entity 1: altera_up_edge_detection_hysteresis" {  } { { "db/ip/ambilight_system/submodules/altera_up_edge_detection_hysteresis.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_edge_detection_hysteresis.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_up_edge_detection_nonmaximum_suppression.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_up_edge_detection_nonmaximum_suppression.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_nonmaximum_suppression " "Found entity 1: altera_up_edge_detection_nonmaximum_suppression" {  } { { "db/ip/ambilight_system/submodules/altera_up_edge_detection_nonmaximum_suppression.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_edge_detection_nonmaximum_suppression.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_up_edge_detection_pixel_info_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_up_edge_detection_pixel_info_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_pixel_info_shift_register " "Found entity 1: altera_up_edge_detection_pixel_info_shift_register" {  } { { "db/ip/ambilight_system/submodules/altera_up_edge_detection_pixel_info_shift_register.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_edge_detection_pixel_info_shift_register.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_up_edge_detection_sobel_operator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_up_edge_detection_sobel_operator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_sobel_operator " "Found entity 1: altera_up_edge_detection_sobel_operator" {  } { { "db/ip/ambilight_system/submodules/altera_up_edge_detection_sobel_operator.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_edge_detection_sobel_operator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "db/ip/ambilight_system/submodules/altera_up_slow_clock_generator.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_up_video_camera_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_up_video_camera_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_camera_decoder " "Found entity 1: altera_up_video_camera_decoder" {  } { { "db/ip/ambilight_system/submodules/altera_up_video_camera_decoder.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_video_camera_decoder.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_up_video_clipper_add.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_up_video_clipper_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_add " "Found entity 1: altera_up_video_clipper_add" {  } { { "db/ip/ambilight_system/submodules/altera_up_video_clipper_add.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_video_clipper_add.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_up_video_clipper_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_up_video_clipper_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_counters " "Found entity 1: altera_up_video_clipper_counters" {  } { { "db/ip/ambilight_system/submodules/altera_up_video_clipper_counters.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_video_clipper_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_up_video_clipper_drop.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_up_video_clipper_drop.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_drop " "Found entity 1: altera_up_video_clipper_drop" {  } { { "db/ip/ambilight_system/submodules/altera_up_video_clipper_drop.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_video_clipper_drop.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_up_video_decoder_add_endofpacket.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_up_video_decoder_add_endofpacket.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_decoder_add_endofpacket " "Found entity 1: altera_up_video_decoder_add_endofpacket" {  } { { "db/ip/ambilight_system/submodules/altera_up_video_decoder_add_endofpacket.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_video_decoder_add_endofpacket.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_up_video_dma_control_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_up_video_dma_control_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_control_slave " "Found entity 1: altera_up_video_dma_control_slave" {  } { { "db/ip/ambilight_system/submodules/altera_up_video_dma_control_slave.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_video_dma_control_slave.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_up_video_dma_to_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_up_video_dma_to_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_memory " "Found entity 1: altera_up_video_dma_to_memory" {  } { { "db/ip/ambilight_system/submodules/altera_up_video_dma_to_memory.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_video_dma_to_memory.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629190 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_video_dma_to_stream.v(274) " "Verilog HDL Module Instantiation warning at altera_up_video_dma_to_stream.v(274): ignored dangling comma in List of Port Connections" {  } { { "db/ip/ambilight_system/submodules/altera_up_video_dma_to_stream.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1590061629196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_up_video_dma_to_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_up_video_dma_to_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_stream " "Found entity 1: altera_up_video_dma_to_stream" {  } { { "db/ip/ambilight_system/submodules/altera_up_video_dma_to_stream.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_video_dma_to_stream.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_up_video_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_up_video_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dual_clock_fifo " "Found entity 1: altera_up_video_dual_clock_fifo" {  } { { "db/ip/ambilight_system/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_video_dual_clock_fifo.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_up_video_itu_656_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_up_video_itu_656_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_itu_656_decoder " "Found entity 1: altera_up_video_itu_656_decoder" {  } { { "db/ip/ambilight_system/submodules/altera_up_video_itu_656_decoder.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_video_itu_656_decoder.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629202 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_video_scaler_multiply_height.v(291) " "Verilog HDL Module Instantiation warning at altera_up_video_scaler_multiply_height.v(291): ignored dangling comma in List of Port Connections" {  } { { "db/ip/ambilight_system/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1590061629209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "db/ip/ambilight_system/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_video_scaler_multiply_height.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "db/ip/ambilight_system/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_video_scaler_multiply_width.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "db/ip/ambilight_system/submodules/altera_up_video_scaler_shrink.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_video_scaler_shrink.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_AV_Config " "Found entity 1: ambilight_system_AV_Config" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_av_config.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_av_config.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_interval_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_interval_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_Interval_Timer " "Found entity 1: ambilight_system_Interval_Timer" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_interval_timer.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_interval_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_JTAG_UART_sim_scfifo_w " "Found entity 1: ambilight_system_JTAG_UART_sim_scfifo_w" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629236 ""} { "Info" "ISGN_ENTITY_NAME" "2 ambilight_system_JTAG_UART_scfifo_w " "Found entity 2: ambilight_system_JTAG_UART_scfifo_w" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629236 ""} { "Info" "ISGN_ENTITY_NAME" "3 ambilight_system_JTAG_UART_sim_scfifo_r " "Found entity 3: ambilight_system_JTAG_UART_sim_scfifo_r" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629236 ""} { "Info" "ISGN_ENTITY_NAME" "4 ambilight_system_JTAG_UART_scfifo_r " "Found entity 4: ambilight_system_JTAG_UART_scfifo_r" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629236 ""} { "Info" "ISGN_ENTITY_NAME" "5 ambilight_system_JTAG_UART " "Found entity 5: ambilight_system_JTAG_UART" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_JTAG_to_FPGA_Bridge " "Found entity 1: ambilight_system_JTAG_to_FPGA_Bridge" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_JTAG_to_FPGA_Bridge_b2p_adapter " "Found entity 1: ambilight_system_JTAG_to_FPGA_Bridge_b2p_adapter" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge_b2p_adapter.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_JTAG_to_FPGA_Bridge_p2b_adapter " "Found entity 1: ambilight_system_JTAG_to_FPGA_Bridge_p2b_adapter" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge_p2b_adapter.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_JTAG_to_FPGA_Bridge_timing_adt " "Found entity 1: ambilight_system_JTAG_to_FPGA_Bridge_timing_adt" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge_timing_adt.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_Nios2 " "Found entity 1: ambilight_system_Nios2" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_Nios2_cpu_register_bank_a_module " "Found entity 1: ambilight_system_Nios2_cpu_register_bank_a_module" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629296 ""} { "Info" "ISGN_ENTITY_NAME" "2 ambilight_system_Nios2_cpu_register_bank_b_module " "Found entity 2: ambilight_system_Nios2_cpu_register_bank_b_module" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629296 ""} { "Info" "ISGN_ENTITY_NAME" "3 ambilight_system_Nios2_cpu_nios2_oci_debug " "Found entity 3: ambilight_system_Nios2_cpu_nios2_oci_debug" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629296 ""} { "Info" "ISGN_ENTITY_NAME" "4 ambilight_system_Nios2_cpu_nios2_oci_break " "Found entity 4: ambilight_system_Nios2_cpu_nios2_oci_break" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629296 ""} { "Info" "ISGN_ENTITY_NAME" "5 ambilight_system_Nios2_cpu_nios2_oci_xbrk " "Found entity 5: ambilight_system_Nios2_cpu_nios2_oci_xbrk" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629296 ""} { "Info" "ISGN_ENTITY_NAME" "6 ambilight_system_Nios2_cpu_nios2_oci_dbrk " "Found entity 6: ambilight_system_Nios2_cpu_nios2_oci_dbrk" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629296 ""} { "Info" "ISGN_ENTITY_NAME" "7 ambilight_system_Nios2_cpu_nios2_oci_itrace " "Found entity 7: ambilight_system_Nios2_cpu_nios2_oci_itrace" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629296 ""} { "Info" "ISGN_ENTITY_NAME" "8 ambilight_system_Nios2_cpu_nios2_oci_td_mode " "Found entity 8: ambilight_system_Nios2_cpu_nios2_oci_td_mode" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629296 ""} { "Info" "ISGN_ENTITY_NAME" "9 ambilight_system_Nios2_cpu_nios2_oci_dtrace " "Found entity 9: ambilight_system_Nios2_cpu_nios2_oci_dtrace" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629296 ""} { "Info" "ISGN_ENTITY_NAME" "10 ambilight_system_Nios2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: ambilight_system_Nios2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629296 ""} { "Info" "ISGN_ENTITY_NAME" "11 ambilight_system_Nios2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: ambilight_system_Nios2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629296 ""} { "Info" "ISGN_ENTITY_NAME" "12 ambilight_system_Nios2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: ambilight_system_Nios2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629296 ""} { "Info" "ISGN_ENTITY_NAME" "13 ambilight_system_Nios2_cpu_nios2_oci_fifo " "Found entity 13: ambilight_system_Nios2_cpu_nios2_oci_fifo" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629296 ""} { "Info" "ISGN_ENTITY_NAME" "14 ambilight_system_Nios2_cpu_nios2_oci_pib " "Found entity 14: ambilight_system_Nios2_cpu_nios2_oci_pib" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629296 ""} { "Info" "ISGN_ENTITY_NAME" "15 ambilight_system_Nios2_cpu_nios2_oci_im " "Found entity 15: ambilight_system_Nios2_cpu_nios2_oci_im" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629296 ""} { "Info" "ISGN_ENTITY_NAME" "16 ambilight_system_Nios2_cpu_nios2_performance_monitors " "Found entity 16: ambilight_system_Nios2_cpu_nios2_performance_monitors" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629296 ""} { "Info" "ISGN_ENTITY_NAME" "17 ambilight_system_Nios2_cpu_nios2_avalon_reg " "Found entity 17: ambilight_system_Nios2_cpu_nios2_avalon_reg" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629296 ""} { "Info" "ISGN_ENTITY_NAME" "18 ambilight_system_Nios2_cpu_ociram_sp_ram_module " "Found entity 18: ambilight_system_Nios2_cpu_ociram_sp_ram_module" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629296 ""} { "Info" "ISGN_ENTITY_NAME" "19 ambilight_system_Nios2_cpu_nios2_ocimem " "Found entity 19: ambilight_system_Nios2_cpu_nios2_ocimem" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629296 ""} { "Info" "ISGN_ENTITY_NAME" "20 ambilight_system_Nios2_cpu_nios2_oci " "Found entity 20: ambilight_system_Nios2_cpu_nios2_oci" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629296 ""} { "Info" "ISGN_ENTITY_NAME" "21 ambilight_system_Nios2_cpu " "Found entity 21: ambilight_system_Nios2_cpu" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_Nios2_cpu_debug_slave_sysclk " "Found entity 1: ambilight_system_Nios2_cpu_debug_slave_sysclk" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_debug_slave_sysclk.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_Nios2_cpu_debug_slave_tck " "Found entity 1: ambilight_system_Nios2_cpu_debug_slave_tck" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_debug_slave_tck.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_Nios2_cpu_debug_slave_wrapper " "Found entity 1: ambilight_system_Nios2_cpu_debug_slave_wrapper" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_debug_slave_wrapper.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_Nios2_cpu_test_bench " "Found entity 1: ambilight_system_Nios2_cpu_test_bench" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_test_bench.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_SDRAM_input_efifo_module " "Found entity 1: ambilight_system_SDRAM_input_efifo_module" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629343 ""} { "Info" "ISGN_ENTITY_NAME" "2 ambilight_system_SDRAM " "Found entity 2: ambilight_system_SDRAM" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629343 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ambilight_system_sdram_test_component.v(238) " "Verilog HDL warning at ambilight_system_sdram_test_component.v(238): extended using \"x\" or \"z\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram_test_component.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram_test_component.v" 238 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1590061629354 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ambilight_system_sdram_test_component.v(239) " "Verilog HDL warning at ambilight_system_sdram_test_component.v(239): extended using \"x\" or \"z\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram_test_component.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram_test_component.v" 239 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1590061629354 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ambilight_system_sdram_test_component.v(240) " "Verilog HDL warning at ambilight_system_sdram_test_component.v(240): extended using \"x\" or \"z\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram_test_component.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram_test_component.v" 240 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1590061629354 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ambilight_system_sdram_test_component.v(241) " "Verilog HDL warning at ambilight_system_sdram_test_component.v(241): extended using \"x\" or \"z\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram_test_component.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram_test_component.v" 241 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1590061629354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_SDRAM_test_component_ram_module " "Found entity 1: ambilight_system_SDRAM_test_component_ram_module" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram_test_component.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629355 ""} { "Info" "ISGN_ENTITY_NAME" "2 ambilight_system_SDRAM_test_component " "Found entity 2: ambilight_system_SDRAM_test_component" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram_test_component.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_Spi " "Found entity 1: ambilight_system_Spi" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_spi.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_spi.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_SysID " "Found entity 1: ambilight_system_SysID" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sysid.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_system_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_System_PLL " "Found entity 1: ambilight_system_System_PLL" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_system_pll.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_system_pll.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_Video_In_Subsystem " "Found entity 1: ambilight_system_Video_In_Subsystem" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem " "Found entity 1: ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_chroma_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_chroma_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter " "Found entity 1: ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_chroma_filter.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_chroma_filter.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_chroma_upsampler.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_chroma_upsampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Upsampler " "Found entity 1: ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Upsampler" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_chroma_upsampler.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_chroma_upsampler.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection " "Found entity 1: ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection_router_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection_router_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller " "Found entity 1: ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection_router_controller.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection_router_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_video_stream_merger.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_video_stream_merger.v" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Merger " "Found entity 1: ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Merger" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_video_stream_merger.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_video_stream_merger.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_video_stream_splitter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_video_stream_splitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Splitter " "Found entity 1: ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Splitter" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_video_stream_splitter.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_video_stream_splitter.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_Video_In_Subsystem_Video_In " "Found entity 1: ambilight_system_Video_In_Subsystem_Video_In" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in_csc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in_csc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_Video_In_Subsystem_Video_In_CSC " "Found entity 1: ambilight_system_Video_In_Subsystem_Video_In_CSC" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in_csc.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in_csc.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in_chroma_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in_chroma_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_Video_In_Subsystem_Video_In_Chroma_Resampler " "Found entity 1: ambilight_system_Video_In_Subsystem_Video_In_Chroma_Resampler" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in_chroma_resampler.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in_chroma_resampler.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in_clipper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in_clipper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_Video_In_Subsystem_Video_In_Clipper " "Found entity 1: ambilight_system_Video_In_Subsystem_Video_In_Clipper" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in_clipper.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in_clipper.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_Video_In_Subsystem_Video_In_DMA " "Found entity 1: ambilight_system_Video_In_Subsystem_Video_In_DMA" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in_dma.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in_dma.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_Video_In_Subsystem_Video_In_RGB_Resampler " "Found entity 1: ambilight_system_Video_In_Subsystem_Video_In_RGB_Resampler" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in_rgb_resampler.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in_rgb_resampler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_Video_In_Subsystem_Video_In_Scaler " "Found entity 1: ambilight_system_Video_In_Subsystem_Video_In_Scaler" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in_scaler.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in_scaler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_irq_mapper " "Found entity 1: ambilight_system_irq_mapper" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_irq_mapper.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_mm_interconnect_0 " "Found entity 1: ambilight_system_mm_interconnect_0" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: ambilight_system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: ambilight_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_mm_interconnect_0_cmd_demux " "Found entity 1: ambilight_system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: ambilight_system_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_mm_interconnect_0_cmd_demux_002 " "Found entity 1: ambilight_system_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_demux_002.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_mm_interconnect_0_cmd_demux_003 " "Found entity 1: ambilight_system_mm_interconnect_0_cmd_demux_003" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_demux_003.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_mm_interconnect_0_cmd_mux " "Found entity 1: ambilight_system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_mm_interconnect_0_cmd_mux_005 " "Found entity 1: ambilight_system_mm_interconnect_0_cmd_mux_005" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_mux_005.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629548 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ambilight_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at ambilight_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1590061629562 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ambilight_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at ambilight_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1590061629562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_mm_interconnect_0_router_default_decode " "Found entity 1: ambilight_system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629564 ""} { "Info" "ISGN_ENTITY_NAME" "2 ambilight_system_mm_interconnect_0_router " "Found entity 2: ambilight_system_mm_interconnect_0_router" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629564 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ambilight_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at ambilight_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_001.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1590061629574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ambilight_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at ambilight_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_001.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1590061629574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: ambilight_system_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_001.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629575 ""} { "Info" "ISGN_ENTITY_NAME" "2 ambilight_system_mm_interconnect_0_router_001 " "Found entity 2: ambilight_system_mm_interconnect_0_router_001" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_001.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629575 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ambilight_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at ambilight_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_002.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1590061629584 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ambilight_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at ambilight_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_002.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1590061629584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: ambilight_system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_002.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629586 ""} { "Info" "ISGN_ENTITY_NAME" "2 ambilight_system_mm_interconnect_0_router_002 " "Found entity 2: ambilight_system_mm_interconnect_0_router_002" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_002.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629586 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ambilight_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at ambilight_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_003.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1590061629588 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ambilight_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at ambilight_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_003.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1590061629588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: ambilight_system_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_003.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629588 ""} { "Info" "ISGN_ENTITY_NAME" "2 ambilight_system_mm_interconnect_0_router_003 " "Found entity 2: ambilight_system_mm_interconnect_0_router_003" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_003.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629588 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ambilight_system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at ambilight_system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_004.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1590061629590 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ambilight_system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at ambilight_system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_004.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1590061629590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_mm_interconnect_0_router_004_default_decode " "Found entity 1: ambilight_system_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_004.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629590 ""} { "Info" "ISGN_ENTITY_NAME" "2 ambilight_system_mm_interconnect_0_router_004 " "Found entity 2: ambilight_system_mm_interconnect_0_router_004" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_004.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629590 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ambilight_system_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at ambilight_system_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_007.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1590061629592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ambilight_system_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at ambilight_system_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_007.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1590061629592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_mm_interconnect_0_router_007_default_decode " "Found entity 1: ambilight_system_mm_interconnect_0_router_007_default_decode" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_007.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629593 ""} { "Info" "ISGN_ENTITY_NAME" "2 ambilight_system_mm_interconnect_0_router_007 " "Found entity 2: ambilight_system_mm_interconnect_0_router_007" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_007.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629593 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ambilight_system_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at ambilight_system_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_009.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1590061629594 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ambilight_system_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at ambilight_system_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_009.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1590061629594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_mm_interconnect_0_router_009_default_decode " "Found entity 1: ambilight_system_mm_interconnect_0_router_009_default_decode" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_009.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629595 ""} { "Info" "ISGN_ENTITY_NAME" "2 ambilight_system_mm_interconnect_0_router_009 " "Found entity 2: ambilight_system_mm_interconnect_0_router_009" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_009.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_mm_interconnect_0_rsp_demux_005 " "Found entity 1: ambilight_system_mm_interconnect_0_rsp_demux_005" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_rsp_demux_005.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_mm_interconnect_0_rsp_mux " "Found entity 1: ambilight_system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: ambilight_system_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_mm_interconnect_0_rsp_mux_002 " "Found entity 1: ambilight_system_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_rsp_mux_002.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_mm_interconnect_0_rsp_mux_003 " "Found entity 1: ambilight_system_mm_interconnect_0_rsp_mux_003" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_rsp_mux_003.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_rsp_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061629641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061629641 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ambilight_system_sdram.v(318) " "Verilog HDL or VHDL warning at ambilight_system_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1590061629674 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ambilight_system_sdram.v(328) " "Verilog HDL or VHDL warning at ambilight_system_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1590061629674 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ambilight_system_sdram.v(338) " "Verilog HDL or VHDL warning at ambilight_system_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1590061629674 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ambilight_system_sdram.v(682) " "Verilog HDL or VHDL warning at ambilight_system_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1590061629676 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ambilight_system_spi.v(402) " "Verilog HDL or VHDL warning at ambilight_system_spi.v(402): conditional expression evaluates to a constant" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_spi.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_spi.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1590061629677 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Ambilight_custom_top " "Elaborating entity \"Ambilight_custom_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1590061629841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system ambilight_system:amb " "Elaborating entity \"ambilight_system\" for hierarchy \"ambilight_system:amb\"" {  } { { "Ambilight_custom_top.vhd" "amb" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061629888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_AV_Config ambilight_system:amb\|ambilight_system_AV_Config:av_config " "Elaborating entity \"ambilight_system_AV_Config\" for hierarchy \"ambilight_system:amb\|ambilight_system_AV_Config:av_config\"" {  } { { "db/ip/ambilight_system/ambilight_system.v" "av_config" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/ambilight_system.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061629937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init ambilight_system:amb\|ambilight_system_AV_Config:av_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init " "Elaborating entity \"altera_up_av_config_auto_init\" for hierarchy \"ambilight_system:amb\|ambilight_system_AV_Config:av_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_av_config.v" "AV_Config_Auto_Init" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_av_config.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061629976 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_up_av_config_auto_init.v(137) " "Verilog HDL assignment warning at altera_up_av_config_auto_init.v(137): truncated value with size 32 to match size of target (6)" {  } { { "db/ip/ambilight_system/submodules/altera_up_av_config_auto_init.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_av_config_auto_init.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590061629977 "|Ambilight_custom_top|ambilight_system:amb|ambilight_system_AV_Config:av_config|altera_up_av_config_auto_init:AV_Config_Auto_Init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_de2_115 ambilight_system:amb\|ambilight_system_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_de2_115\" for hierarchy \"ambilight_system:amb\|ambilight_system_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_av_config.v" "Auto_Init_OB_Devices_ROM" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_av_config.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061629996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_audio ambilight_system:amb\|ambilight_system_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_audio\" for hierarchy \"ambilight_system:amb\|ambilight_system_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM\"" {  } { { "db/ip/ambilight_system/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "Auto_Init_Audio_ROM" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061630009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_adv7180 ambilight_system:amb\|ambilight_system_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_adv7180\" for hierarchy \"ambilight_system:amb\|ambilight_system_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\"" {  } { { "db/ip/ambilight_system/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "Auto_Init_Video_ROM" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061630027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_serial_bus_controller ambilight_system:amb\|ambilight_system_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_av_config_serial_bus_controller\" for hierarchy \"ambilight_system:amb\|ambilight_system_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_av_config.v" "Serial_Bus_Controller" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_av_config.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061630058 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_av_config_serial_bus_controller.v(241) " "Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(241): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/ambilight_system/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_av_config_serial_bus_controller.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590061630060 "|Ambilight_custom_top|ambilight_system:amb|ambilight_system_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_slow_clock_generator ambilight_system:amb\|ambilight_system_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_slow_clock_generator\" for hierarchy \"ambilight_system:amb\|ambilight_system_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "db/ip/ambilight_system/submodules/altera_up_av_config_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_av_config_serial_bus_controller.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061630088 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_slow_clock_generator.v(109) " "Verilog HDL assignment warning at altera_up_slow_clock_generator.v(109): truncated value with size 32 to match size of target (11)" {  } { { "db/ip/ambilight_system/submodules/altera_up_slow_clock_generator.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_slow_clock_generator.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590061630088 "|Ambilight_custom_top|ambilight_system:amb|ambilight_system_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Interval_Timer ambilight_system:amb\|ambilight_system_Interval_Timer:interval_timer " "Elaborating entity \"ambilight_system_Interval_Timer\" for hierarchy \"ambilight_system:amb\|ambilight_system_Interval_Timer:interval_timer\"" {  } { { "db/ip/ambilight_system/ambilight_system.v" "interval_timer" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/ambilight_system.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061630113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_JTAG_UART ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart " "Elaborating entity \"ambilight_system_JTAG_UART\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\"" {  } { { "db/ip/ambilight_system/ambilight_system.v" "jtag_uart" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/ambilight_system.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061630160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_JTAG_UART_scfifo_w ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|ambilight_system_JTAG_UART_scfifo_w:the_ambilight_system_JTAG_UART_scfifo_w " "Elaborating entity \"ambilight_system_JTAG_UART_scfifo_w\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|ambilight_system_JTAG_UART_scfifo_w:the_ambilight_system_JTAG_UART_scfifo_w\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" "the_ambilight_system_JTAG_UART_scfifo_w" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061630194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|ambilight_system_JTAG_UART_scfifo_w:the_ambilight_system_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|ambilight_system_JTAG_UART_scfifo_w:the_ambilight_system_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" "wfifo" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061630596 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|ambilight_system_JTAG_UART_scfifo_w:the_ambilight_system_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|ambilight_system_JTAG_UART_scfifo_w:the_ambilight_system_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061630610 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|ambilight_system_JTAG_UART_scfifo_w:the_ambilight_system_JTAG_UART_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|ambilight_system_JTAG_UART_scfifo_w:the_ambilight_system_JTAG_UART_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061630611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061630611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061630611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061630611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061630611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061630611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061630611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061630611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061630611 ""}  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590061630611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061630691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061630691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|ambilight_system_JTAG_UART_scfifo_w:the_ambilight_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|ambilight_system_JTAG_UART_scfifo_w:the_ambilight_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061630692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061630730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061630730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|ambilight_system_JTAG_UART_scfifo_w:the_ambilight_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|ambilight_system_JTAG_UART_scfifo_w:the_ambilight_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061630731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061630777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061630777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|ambilight_system_JTAG_UART_scfifo_w:the_ambilight_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|ambilight_system_JTAG_UART_scfifo_w:the_ambilight_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061630778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061630879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061630879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|ambilight_system_JTAG_UART_scfifo_w:the_ambilight_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|ambilight_system_JTAG_UART_scfifo_w:the_ambilight_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061630881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061630972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061630972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|ambilight_system_JTAG_UART_scfifo_w:the_ambilight_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|ambilight_system_JTAG_UART_scfifo_w:the_ambilight_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061630973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061631054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061631054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|ambilight_system_JTAG_UART_scfifo_w:the_ambilight_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|ambilight_system_JTAG_UART_scfifo_w:the_ambilight_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061631055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_JTAG_UART_scfifo_r ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|ambilight_system_JTAG_UART_scfifo_r:the_ambilight_system_JTAG_UART_scfifo_r " "Elaborating entity \"ambilight_system_JTAG_UART_scfifo_r\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|ambilight_system_JTAG_UART_scfifo_r:the_ambilight_system_JTAG_UART_scfifo_r\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" "the_ambilight_system_JTAG_UART_scfifo_r" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061631097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:ambilight_system_JTAG_UART_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:ambilight_system_JTAG_UART_alt_jtag_atlantic\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" "ambilight_system_JTAG_UART_alt_jtag_atlantic" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061631493 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:ambilight_system_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:ambilight_system_JTAG_UART_alt_jtag_atlantic\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061631555 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:ambilight_system_JTAG_UART_alt_jtag_atlantic " "Instantiated megafunction \"ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:ambilight_system_JTAG_UART_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061631555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061631555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061631555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061631555 ""}  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590061631555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:ambilight_system_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:ambilight_system_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061631693 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:ambilight_system_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:ambilight_system_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:ambilight_system_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:ambilight_system_JTAG_UART_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061631715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:ambilight_system_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:ambilight_system_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061631743 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:ambilight_system_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:ambilight_system_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:ambilight_system_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:ambilight_system_JTAG_UART_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061631768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_JTAG_to_FPGA_Bridge ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge " "Elaborating entity \"ambilight_system_JTAG_to_FPGA_Bridge\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\"" {  } { { "db/ip/ambilight_system/ambilight_system.v" "jtag_to_fpga_bridge" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/ambilight_system.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061631772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge.v" "jtag_phy_embedded_in_jtag_master" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061631792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "db/ip/ambilight_system/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061631809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/ambilight_system/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061631858 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/ambilight_system/submodules/altera_jtag_sld_node.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061631871 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061631872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061631872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061631872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061631872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061631872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061631872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061631872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061631872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061631872 ""}  } { { "db/ip/ambilight_system/submodules/altera_jtag_sld_node.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590061631872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061631873 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/ambilight_system/submodules/altera_jtag_sld_node.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061631890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061632004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061632168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "db/ip/ambilight_system/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061632225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/ambilight_system/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061632265 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/ambilight_system/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061632281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061632281 ""}  } { { "db/ip/ambilight_system/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590061632281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "db/ip/ambilight_system/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061632284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/ambilight_system/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061632350 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/ambilight_system/submodules/altera_jtag_streaming.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061632369 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061632369 ""}  } { { "db/ip/ambilight_system/submodules/altera_jtag_streaming.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590061632369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "db/ip/ambilight_system/submodules/altera_jtag_streaming.v" "idle_remover" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061632371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "db/ip/ambilight_system/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061632389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "db/ip/ambilight_system/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061632403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/ambilight_system/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061632430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "db/ip/ambilight_system/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061632448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "db/ip/ambilight_system/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061632469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "db/ip/ambilight_system/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061632484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "db/ip/ambilight_system/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061632501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_JTAG_to_FPGA_Bridge_timing_adt ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|ambilight_system_JTAG_to_FPGA_Bridge_timing_adt:timing_adt " "Elaborating entity \"ambilight_system_JTAG_to_FPGA_Bridge_timing_adt\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|ambilight_system_JTAG_to_FPGA_Bridge_timing_adt:timing_adt\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge.v" "timing_adt" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061632522 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready ambilight_system_jtag_to_fpga_bridge_timing_adt.sv(82) " "Verilog HDL or VHDL warning at ambilight_system_jtag_to_fpga_bridge_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge_timing_adt.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1590061632523 "|Ambilight_custom_top|ambilight_system:amb|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|ambilight_system_JTAG_to_FPGA_Bridge_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge.v" "fifo" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061632538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge.v" "b2p" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061632566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge.v" "p2b" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061632584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge.v" "transacto" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061632607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "db/ip/ambilight_system/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061632629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_JTAG_to_FPGA_Bridge_b2p_adapter ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|ambilight_system_JTAG_to_FPGA_Bridge_b2p_adapter:b2p_adapter " "Elaborating entity \"ambilight_system_JTAG_to_FPGA_Bridge_b2p_adapter\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|ambilight_system_JTAG_to_FPGA_Bridge_b2p_adapter:b2p_adapter\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge.v" "b2p_adapter" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061632689 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel ambilight_system_jtag_to_fpga_bridge_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at ambilight_system_jtag_to_fpga_bridge_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge_b2p_adapter.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1590061632689 "|Ambilight_custom_top|ambilight_system:amb|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|ambilight_system_JTAG_to_FPGA_Bridge_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 ambilight_system_jtag_to_fpga_bridge_b2p_adapter.sv(90) " "Verilog HDL assignment warning at ambilight_system_jtag_to_fpga_bridge_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge_b2p_adapter.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590061632689 "|Ambilight_custom_top|ambilight_system:amb|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|ambilight_system_JTAG_to_FPGA_Bridge_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_JTAG_to_FPGA_Bridge_p2b_adapter ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|ambilight_system_JTAG_to_FPGA_Bridge_p2b_adapter:p2b_adapter " "Elaborating entity \"ambilight_system_JTAG_to_FPGA_Bridge_p2b_adapter\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|ambilight_system_JTAG_to_FPGA_Bridge_p2b_adapter:p2b_adapter\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge.v" "p2b_adapter" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061632703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge.v" "rst_controller" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061632721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/ambilight_system/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061632738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/ambilight_system/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061632758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Nios2 ambilight_system:amb\|ambilight_system_Nios2:nios2 " "Elaborating entity \"ambilight_system_Nios2\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\"" {  } { { "db/ip/ambilight_system/ambilight_system.v" "nios2" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/ambilight_system.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061632771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Nios2_cpu ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu " "Elaborating entity \"ambilight_system_Nios2_cpu\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2.v" "cpu" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061632791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Nios2_cpu_test_bench ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_test_bench:the_ambilight_system_Nios2_cpu_test_bench " "Elaborating entity \"ambilight_system_Nios2_cpu_test_bench\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_test_bench:the_ambilight_system_Nios2_cpu_test_bench\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "the_ambilight_system_Nios2_cpu_test_bench" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061632920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Nios2_cpu_register_bank_a_module ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_register_bank_a_module:ambilight_system_Nios2_cpu_register_bank_a " "Elaborating entity \"ambilight_system_Nios2_cpu_register_bank_a_module\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_register_bank_a_module:ambilight_system_Nios2_cpu_register_bank_a\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "ambilight_system_Nios2_cpu_register_bank_a" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061632942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_register_bank_a_module:ambilight_system_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_register_bank_a_module:ambilight_system_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "the_altsyncram" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061633063 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_register_bank_a_module:ambilight_system_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_register_bank_a_module:ambilight_system_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061633081 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_register_bank_a_module:ambilight_system_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_register_bank_a_module:ambilight_system_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061633081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061633081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061633081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061633081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061633081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061633081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061633081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061633081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061633081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061633081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061633081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061633081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061633081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061633081 ""}  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590061633081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061633131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061633131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_register_bank_a_module:ambilight_system_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_register_bank_a_module:ambilight_system_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061633132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Nios2_cpu_register_bank_b_module ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_register_bank_b_module:ambilight_system_Nios2_cpu_register_bank_b " "Elaborating entity \"ambilight_system_Nios2_cpu_register_bank_b_module\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_register_bank_b_module:ambilight_system_Nios2_cpu_register_bank_b\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "ambilight_system_Nios2_cpu_register_bank_b" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061633164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Nios2_cpu_nios2_oci ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci " "Elaborating entity \"ambilight_system_Nios2_cpu_nios2_oci\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "the_ambilight_system_Nios2_cpu_nios2_oci" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061633220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Nios2_cpu_nios2_oci_debug ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_debug:the_ambilight_system_Nios2_cpu_nios2_oci_debug " "Elaborating entity \"ambilight_system_Nios2_cpu_nios2_oci_debug\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_debug:the_ambilight_system_Nios2_cpu_nios2_oci_debug\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "the_ambilight_system_Nios2_cpu_nios2_oci_debug" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061633258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_debug:the_ambilight_system_Nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_debug:the_ambilight_system_Nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "the_altera_std_synchronizer" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061633277 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_debug:the_ambilight_system_Nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_debug:the_ambilight_system_Nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061633293 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_debug:the_ambilight_system_Nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_debug:the_ambilight_system_Nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061633293 ""}  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590061633293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Nios2_cpu_nios2_oci_break ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_break:the_ambilight_system_Nios2_cpu_nios2_oci_break " "Elaborating entity \"ambilight_system_Nios2_cpu_nios2_oci_break\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_break:the_ambilight_system_Nios2_cpu_nios2_oci_break\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "the_ambilight_system_Nios2_cpu_nios2_oci_break" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061633294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Nios2_cpu_nios2_oci_xbrk ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_xbrk:the_ambilight_system_Nios2_cpu_nios2_oci_xbrk " "Elaborating entity \"ambilight_system_Nios2_cpu_nios2_oci_xbrk\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_xbrk:the_ambilight_system_Nios2_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "the_ambilight_system_Nios2_cpu_nios2_oci_xbrk" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061633357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Nios2_cpu_nios2_oci_dbrk ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_dbrk:the_ambilight_system_Nios2_cpu_nios2_oci_dbrk " "Elaborating entity \"ambilight_system_Nios2_cpu_nios2_oci_dbrk\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_dbrk:the_ambilight_system_Nios2_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "the_ambilight_system_Nios2_cpu_nios2_oci_dbrk" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061633373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Nios2_cpu_nios2_oci_itrace ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_itrace:the_ambilight_system_Nios2_cpu_nios2_oci_itrace " "Elaborating entity \"ambilight_system_Nios2_cpu_nios2_oci_itrace\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_itrace:the_ambilight_system_Nios2_cpu_nios2_oci_itrace\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "the_ambilight_system_Nios2_cpu_nios2_oci_itrace" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061633394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Nios2_cpu_nios2_oci_dtrace ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_dtrace:the_ambilight_system_Nios2_cpu_nios2_oci_dtrace " "Elaborating entity \"ambilight_system_Nios2_cpu_nios2_oci_dtrace\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_dtrace:the_ambilight_system_Nios2_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "the_ambilight_system_Nios2_cpu_nios2_oci_dtrace" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061633411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Nios2_cpu_nios2_oci_td_mode ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_dtrace:the_ambilight_system_Nios2_cpu_nios2_oci_dtrace\|ambilight_system_Nios2_cpu_nios2_oci_td_mode:ambilight_system_Nios2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"ambilight_system_Nios2_cpu_nios2_oci_td_mode\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_dtrace:the_ambilight_system_Nios2_cpu_nios2_oci_dtrace\|ambilight_system_Nios2_cpu_nios2_oci_td_mode:ambilight_system_Nios2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "ambilight_system_Nios2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061633491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Nios2_cpu_nios2_oci_fifo ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_fifo:the_ambilight_system_Nios2_cpu_nios2_oci_fifo " "Elaborating entity \"ambilight_system_Nios2_cpu_nios2_oci_fifo\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_fifo:the_ambilight_system_Nios2_cpu_nios2_oci_fifo\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "the_ambilight_system_Nios2_cpu_nios2_oci_fifo" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061633505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Nios2_cpu_nios2_oci_compute_input_tm_cnt ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_fifo:the_ambilight_system_Nios2_cpu_nios2_oci_fifo\|ambilight_system_Nios2_cpu_nios2_oci_compute_input_tm_cnt:the_ambilight_system_Nios2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"ambilight_system_Nios2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_fifo:the_ambilight_system_Nios2_cpu_nios2_oci_fifo\|ambilight_system_Nios2_cpu_nios2_oci_compute_input_tm_cnt:the_ambilight_system_Nios2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "the_ambilight_system_Nios2_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061633555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Nios2_cpu_nios2_oci_fifo_wrptr_inc ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_fifo:the_ambilight_system_Nios2_cpu_nios2_oci_fifo\|ambilight_system_Nios2_cpu_nios2_oci_fifo_wrptr_inc:the_ambilight_system_Nios2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"ambilight_system_Nios2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_fifo:the_ambilight_system_Nios2_cpu_nios2_oci_fifo\|ambilight_system_Nios2_cpu_nios2_oci_fifo_wrptr_inc:the_ambilight_system_Nios2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "the_ambilight_system_Nios2_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061633570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Nios2_cpu_nios2_oci_fifo_cnt_inc ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_fifo:the_ambilight_system_Nios2_cpu_nios2_oci_fifo\|ambilight_system_Nios2_cpu_nios2_oci_fifo_cnt_inc:the_ambilight_system_Nios2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"ambilight_system_Nios2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_fifo:the_ambilight_system_Nios2_cpu_nios2_oci_fifo\|ambilight_system_Nios2_cpu_nios2_oci_fifo_cnt_inc:the_ambilight_system_Nios2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "the_ambilight_system_Nios2_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061633590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Nios2_cpu_nios2_oci_pib ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_pib:the_ambilight_system_Nios2_cpu_nios2_oci_pib " "Elaborating entity \"ambilight_system_Nios2_cpu_nios2_oci_pib\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_pib:the_ambilight_system_Nios2_cpu_nios2_oci_pib\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "the_ambilight_system_Nios2_cpu_nios2_oci_pib" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061633604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Nios2_cpu_nios2_oci_im ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_im:the_ambilight_system_Nios2_cpu_nios2_oci_im " "Elaborating entity \"ambilight_system_Nios2_cpu_nios2_oci_im\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_im:the_ambilight_system_Nios2_cpu_nios2_oci_im\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "the_ambilight_system_Nios2_cpu_nios2_oci_im" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061633617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Nios2_cpu_nios2_avalon_reg ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_avalon_reg:the_ambilight_system_Nios2_cpu_nios2_avalon_reg " "Elaborating entity \"ambilight_system_Nios2_cpu_nios2_avalon_reg\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_avalon_reg:the_ambilight_system_Nios2_cpu_nios2_avalon_reg\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "the_ambilight_system_Nios2_cpu_nios2_avalon_reg" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061633630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Nios2_cpu_nios2_ocimem ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_ocimem:the_ambilight_system_Nios2_cpu_nios2_ocimem " "Elaborating entity \"ambilight_system_Nios2_cpu_nios2_ocimem\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_ocimem:the_ambilight_system_Nios2_cpu_nios2_ocimem\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "the_ambilight_system_Nios2_cpu_nios2_ocimem" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061633647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Nios2_cpu_ociram_sp_ram_module ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_ocimem:the_ambilight_system_Nios2_cpu_nios2_ocimem\|ambilight_system_Nios2_cpu_ociram_sp_ram_module:ambilight_system_Nios2_cpu_ociram_sp_ram " "Elaborating entity \"ambilight_system_Nios2_cpu_ociram_sp_ram_module\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_ocimem:the_ambilight_system_Nios2_cpu_nios2_ocimem\|ambilight_system_Nios2_cpu_ociram_sp_ram_module:ambilight_system_Nios2_cpu_ociram_sp_ram\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "ambilight_system_Nios2_cpu_ociram_sp_ram" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061633675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_ocimem:the_ambilight_system_Nios2_cpu_nios2_ocimem\|ambilight_system_Nios2_cpu_ociram_sp_ram_module:ambilight_system_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_ocimem:the_ambilight_system_Nios2_cpu_nios2_ocimem\|ambilight_system_Nios2_cpu_ociram_sp_ram_module:ambilight_system_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "the_altsyncram" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061633707 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_ocimem:the_ambilight_system_Nios2_cpu_nios2_ocimem\|ambilight_system_Nios2_cpu_ociram_sp_ram_module:ambilight_system_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_ocimem:the_ambilight_system_Nios2_cpu_nios2_ocimem\|ambilight_system_Nios2_cpu_ociram_sp_ram_module:ambilight_system_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061633727 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_ocimem:the_ambilight_system_Nios2_cpu_nios2_ocimem\|ambilight_system_Nios2_cpu_ociram_sp_ram_module:ambilight_system_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_ocimem:the_ambilight_system_Nios2_cpu_nios2_ocimem\|ambilight_system_Nios2_cpu_ociram_sp_ram_module:ambilight_system_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061633727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061633727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061633727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061633727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061633727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061633727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061633727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061633727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061633727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061633727 ""}  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590061633727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061633773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061633773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_ocimem:the_ambilight_system_Nios2_cpu_nios2_ocimem\|ambilight_system_Nios2_cpu_ociram_sp_ram_module:ambilight_system_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_ocimem:the_ambilight_system_Nios2_cpu_nios2_ocimem\|ambilight_system_Nios2_cpu_ociram_sp_ram_module:ambilight_system_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061633774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Nios2_cpu_debug_slave_wrapper ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_debug_slave_wrapper:the_ambilight_system_Nios2_cpu_debug_slave_wrapper " "Elaborating entity \"ambilight_system_Nios2_cpu_debug_slave_wrapper\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_debug_slave_wrapper:the_ambilight_system_Nios2_cpu_debug_slave_wrapper\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "the_ambilight_system_Nios2_cpu_debug_slave_wrapper" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061633803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Nios2_cpu_debug_slave_tck ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_debug_slave_wrapper:the_ambilight_system_Nios2_cpu_debug_slave_wrapper\|ambilight_system_Nios2_cpu_debug_slave_tck:the_ambilight_system_Nios2_cpu_debug_slave_tck " "Elaborating entity \"ambilight_system_Nios2_cpu_debug_slave_tck\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_debug_slave_wrapper:the_ambilight_system_Nios2_cpu_debug_slave_wrapper\|ambilight_system_Nios2_cpu_debug_slave_tck:the_ambilight_system_Nios2_cpu_debug_slave_tck\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_debug_slave_wrapper.v" "the_ambilight_system_Nios2_cpu_debug_slave_tck" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061633820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Nios2_cpu_debug_slave_sysclk ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_debug_slave_wrapper:the_ambilight_system_Nios2_cpu_debug_slave_wrapper\|ambilight_system_Nios2_cpu_debug_slave_sysclk:the_ambilight_system_Nios2_cpu_debug_slave_sysclk " "Elaborating entity \"ambilight_system_Nios2_cpu_debug_slave_sysclk\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_debug_slave_wrapper:the_ambilight_system_Nios2_cpu_debug_slave_wrapper\|ambilight_system_Nios2_cpu_debug_slave_sysclk:the_ambilight_system_Nios2_cpu_debug_slave_sysclk\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_debug_slave_wrapper.v" "the_ambilight_system_Nios2_cpu_debug_slave_sysclk" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061633882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_debug_slave_wrapper:the_ambilight_system_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ambilight_system_Nios2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_debug_slave_wrapper:the_ambilight_system_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ambilight_system_Nios2_cpu_debug_slave_phy\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_debug_slave_wrapper.v" "ambilight_system_Nios2_cpu_debug_slave_phy" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061633940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_debug_slave_wrapper:the_ambilight_system_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ambilight_system_Nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_debug_slave_wrapper:the_ambilight_system_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ambilight_system_Nios2_cpu_debug_slave_phy\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_debug_slave_wrapper.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061633958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_debug_slave_wrapper:the_ambilight_system_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ambilight_system_Nios2_cpu_debug_slave_phy " "Instantiated megafunction \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_debug_slave_wrapper:the_ambilight_system_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ambilight_system_Nios2_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061633958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061633958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061633958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061633958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061633958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061633958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061633958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061633958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061633958 ""}  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_debug_slave_wrapper.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590061633958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_debug_slave_wrapper:the_ambilight_system_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ambilight_system_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_debug_slave_wrapper:the_ambilight_system_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ambilight_system_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061633960 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_debug_slave_wrapper:the_ambilight_system_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ambilight_system_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_debug_slave_wrapper:the_ambilight_system_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ambilight_system_Nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_debug_slave_wrapper:the_ambilight_system_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ambilight_system_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_debug_slave_wrapper:the_ambilight_system_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ambilight_system_Nios2_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_debug_slave_wrapper.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061633974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_debug_slave_wrapper:the_ambilight_system_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ambilight_system_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_debug_slave_wrapper:the_ambilight_system_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ambilight_system_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061633976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_debug_slave_wrapper:the_ambilight_system_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ambilight_system_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_debug_slave_wrapper:the_ambilight_system_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ambilight_system_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061633994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_SDRAM ambilight_system:amb\|ambilight_system_SDRAM:sdram " "Elaborating entity \"ambilight_system_SDRAM\" for hierarchy \"ambilight_system:amb\|ambilight_system_SDRAM:sdram\"" {  } { { "db/ip/ambilight_system/ambilight_system.v" "sdram" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/ambilight_system.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061634011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_SDRAM_input_efifo_module ambilight_system:amb\|ambilight_system_SDRAM:sdram\|ambilight_system_SDRAM_input_efifo_module:the_ambilight_system_SDRAM_input_efifo_module " "Elaborating entity \"ambilight_system_SDRAM_input_efifo_module\" for hierarchy \"ambilight_system:amb\|ambilight_system_SDRAM:sdram\|ambilight_system_SDRAM_input_efifo_module:the_ambilight_system_SDRAM_input_efifo_module\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "the_ambilight_system_SDRAM_input_efifo_module" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061634137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Spi ambilight_system:amb\|ambilight_system_Spi:spi " "Elaborating entity \"ambilight_system_Spi\" for hierarchy \"ambilight_system:amb\|ambilight_system_Spi:spi\"" {  } { { "db/ip/ambilight_system/ambilight_system.v" "spi" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/ambilight_system.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061634170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_SysID ambilight_system:amb\|ambilight_system_SysID:sysid " "Elaborating entity \"ambilight_system_SysID\" for hierarchy \"ambilight_system:amb\|ambilight_system_SysID:sysid\"" {  } { { "db/ip/ambilight_system/ambilight_system.v" "sysid" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/ambilight_system.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061634201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_System_PLL ambilight_system:amb\|ambilight_system_System_PLL:system_pll " "Elaborating entity \"ambilight_system_System_PLL\" for hierarchy \"ambilight_system:amb\|ambilight_system_System_PLL:system_pll\"" {  } { { "db/ip/ambilight_system/ambilight_system.v" "system_pll" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/ambilight_system.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061634230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll ambilight_system:amb\|ambilight_system_System_PLL:system_pll\|altera_up_altpll:sys_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"ambilight_system:amb\|ambilight_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_system_pll.v" "sys_pll" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_system_pll.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061634247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ambilight_system:amb\|ambilight_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"ambilight_system:amb\|ambilight_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "db/ip/ambilight_system/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061634365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ambilight_system:amb\|ambilight_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"ambilight_system:amb\|ambilight_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "db/ip/ambilight_system/submodules/altera_up_altpll.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061634391 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ambilight_system:amb\|ambilight_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"ambilight_system:amb\|ambilight_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634392 ""}  } { { "db/ip/ambilight_system/submodules/altera_up_altpll.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590061634392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_3lb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_3lb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_3lb2 " "Found entity 1: altpll_3lb2" {  } { { "db/altpll_3lb2.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/altpll_3lb2.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061634442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061634442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_3lb2 ambilight_system:amb\|ambilight_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated " "Elaborating entity \"altpll_3lb2\" for hierarchy \"ambilight_system:amb\|ambilight_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061634445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal ambilight_system:amb\|ambilight_system_System_PLL:system_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"ambilight_system:amb\|ambilight_system_System_PLL:system_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_system_pll.v" "reset_from_locked" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_system_pll.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061634479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Video_In_Subsystem ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem " "Elaborating entity \"ambilight_system_Video_In_Subsystem\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\"" {  } { { "db/ip/ambilight_system/ambilight_system.v" "video_in_subsystem" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/ambilight_system.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061634491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem " "Elaborating entity \"ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem.v" "edge_detection_subsystem" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061634514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter:chroma_filter " "Elaborating entity \"ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter:chroma_filter\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem.v" "chroma_filter" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061634539 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ambilight_system_video_in_subsystem_edge_detection_subsystem_chroma_filter.v(197) " "Verilog HDL assignment warning at ambilight_system_video_in_subsystem_edge_detection_subsystem_chroma_filter.v(197): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_chroma_filter.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_chroma_filter.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590061634540 "|Ambilight_custom_top|ambilight_system:amb|ambilight_system_Video_In_Subsystem:video_in_subsystem|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter:chroma_filter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Upsampler ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Upsampler:chroma_upsampler " "Elaborating entity \"ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Upsampler\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Upsampler:chroma_upsampler\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem.v" "chroma_upsampler" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061634558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection " "Elaborating entity \"ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem.v" "edge_detection" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061634576 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "startofpacket ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v(111) " "Verilog HDL or VHDL warning at ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v(111): object \"startofpacket\" assigned a value but never read" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1590061634576 "|Ambilight_custom_top|ambilight_system:amb|ambilight_system_Video_In_Subsystem:video_in_subsystem|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "endofpacket ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v(112) " "Verilog HDL or VHDL warning at ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v(112): object \"endofpacket\" assigned a value but never read" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1590061634576 "|Ambilight_custom_top|ambilight_system:amb|ambilight_system_Video_In_Subsystem:video_in_subsystem|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "empty ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v(113) " "Verilog HDL or VHDL warning at ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v(113): object \"empty\" assigned a value but never read" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1590061634576 "|Ambilight_custom_top|ambilight_system:amb|ambilight_system_Video_In_Subsystem:video_in_subsystem|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v(114) " "Verilog HDL or VHDL warning at ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v(114): object \"valid\" assigned a value but never read" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1590061634576 "|Ambilight_custom_top|ambilight_system:amb|ambilight_system_Video_In_Subsystem:video_in_subsystem|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_edge_detection_gaussian_smoothing_filter ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1 " "Elaborating entity \"altera_up_edge_detection_gaussian_smoothing_filter\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v" "Filter_1" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061634603 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 altera_up_edge_detection_gaussian_smoothing_filter.v(201) " "Verilog HDL assignment warning at altera_up_edge_detection_gaussian_smoothing_filter.v(201): truncated value with size 18 to match size of target (16)" {  } { { "db/ip/ambilight_system/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590061634606 "|Ambilight_custom_top|ambilight_system:amb|ambilight_system_Video_In_Subsystem:video_in_subsystem|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 16 altera_up_edge_detection_gaussian_smoothing_filter.v(203) " "Verilog HDL assignment warning at altera_up_edge_detection_gaussian_smoothing_filter.v(203): truncated value with size 19 to match size of target (16)" {  } { { "db/ip/ambilight_system/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590061634606 "|Ambilight_custom_top|ambilight_system:amb|ambilight_system_Video_In_Subsystem:video_in_subsystem|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 16 altera_up_edge_detection_gaussian_smoothing_filter.v(205) " "Verilog HDL assignment warning at altera_up_edge_detection_gaussian_smoothing_filter.v(205): truncated value with size 19 to match size of target (16)" {  } { { "db/ip/ambilight_system/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590061634606 "|Ambilight_custom_top|ambilight_system:amb|ambilight_system_Video_In_Subsystem:video_in_subsystem|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_edge_detection_data_shift_register ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1 " "Elaborating entity \"altera_up_edge_detection_data_shift_register\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\"" {  } { { "db/ip/ambilight_system/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" "shift_register_1" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061634698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Elaborating entity \"altshift_taps\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\"" {  } { { "db/ip/ambilight_system/submodules/altera_up_edge_detection_data_shift_register.v" "altshift_taps_component" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061634941 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Elaborated megafunction instantiation \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\"" {  } { { "db/ip/ambilight_system/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061634957 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Instantiated megafunction \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 720 " "Parameter \"tap_distance\" = \"720\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061634957 ""}  } { { "db/ip/ambilight_system/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590061634957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_6mn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_6mn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_6mn " "Found entity 1: shift_taps_6mn" {  } { { "db/shift_taps_6mn.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/shift_taps_6mn.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061635004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061635004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_6mn ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_6mn:auto_generated " "Elaborating entity \"shift_taps_6mn\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_6mn:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061635005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sk81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sk81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sk81 " "Found entity 1: altsyncram_sk81" {  } { { "db/altsyncram_sk81.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/altsyncram_sk81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061635069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061635069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sk81 ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_6mn:auto_generated\|altsyncram_sk81:altsyncram2 " "Elaborating entity \"altsyncram_sk81\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_6mn:auto_generated\|altsyncram_sk81:altsyncram2\"" {  } { { "db/shift_taps_6mn.tdf" "altsyncram2" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/shift_taps_6mn.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061635070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2uf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2uf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2uf " "Found entity 1: cntr_2uf" {  } { { "db/cntr_2uf.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/cntr_2uf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061635137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061635137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2uf ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_6mn:auto_generated\|cntr_2uf:cntr1 " "Elaborating entity \"cntr_2uf\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_6mn:auto_generated\|cntr_2uf:cntr1\"" {  } { { "db/shift_taps_6mn.tdf" "cntr1" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/shift_taps_6mn.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061635138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7ic " "Found entity 1: cmpr_7ic" {  } { { "db/cmpr_7ic.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/cmpr_7ic.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061635220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061635220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7ic ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_6mn:auto_generated\|cntr_2uf:cntr1\|cmpr_7ic:cmpr4 " "Elaborating entity \"cmpr_7ic\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_6mn:auto_generated\|cntr_2uf:cntr1\|cmpr_7ic:cmpr4\"" {  } { { "db/cntr_2uf.tdf" "cmpr4" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/cntr_2uf.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061635224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_edge_detection_sobel_operator ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2 " "Elaborating entity \"altera_up_edge_detection_sobel_operator\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v" "Filter_2" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061635553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_edge_detection_data_shift_register ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1 " "Elaborating entity \"altera_up_edge_detection_data_shift_register\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\"" {  } { { "db/ip/ambilight_system/submodules/altera_up_edge_detection_sobel_operator.v" "shift_register_1" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_edge_detection_sobel_operator.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061635591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Elaborating entity \"altshift_taps\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\"" {  } { { "db/ip/ambilight_system/submodules/altera_up_edge_detection_data_shift_register.v" "altshift_taps_component" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061635693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Elaborated megafunction instantiation \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\"" {  } { { "db/ip/ambilight_system/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061635714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Instantiated megafunction \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061635714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061635714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 720 " "Parameter \"tap_distance\" = \"720\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061635714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 9 " "Parameter \"width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061635714 ""}  } { { "db/ip/ambilight_system/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590061635714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_7mn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_7mn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_7mn " "Found entity 1: shift_taps_7mn" {  } { { "db/shift_taps_7mn.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/shift_taps_7mn.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061635754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061635754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_7mn ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_7mn:auto_generated " "Elaborating entity \"shift_taps_7mn\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_7mn:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061635755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uk81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uk81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uk81 " "Found entity 1: altsyncram_uk81" {  } { { "db/altsyncram_uk81.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/altsyncram_uk81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061635819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061635819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uk81 ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_7mn:auto_generated\|altsyncram_uk81:altsyncram2 " "Elaborating entity \"altsyncram_uk81\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_7mn:auto_generated\|altsyncram_uk81:altsyncram2\"" {  } { { "db/shift_taps_7mn.tdf" "altsyncram2" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/shift_taps_7mn.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061635820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_edge_detection_nonmaximum_suppression ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3 " "Elaborating entity \"altera_up_edge_detection_nonmaximum_suppression\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v" "Filter_3" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061635937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_edge_detection_data_shift_register ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1 " "Elaborating entity \"altera_up_edge_detection_data_shift_register\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\"" {  } { { "db/ip/ambilight_system/submodules/altera_up_edge_detection_nonmaximum_suppression.v" "shift_register_1" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_edge_detection_nonmaximum_suppression.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061635968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Elaborating entity \"altshift_taps\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\"" {  } { { "db/ip/ambilight_system/submodules/altera_up_edge_detection_data_shift_register.v" "altshift_taps_component" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061636073 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Elaborated megafunction instantiation \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\"" {  } { { "db/ip/ambilight_system/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061636086 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Instantiated megafunction \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061636087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061636087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 720 " "Parameter \"tap_distance\" = \"720\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061636087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 10 " "Parameter \"width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061636087 ""}  } { { "db/ip/ambilight_system/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590061636087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_fnn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_fnn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_fnn " "Found entity 1: shift_taps_fnn" {  } { { "db/shift_taps_fnn.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/shift_taps_fnn.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061636129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061636129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_fnn ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_fnn:auto_generated " "Elaborating entity \"shift_taps_fnn\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_fnn:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061636130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_en81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_en81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_en81 " "Found entity 1: altsyncram_en81" {  } { { "db/altsyncram_en81.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/altsyncram_en81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061636193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061636193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_en81 ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_fnn:auto_generated\|altsyncram_en81:altsyncram2 " "Elaborating entity \"altsyncram_en81\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_fnn:auto_generated\|altsyncram_en81:altsyncram2\"" {  } { { "db/shift_taps_fnn.tdf" "altsyncram2" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/shift_taps_fnn.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061636194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_edge_detection_hysteresis ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4 " "Elaborating entity \"altera_up_edge_detection_hysteresis\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v" "Filter_4" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061636319 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_edge_detection_hysteresis.v(111) " "Verilog HDL assignment warning at altera_up_edge_detection_hysteresis.v(111): truncated value with size 32 to match size of target (9)" {  } { { "db/ip/ambilight_system/submodules/altera_up_edge_detection_hysteresis.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_edge_detection_hysteresis.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590061636320 "|Ambilight_custom_top|ambilight_system:amb|ambilight_system_Video_In_Subsystem:video_in_subsystem|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_hysteresis:Filter_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_edge_detection_pixel_info_shift_register ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register " "Elaborating entity \"altera_up_edge_detection_pixel_info_shift_register\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v" "Pixel_Info_Shift_Register" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061636514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component " "Elaborating entity \"altshift_taps\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\"" {  } { { "db/ip/ambilight_system/submodules/altera_up_edge_detection_pixel_info_shift_register.v" "altshift_taps_component" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_edge_detection_pixel_info_shift_register.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061636607 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component " "Elaborated megafunction instantiation \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\"" {  } { { "db/ip/ambilight_system/submodules/altera_up_edge_detection_pixel_info_shift_register.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_edge_detection_pixel_info_shift_register.v" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061636627 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component " "Instantiated megafunction \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061636628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061636628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 3628 " "Parameter \"tap_distance\" = \"3628\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061636628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 2 " "Parameter \"width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061636628 ""}  } { { "db/ip/ambilight_system/submodules/altera_up_edge_detection_pixel_info_shift_register.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_edge_detection_pixel_info_shift_register.v" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590061636628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_qnn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_qnn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_qnn " "Found entity 1: shift_taps_qnn" {  } { { "db/shift_taps_qnn.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/shift_taps_qnn.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061636672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061636672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_qnn ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\|shift_taps_qnn:auto_generated " "Elaborating entity \"shift_taps_qnn\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\|shift_taps_qnn:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061636673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mn81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mn81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mn81 " "Found entity 1: altsyncram_mn81" {  } { { "db/altsyncram_mn81.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/altsyncram_mn81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061636734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061636734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mn81 ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\|shift_taps_qnn:auto_generated\|altsyncram_mn81:altsyncram2 " "Elaborating entity \"altsyncram_mn81\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\|shift_taps_qnn:auto_generated\|altsyncram_mn81:altsyncram2\"" {  } { { "db/shift_taps_qnn.tdf" "altsyncram2" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/shift_taps_qnn.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061636736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lvf " "Found entity 1: cntr_lvf" {  } { { "db/cntr_lvf.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/cntr_lvf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061636802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061636802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lvf ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\|shift_taps_qnn:auto_generated\|cntr_lvf:cntr1 " "Elaborating entity \"cntr_lvf\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\|shift_taps_qnn:auto_generated\|cntr_lvf:cntr1\"" {  } { { "db/shift_taps_qnn.tdf" "cntr1" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/shift_taps_qnn.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061636803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9ic " "Found entity 1: cmpr_9ic" {  } { { "db/cmpr_9ic.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/cmpr_9ic.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061636890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061636890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_9ic ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\|shift_taps_qnn:auto_generated\|cntr_lvf:cntr1\|cmpr_9ic:cmpr4 " "Elaborating entity \"cmpr_9ic\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\|shift_taps_qnn:auto_generated\|cntr_lvf:cntr1\|cmpr_9ic:cmpr4\"" {  } { { "db/cntr_lvf.tdf" "cmpr4" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/cntr_lvf.tdf" 96 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061636892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller:edge_detection_router_controller " "Elaborating entity \"ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller:edge_detection_router_controller\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem.v" "edge_detection_router_controller" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061636915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Merger ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Merger:video_stream_merger " "Elaborating entity \"ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Merger\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Merger:video_stream_merger\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem.v" "video_stream_merger" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061636937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Splitter ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Splitter:video_stream_splitter " "Elaborating entity \"ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Splitter\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Splitter:video_stream_splitter\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem.v" "video_stream_splitter" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061636954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Video_In_Subsystem_Video_In ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In:video_in " "Elaborating entity \"ambilight_system_Video_In_Subsystem_Video_In\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In:video_in\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem.v" "video_in" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061636979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_itu_656_decoder ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In:video_in\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder " "Elaborating entity \"altera_up_video_itu_656_decoder\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In:video_in\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in.v" "ITU_R_656_Decoder" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061637000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_decoder_add_endofpacket ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In:video_in\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder\|altera_up_video_decoder_add_endofpacket:Add_EndofPacket " "Elaborating entity \"altera_up_video_decoder_add_endofpacket\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In:video_in\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder\|altera_up_video_decoder_add_endofpacket:Add_EndofPacket\"" {  } { { "db/ip/ambilight_system/submodules/altera_up_video_itu_656_decoder.v" "Add_EndofPacket" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_video_itu_656_decoder.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061637017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dual_clock_fifo ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO " "Elaborating entity \"altera_up_video_dual_clock_fifo\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in.v" "Video_In_Dual_Clock_FIFO" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061637031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\"" {  } { { "db/ip/ambilight_system/submodules/altera_up_video_dual_clock_fifo.v" "dcfifo_component" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061637406 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\"" {  } { { "db/ip/ambilight_system/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061637421 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Instantiated megafunction \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061637421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061637421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061637421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061637421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061637421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061637421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061637421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061637421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061637421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061637421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061637421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061637421 ""}  } { { "db/ip/ambilight_system/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590061637421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_37l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_37l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_37l1 " "Found entity 1: dcfifo_37l1" {  } { { "db/dcfifo_37l1.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/dcfifo_37l1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061637471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061637471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_37l1 ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated " "Elaborating entity \"dcfifo_37l1\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061637472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_tgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_tgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_tgb " "Found entity 1: a_gray2bin_tgb" {  } { { "db/a_gray2bin_tgb.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/a_gray2bin_tgb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061637506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061637506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_tgb ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|a_gray2bin_tgb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_tgb\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|a_gray2bin_tgb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_37l1.tdf" "rdptr_g_gray2bin" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/dcfifo_37l1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061637507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_qn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qn6 " "Found entity 1: a_graycounter_qn6" {  } { { "db/a_graycounter_qn6.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/a_graycounter_qn6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061637574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061637574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qn6 ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|a_graycounter_qn6:rdptr_g1p " "Elaborating entity \"a_graycounter_qn6\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|a_graycounter_qn6:rdptr_g1p\"" {  } { { "db/dcfifo_37l1.tdf" "rdptr_g1p" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/dcfifo_37l1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061637575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_m5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_m5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_m5c " "Found entity 1: a_graycounter_m5c" {  } { { "db/a_graycounter_m5c.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/a_graycounter_m5c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061637638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061637638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_m5c ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|a_graycounter_m5c:wrptr_g1p " "Elaborating entity \"a_graycounter_m5c\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|a_graycounter_m5c:wrptr_g1p\"" {  } { { "db/dcfifo_37l1.tdf" "wrptr_g1p" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/dcfifo_37l1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061637639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r421.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r421.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r421 " "Found entity 1: altsyncram_r421" {  } { { "db/altsyncram_r421.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/altsyncram_r421.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061637700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061637700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r421 ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram " "Elaborating entity \"altsyncram_r421\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\"" {  } { { "db/dcfifo_37l1.tdf" "fifo_ram" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/dcfifo_37l1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061637702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/dffpipe_0v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061637732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061637732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|dffpipe_0v8:rs_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|dffpipe_0v8:rs_brp\"" {  } { { "db/dcfifo_37l1.tdf" "rs_brp" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/dcfifo_37l1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061637734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_g9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_g9l " "Found entity 1: alt_synch_pipe_g9l" {  } { { "db/alt_synch_pipe_g9l.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/alt_synch_pipe_g9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061637773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061637773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_g9l ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_g9l\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\"" {  } { { "db/dcfifo_37l1.tdf" "rs_dgwp" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/dcfifo_37l1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061637774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/dffpipe_1v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061637875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061637875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe13 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe13\"" {  } { { "db/alt_synch_pipe_g9l.tdf" "dffpipe13" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/alt_synch_pipe_g9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061637877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/alt_synch_pipe_h9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061637907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061637907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\"" {  } { { "db/dcfifo_37l1.tdf" "ws_dgrp" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/dcfifo_37l1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061637908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/dffpipe_2v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061637959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061637959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe16" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/alt_synch_pipe_h9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061637960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e66 " "Found entity 1: cmpr_e66" {  } { { "db/cmpr_e66.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/cmpr_e66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061638021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061638021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e66 ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|cmpr_e66:rdempty_eq_comp " "Elaborating entity \"cmpr_e66\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|cmpr_e66:rdempty_eq_comp\"" {  } { { "db/dcfifo_37l1.tdf" "rdempty_eq_comp" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/dcfifo_37l1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061638022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Video_In_Subsystem_Video_In_CSC ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In_CSC:video_in_csc " "Elaborating entity \"ambilight_system_Video_In_Subsystem_Video_In_CSC\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In_CSC:video_in_csc\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem.v" "video_in_csc" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061638044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_YCrCb_to_RGB_converter ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB " "Elaborating entity \"altera_up_YCrCb_to_RGB_converter\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in_csc.v" "YCrCb_to_RGB" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in_csc.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061638068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0 " "Elaborating entity \"lpm_mult\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0\"" {  } { { "db/ip/ambilight_system/submodules/altera_up_ycrcb_to_rgb_converter.v" "lpm_mult_component_0" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_ycrcb_to_rgb_converter.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061638186 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0 " "Elaborated megafunction instantiation \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0\"" {  } { { "db/ip/ambilight_system/submodules/altera_up_ycrcb_to_rgb_converter.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_ycrcb_to_rgb_converter.v" 294 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061638210 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0 " "Instantiated megafunction \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 18 " "Parameter \"lpm_widtha\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061638210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 18 " "Parameter \"lpm_widthb\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061638210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 36 " "Parameter \"lpm_widthp\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061638210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061638210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061638210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061638210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061638210 ""}  } { { "db/ip/ambilight_system/submodules/altera_up_ycrcb_to_rgb_converter.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_ycrcb_to_rgb_converter.v" 294 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590061638210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_duq.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_duq.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_duq " "Found entity 1: mult_duq" {  } { { "db/mult_duq.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/mult_duq.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061638255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061638255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_duq ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0\|mult_duq:auto_generated " "Elaborating entity \"mult_duq\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0\|mult_duq:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061638256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Video_In_Subsystem_Video_In_Chroma_Resampler ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In_Chroma_Resampler:video_in_chroma_resampler " "Elaborating entity \"ambilight_system_Video_In_Subsystem_Video_In_Chroma_Resampler\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In_Chroma_Resampler:video_in_chroma_resampler\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem.v" "video_in_chroma_resampler" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061638326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Video_In_Subsystem_Video_In_Clipper ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In_Clipper:video_in_clipper " "Elaborating entity \"ambilight_system_Video_In_Subsystem_Video_In_Clipper\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem.v" "video_in_clipper" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061638343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_drop ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_drop:Clipper_Drop " "Elaborating entity \"altera_up_video_clipper_drop\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_drop:Clipper_Drop\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in_clipper.v" "Clipper_Drop" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in_clipper.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061638360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters\"" {  } { { "db/ip/ambilight_system/submodules/altera_up_video_clipper_drop.v" "Clipper_Drop_Counters" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_video_clipper_drop.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061638379 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(120) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(120): truncated value with size 32 to match size of target (10)" {  } { { "db/ip/ambilight_system/submodules/altera_up_video_clipper_counters.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_video_clipper_counters.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590061638380 "|Ambilight_custom_top|ambilight_system:amb|ambilight_system_Video_In_Subsystem:video_in_subsystem|ambilight_system_Video_In_Subsystem_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_video_clipper_counters.v(131) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(131): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/ambilight_system/submodules/altera_up_video_clipper_counters.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_video_clipper_counters.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590061638380 "|Ambilight_custom_top|ambilight_system:amb|ambilight_system_Video_In_Subsystem:video_in_subsystem|ambilight_system_Video_In_Subsystem_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_add ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_add:Clipper_Add " "Elaborating entity \"altera_up_video_clipper_add\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_add:Clipper_Add\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in_clipper.v" "Clipper_Add" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in_clipper.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061638397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters\"" {  } { { "db/ip/ambilight_system/submodules/altera_up_video_clipper_add.v" "Clipper_Add_Counters" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_video_clipper_add.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061638420 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(120) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(120): truncated value with size 32 to match size of target (10)" {  } { { "db/ip/ambilight_system/submodules/altera_up_video_clipper_counters.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_video_clipper_counters.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590061638421 "|Ambilight_custom_top|ambilight_system:amb|ambilight_system_Video_In_Subsystem:video_in_subsystem|ambilight_system_Video_In_Subsystem_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_video_clipper_counters.v(131) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(131): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/ambilight_system/submodules/altera_up_video_clipper_counters.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_video_clipper_counters.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590061638422 "|Ambilight_custom_top|ambilight_system:amb|ambilight_system_Video_In_Subsystem:video_in_subsystem|ambilight_system_Video_In_Subsystem_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Video_In_Subsystem_Video_In_DMA ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In_DMA:video_in_dma " "Elaborating entity \"ambilight_system_Video_In_Subsystem_Video_In_DMA\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In_DMA:video_in_dma\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem.v" "video_in_dma" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061638441 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ambilight_system_video_in_subsystem_video_in_dma.v(172) " "Verilog HDL assignment warning at ambilight_system_video_in_subsystem_video_in_dma.v(172): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in_dma.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in_dma.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590061638441 "|Ambilight_custom_top|ambilight_system:amb|ambilight_system_Video_In_Subsystem:video_in_subsystem|ambilight_system_Video_In_Subsystem_Video_In_DMA:video_in_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ambilight_system_video_in_subsystem_video_in_dma.v(175) " "Verilog HDL assignment warning at ambilight_system_video_in_subsystem_video_in_dma.v(175): truncated value with size 32 to match size of target (9)" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in_dma.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in_dma.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590061638442 "|Ambilight_custom_top|ambilight_system:amb|ambilight_system_Video_In_Subsystem:video_in_subsystem|ambilight_system_Video_In_Subsystem_Video_In_DMA:video_in_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_control_slave ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In_DMA:video_in_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave " "Elaborating entity \"altera_up_video_dma_control_slave\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In_DMA:video_in_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in_dma.v" "DMA_Control_Slave" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in_dma.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061638461 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(128) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(128): truncated value with size 32 to match size of target (16)" {  } { { "db/ip/ambilight_system/submodules/altera_up_video_dma_control_slave.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_video_dma_control_slave.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590061638462 "|Ambilight_custom_top|ambilight_system:amb|ambilight_system_Video_In_Subsystem:video_in_subsystem|ambilight_system_Video_In_Subsystem_Video_In_DMA:video_in_dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(129) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(129): truncated value with size 32 to match size of target (16)" {  } { { "db/ip/ambilight_system/submodules/altera_up_video_dma_control_slave.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_video_dma_control_slave.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590061638462 "|Ambilight_custom_top|ambilight_system:amb|ambilight_system_Video_In_Subsystem:video_in_subsystem|ambilight_system_Video_In_Subsystem_Video_In_DMA:video_in_dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_to_memory ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In_DMA:video_in_dma\|altera_up_video_dma_to_memory:From_Stream_to_Memory " "Elaborating entity \"altera_up_video_dma_to_memory\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In_DMA:video_in_dma\|altera_up_video_dma_to_memory:From_Stream_to_Memory\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in_dma.v" "From_Stream_to_Memory" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in_dma.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061638491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Video_In_Subsystem_Video_In_RGB_Resampler ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In_RGB_Resampler:video_in_rgb_resampler " "Elaborating entity \"ambilight_system_Video_In_Subsystem_Video_In_RGB_Resampler\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In_RGB_Resampler:video_in_rgb_resampler\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem.v" "video_in_rgb_resampler" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061638509 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a ambilight_system_video_in_subsystem_video_in_rgb_resampler.v(106) " "Verilog HDL or VHDL warning at ambilight_system_video_in_subsystem_video_in_rgb_resampler.v(106): object \"a\" assigned a value but never read" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in_rgb_resampler.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in_rgb_resampler.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1590061638509 "|Ambilight_custom_top|ambilight_system:amb|ambilight_system_Video_In_Subsystem:video_in_subsystem|ambilight_system_Video_In_Subsystem_Video_In_RGB_Resampler:video_in_rgb_resampler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ambilight_system_video_in_subsystem_video_in_rgb_resampler.v(142) " "Verilog HDL assignment warning at ambilight_system_video_in_subsystem_video_in_rgb_resampler.v(142): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in_rgb_resampler.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in_rgb_resampler.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590061638509 "|Ambilight_custom_top|ambilight_system:amb|ambilight_system_Video_In_Subsystem:video_in_subsystem|ambilight_system_Video_In_Subsystem_Video_In_RGB_Resampler:video_in_rgb_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Video_In_Subsystem_Video_In_Scaler ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In_Scaler:video_in_scaler " "Elaborating entity \"ambilight_system_Video_In_Subsystem_Video_In_Scaler\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In_Scaler:video_in_scaler\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem.v" "video_in_scaler" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061638537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_shrink ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In_Scaler:video_in_scaler\|altera_up_video_scaler_shrink:Shrink_Frame " "Elaborating entity \"altera_up_video_scaler_shrink\" for hierarchy \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In_Scaler:video_in_scaler\|altera_up_video_scaler_shrink:Shrink_Frame\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in_scaler.v" "Shrink_Frame" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_video_in_scaler.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061638551 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_scaler_shrink.v(196) " "Verilog HDL assignment warning at altera_up_video_scaler_shrink.v(196): truncated value with size 32 to match size of target (10)" {  } { { "db/ip/ambilight_system/submodules/altera_up_video_scaler_shrink.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_video_scaler_shrink.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590061638552 "|Ambilight_custom_top|ambilight_system:amb|ambilight_system_Video_In_Subsystem:video_in_subsystem|ambilight_system_Video_In_Subsystem_Video_In_Scaler:video_in_scaler|altera_up_video_scaler_shrink:Shrink_Frame"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_video_scaler_shrink.v(209) " "Verilog HDL assignment warning at altera_up_video_scaler_shrink.v(209): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/ambilight_system/submodules/altera_up_video_scaler_shrink.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_video_scaler_shrink.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590061638552 "|Ambilight_custom_top|ambilight_system:amb|ambilight_system_Video_In_Subsystem:video_in_subsystem|ambilight_system_Video_In_Subsystem_Video_In_Scaler:video_in_scaler|altera_up_video_scaler_shrink:Shrink_Frame"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0 ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"ambilight_system_mm_interconnect_0\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/ambilight_system/ambilight_system.v" "mm_interconnect_0" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/ambilight_system.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061638576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "nios2_data_master_translator" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061639035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:jtag_to_fpga_bridge_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:jtag_to_fpga_bridge_master_translator\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "jtag_to_fpga_bridge_master_translator" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061639059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "nios2_instruction_master_translator" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 1056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061639078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_in_subsystem_video_in_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_in_subsystem_video_in_dma_master_translator\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "video_in_subsystem_video_in_dma_master_translator" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 1116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061639101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:av_config_avalon_av_config_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:av_config_avalon_av_config_slave_translator\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "av_config_avalon_av_config_slave_translator" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 1180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061639123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 1244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061639144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 1308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061639171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "nios2_debug_mem_slave_translator" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 1372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061639195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_in_subsystem_edge_detection_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_in_subsystem_edge_detection_control_slave_translator\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "video_in_subsystem_edge_detection_control_slave_translator" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 1436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061639225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "sdram_s1_translator" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 1500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061639255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:interval_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:interval_timer_s1_translator\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "interval_timer_s1_translator" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061639276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_spi_control_port_translator\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "spi_spi_control_port_translator" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 1628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061639304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_in_subsystem_video_in_dma_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_in_subsystem_video_in_dma_control_slave_translator\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "video_in_subsystem_video_in_dma_control_slave_translator" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 1692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061639330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "nios2_data_master_agent" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 1773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061639352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:jtag_to_fpga_bridge_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:jtag_to_fpga_bridge_master_agent\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "jtag_to_fpga_bridge_master_agent" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 1854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061639373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "nios2_instruction_master_agent" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 1935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061639397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_in_subsystem_video_in_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_in_subsystem_video_in_dma_master_agent\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "video_in_subsystem_video_in_dma_master_agent" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 2016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061639420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:av_config_avalon_av_config_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:av_config_avalon_av_config_slave_agent\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "av_config_avalon_av_config_slave_agent" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 2100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061639439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:av_config_avalon_av_config_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:av_config_avalon_av_config_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/ambilight_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061639467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:av_config_avalon_av_config_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:av_config_avalon_av_config_slave_agent_rsp_fifo\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "av_config_avalon_av_config_slave_agent_rsp_fifo" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 2141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061639490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 2766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061639548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0_router ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router:router " "Elaborating entity \"ambilight_system_mm_interconnect_0_router\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router:router\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "router" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 3157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061639661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0_router_default_decode ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router:router\|ambilight_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"ambilight_system_mm_interconnect_0_router_default_decode\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router:router\|ambilight_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061639699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0_router_001 ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"ambilight_system_mm_interconnect_0_router_001\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "router_001" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 3173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061639724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0_router_001_default_decode ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router_001:router_001\|ambilight_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"ambilight_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router_001:router_001\|ambilight_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_001.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061639764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0_router_002 ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"ambilight_system_mm_interconnect_0_router_002\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "router_002" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 3189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061639778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0_router_002_default_decode ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router_002:router_002\|ambilight_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"ambilight_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router_002:router_002\|ambilight_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061639807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0_router_003 ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"ambilight_system_mm_interconnect_0_router_003\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "router_003" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 3205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061639825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0_router_003_default_decode ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router_003:router_003\|ambilight_system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"ambilight_system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router_003:router_003\|ambilight_system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_003.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061639852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0_router_004 ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"ambilight_system_mm_interconnect_0_router_004\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "router_004" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 3221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061639865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0_router_004_default_decode ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router_004:router_004\|ambilight_system_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"ambilight_system_mm_interconnect_0_router_004_default_decode\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router_004:router_004\|ambilight_system_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061639889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0_router_007 ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"ambilight_system_mm_interconnect_0_router_007\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router_007:router_007\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "router_007" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 3269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061639909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0_router_007_default_decode ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router_007:router_007\|ambilight_system_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"ambilight_system_mm_interconnect_0_router_007_default_decode\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router_007:router_007\|ambilight_system_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061639926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0_router_009 ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"ambilight_system_mm_interconnect_0_router_009\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router_009:router_009\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "router_009" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 3301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061639944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0_router_009_default_decode ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router_009:router_009\|ambilight_system_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"ambilight_system_mm_interconnect_0_router_009_default_decode\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router_009:router_009\|ambilight_system_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_009.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061639968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "jtag_to_fpga_bridge_master_limiter" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 3399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061639988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0_cmd_demux ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"ambilight_system_mm_interconnect_0_cmd_demux\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "cmd_demux" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 3464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061640011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0_cmd_demux_001 ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"ambilight_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 3523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061640039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0_cmd_demux_002 ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"ambilight_system_mm_interconnect_0_cmd_demux_002\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "cmd_demux_002" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 3546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061640074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0_cmd_demux_003 ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"ambilight_system_mm_interconnect_0_cmd_demux_003\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "cmd_demux_003" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 3563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061640090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0_cmd_mux ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"ambilight_system_mm_interconnect_0_cmd_mux\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "cmd_mux" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 3586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061640109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061640138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/ambilight_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061640152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0_cmd_mux_005 ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005 " "Elaborating entity \"ambilight_system_mm_interconnect_0_cmd_mux_005\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "cmd_mux_005" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 3713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061640176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_mux_005.sv" "arb" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_mux_005.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061640216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/ambilight_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061640231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0_rsp_demux_005 ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_rsp_demux_005:rsp_demux_005 " "Elaborating entity \"ambilight_system_mm_interconnect_0_rsp_demux_005\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_rsp_demux_005:rsp_demux_005\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "rsp_demux_005" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 3932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061640258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0_rsp_mux ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"ambilight_system_mm_interconnect_0_rsp_mux\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "rsp_mux" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 4066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061640280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_rsp_mux.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061640340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/ambilight_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061640361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0_rsp_mux_001 ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"ambilight_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 4125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061640375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_rsp_mux_001.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061640434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/ambilight_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061640447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0_rsp_mux_002 ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"ambilight_system_mm_interconnect_0_rsp_mux_002\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "rsp_mux_002" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 4148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061640468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_rsp_mux_002.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061640491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0_rsp_mux_003 ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003 " "Elaborating entity \"ambilight_system_mm_interconnect_0_rsp_mux_003\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "rsp_mux_003" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 4165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061640507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:video_in_subsystem_video_in_dma_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:video_in_subsystem_video_in_dma_master_rsp_width_adapter\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "video_in_subsystem_video_in_dma_master_rsp_width_adapter" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 4231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061640530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:video_in_subsystem_video_in_dma_master_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:video_in_subsystem_video_in_dma_master_cmd_width_adapter\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "video_in_subsystem_video_in_dma_master_cmd_width_adapter" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 4297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061640565 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/ambilight_system/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1590061640573 "|Ambilight_custom_top|ambilight_system:amb|ambilight_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_in_subsystem_video_in_dma_master_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:video_in_subsystem_video_in_dma_master_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:video_in_subsystem_video_in_dma_master_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/ambilight_system/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061640627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0_avalon_st_adapter ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"ambilight_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 4326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061640663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ambilight_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"ambilight_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ambilight_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061640678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_irq_mapper ambilight_system:amb\|ambilight_system_irq_mapper:irq_mapper " "Elaborating entity \"ambilight_system_irq_mapper\" for hierarchy \"ambilight_system:amb\|ambilight_system_irq_mapper:irq_mapper\"" {  } { { "db/ip/ambilight_system/ambilight_system.v" "irq_mapper" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/ambilight_system.v" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061640708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller ambilight_system:amb\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"ambilight_system:amb\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/ambilight_system/ambilight_system.v" "rst_controller_001" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/ambilight_system.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061640729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller ambilight_system:amb\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"ambilight_system:amb\|altera_reset_controller:rst_controller_002\"" {  } { { "db/ip/ambilight_system/ambilight_system.v" "rst_controller_002" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/ambilight_system.v" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061640741 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "db/ip/ambilight_system/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1590061642407 "|Ambilight_custom_top|ambilight_system:amb|ambilight_system_System_PLL:system_pll|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1590061643074 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.05.21.13:47:27 Progress: Loading sld4998ba0a/alt_sld_fab_wrapper_hw.tcl " "2020.05.21.13:47:27 Progress: Loading sld4998ba0a/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061647699 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061651029 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061651271 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061654426 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061654607 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061654805 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061655027 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061655041 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061655041 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1590061655736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4998ba0a/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4998ba0a/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4998ba0a/alt_sld_fab.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/sld4998ba0a/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061656017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061656017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4998ba0a/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4998ba0a/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4998ba0a/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/sld4998ba0a/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061656142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061656142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4998ba0a/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4998ba0a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4998ba0a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/sld4998ba0a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061656159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061656159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4998ba0a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4998ba0a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4998ba0a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/sld4998ba0a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061656243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061656243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4998ba0a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4998ba0a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4998ba0a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/sld4998ba0a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061656357 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4998ba0a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/sld4998ba0a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061656357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061656357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4998ba0a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4998ba0a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4998ba0a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/sld4998ba0a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061656449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061656449 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_7mn:auto_generated\|altsyncram_uk81:altsyncram2\|q_b\[0\] " "Synthesized away node \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_7mn:auto_generated\|altsyncram_uk81:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_uk81.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/altsyncram_uk81.tdf" 39 2 0 } } { "db/shift_taps_7mn.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/shift_taps_7mn.tdf" 36 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "db/ip/ambilight_system/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } } { "db/ip/ambilight_system/submodules/altera_up_edge_detection_hysteresis.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_edge_detection_hysteresis.v" 166 0 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v" 264 0 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem.v" 100 0 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem.v" 88 0 0 } } { "db/ip/ambilight_system/ambilight_system.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/ambilight_system.v" 287 0 0 } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590061658306 "|Ambilight_custom_top|ambilight_system:amb|ambilight_system_Video_In_Subsystem:video_in_subsystem|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|altsyncram_uk81:altsyncram2|ram_block3a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_7mn:auto_generated\|altsyncram_uk81:altsyncram2\|q_b\[1\] " "Synthesized away node \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_7mn:auto_generated\|altsyncram_uk81:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_uk81.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/altsyncram_uk81.tdf" 69 2 0 } } { "db/shift_taps_7mn.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/shift_taps_7mn.tdf" 36 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "db/ip/ambilight_system/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } } { "db/ip/ambilight_system/submodules/altera_up_edge_detection_hysteresis.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_edge_detection_hysteresis.v" 166 0 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v" 264 0 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem.v" 100 0 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem.v" 88 0 0 } } { "db/ip/ambilight_system/ambilight_system.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/ambilight_system.v" 287 0 0 } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590061658306 "|Ambilight_custom_top|ambilight_system:amb|ambilight_system_Video_In_Subsystem:video_in_subsystem|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|altsyncram_uk81:altsyncram2|ram_block3a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_7mn:auto_generated\|altsyncram_uk81:altsyncram2\|q_b\[2\] " "Synthesized away node \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_7mn:auto_generated\|altsyncram_uk81:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_uk81.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/altsyncram_uk81.tdf" 99 2 0 } } { "db/shift_taps_7mn.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/shift_taps_7mn.tdf" 36 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "db/ip/ambilight_system/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } } { "db/ip/ambilight_system/submodules/altera_up_edge_detection_hysteresis.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_edge_detection_hysteresis.v" 166 0 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v" 264 0 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem.v" 100 0 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem.v" 88 0 0 } } { "db/ip/ambilight_system/ambilight_system.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/ambilight_system.v" 287 0 0 } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590061658306 "|Ambilight_custom_top|ambilight_system:amb|ambilight_system_Video_In_Subsystem:video_in_subsystem|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|altsyncram_uk81:altsyncram2|ram_block3a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_7mn:auto_generated\|altsyncram_uk81:altsyncram2\|q_b\[3\] " "Synthesized away node \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_7mn:auto_generated\|altsyncram_uk81:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_uk81.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/altsyncram_uk81.tdf" 129 2 0 } } { "db/shift_taps_7mn.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/shift_taps_7mn.tdf" 36 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "db/ip/ambilight_system/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } } { "db/ip/ambilight_system/submodules/altera_up_edge_detection_hysteresis.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_edge_detection_hysteresis.v" 166 0 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v" 264 0 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem.v" 100 0 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem.v" 88 0 0 } } { "db/ip/ambilight_system/ambilight_system.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/ambilight_system.v" 287 0 0 } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590061658306 "|Ambilight_custom_top|ambilight_system:amb|ambilight_system_Video_In_Subsystem:video_in_subsystem|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|altsyncram_uk81:altsyncram2|ram_block3a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_7mn:auto_generated\|altsyncram_uk81:altsyncram2\|q_b\[4\] " "Synthesized away node \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_7mn:auto_generated\|altsyncram_uk81:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_uk81.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/altsyncram_uk81.tdf" 159 2 0 } } { "db/shift_taps_7mn.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/shift_taps_7mn.tdf" 36 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "db/ip/ambilight_system/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } } { "db/ip/ambilight_system/submodules/altera_up_edge_detection_hysteresis.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_edge_detection_hysteresis.v" 166 0 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v" 264 0 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem.v" 100 0 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem.v" 88 0 0 } } { "db/ip/ambilight_system/ambilight_system.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/ambilight_system.v" 287 0 0 } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590061658306 "|Ambilight_custom_top|ambilight_system:amb|ambilight_system_Video_In_Subsystem:video_in_subsystem|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|altsyncram_uk81:altsyncram2|ram_block3a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_7mn:auto_generated\|altsyncram_uk81:altsyncram2\|q_b\[5\] " "Synthesized away node \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_7mn:auto_generated\|altsyncram_uk81:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_uk81.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/altsyncram_uk81.tdf" 189 2 0 } } { "db/shift_taps_7mn.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/shift_taps_7mn.tdf" 36 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "db/ip/ambilight_system/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } } { "db/ip/ambilight_system/submodules/altera_up_edge_detection_hysteresis.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_edge_detection_hysteresis.v" 166 0 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v" 264 0 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem.v" 100 0 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem.v" 88 0 0 } } { "db/ip/ambilight_system/ambilight_system.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/ambilight_system.v" 287 0 0 } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590061658306 "|Ambilight_custom_top|ambilight_system:amb|ambilight_system_Video_In_Subsystem:video_in_subsystem|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|altsyncram_uk81:altsyncram2|ram_block3a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_7mn:auto_generated\|altsyncram_uk81:altsyncram2\|q_b\[6\] " "Synthesized away node \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_7mn:auto_generated\|altsyncram_uk81:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_uk81.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/altsyncram_uk81.tdf" 219 2 0 } } { "db/shift_taps_7mn.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/shift_taps_7mn.tdf" 36 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "db/ip/ambilight_system/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } } { "db/ip/ambilight_system/submodules/altera_up_edge_detection_hysteresis.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_edge_detection_hysteresis.v" 166 0 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v" 264 0 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem.v" 100 0 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem.v" 88 0 0 } } { "db/ip/ambilight_system/ambilight_system.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/ambilight_system.v" 287 0 0 } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590061658306 "|Ambilight_custom_top|ambilight_system:amb|ambilight_system_Video_In_Subsystem:video_in_subsystem|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|altsyncram_uk81:altsyncram2|ram_block3a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_7mn:auto_generated\|altsyncram_uk81:altsyncram2\|q_b\[7\] " "Synthesized away node \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_7mn:auto_generated\|altsyncram_uk81:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_uk81.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/altsyncram_uk81.tdf" 249 2 0 } } { "db/shift_taps_7mn.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/shift_taps_7mn.tdf" 36 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "db/ip/ambilight_system/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } } { "db/ip/ambilight_system/submodules/altera_up_edge_detection_hysteresis.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_edge_detection_hysteresis.v" 166 0 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v" 264 0 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem.v" 100 0 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem.v" 88 0 0 } } { "db/ip/ambilight_system/ambilight_system.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/ambilight_system.v" 287 0 0 } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590061658306 "|Ambilight_custom_top|ambilight_system:amb|ambilight_system_Video_In_Subsystem:video_in_subsystem|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|altsyncram_uk81:altsyncram2|ram_block3a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_fnn:auto_generated\|altsyncram_en81:altsyncram2\|q_b\[8\] " "Synthesized away node \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_fnn:auto_generated\|altsyncram_en81:altsyncram2\|q_b\[8\]\"" {  } { { "db/altsyncram_en81.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/altsyncram_en81.tdf" 279 2 0 } } { "db/shift_taps_fnn.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/shift_taps_fnn.tdf" 36 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "db/ip/ambilight_system/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } } { "db/ip/ambilight_system/submodules/altera_up_edge_detection_nonmaximum_suppression.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_edge_detection_nonmaximum_suppression.v" 211 0 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v" 248 0 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem.v" 100 0 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem.v" 88 0 0 } } { "db/ip/ambilight_system/ambilight_system.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/ambilight_system.v" 287 0 0 } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590061658306 "|Ambilight_custom_top|ambilight_system:amb|ambilight_system_Video_In_Subsystem:video_in_subsystem|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_fnn:auto_generated|altsyncram_en81:altsyncram2|ram_block3a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_fnn:auto_generated\|altsyncram_en81:altsyncram2\|q_b\[9\] " "Synthesized away node \"ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_fnn:auto_generated\|altsyncram_en81:altsyncram2\|q_b\[9\]\"" {  } { { "db/altsyncram_en81.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/altsyncram_en81.tdf" 309 2 0 } } { "db/shift_taps_fnn.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/shift_taps_fnn.tdf" 36 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "db/ip/ambilight_system/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } } { "db/ip/ambilight_system/submodules/altera_up_edge_detection_nonmaximum_suppression.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_edge_detection_nonmaximum_suppression.v" 211 0 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v" 248 0 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem_edge_detection_subsystem.v" 100 0 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_video_in_subsystem.v" 88 0 0 } } { "db/ip/ambilight_system/ambilight_system.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/ambilight_system.v" 287 0 0 } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590061658306 "|Ambilight_custom_top|ambilight_system:amb|ambilight_system_Video_In_Subsystem:video_in_subsystem|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|ambilight_system_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_fnn:auto_generated|altsyncram_en81:altsyncram2|ram_block3a9"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1590061658306 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1590061658306 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590061667542 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590061667542 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590061667542 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590061667542 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590061667542 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590061667542 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590061667542 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590061667542 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590061667542 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590061667542 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590061667542 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590061667542 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590061667542 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590061667542 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590061667542 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1590061667542 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1590061667542 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061667603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061667603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061667603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061667603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061667603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061667603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061667603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061667603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061667603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061667603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061667603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061667603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061667603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061667603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061667603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590061667603 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590061667603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0qg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0qg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0qg1 " "Found entity 1: altsyncram_0qg1" {  } { { "db/altsyncram_0qg1.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/altsyncram_0qg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590061667640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061667640 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "23 " "23 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1590061668787 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO\[8\]\" and its non-tri-state driver." {  } { { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1590061669032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO\[9\]\" and its non-tri-state driver." {  } { { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1590061669032 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1590061669032 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ambilight_system:amb\|ambilight_system_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|serial_data ambilight_system:amb\|ambilight_system_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|new_data " "Converted the fan-out from the tri-state buffer \"ambilight_system:amb\|ambilight_system_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|serial_data\" to the node \"ambilight_system:amb\|ambilight_system_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|new_data\" into an OR gate" {  } { { "db/ip/ambilight_system/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_av_config_serial_bus_controller.v" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590061669049 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1590061669049 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 356 -1 0 } } { "db/ip/ambilight_system/submodules/altera_reset_synchronizer.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 2878 -1 0 } } { "db/ip/ambilight_system/submodules/altera_merlin_master_agent.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" 352 -1 0 } } { "db/ip/ambilight_system/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/ambilight_system/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_st_packets_to_bytes.v" 178 -1 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" 398 -1 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 3500 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "db/ip/ambilight_system/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 2099 -1 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_interval_timer.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_interval_timer.v" 176 -1 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_interval_timer.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_interval_timer.v" 167 -1 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_spi.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_spi.v" 243 -1 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_spi.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_spi.v" 253 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1590061669108 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1590061669108 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[8\]~synth " "Node \"GPIO\[8\]~synth\"" {  } { { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590061672501 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[9\]~synth " "Node \"GPIO\[9\]~synth\"" {  } { { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590061672501 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1590061672501 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dram_cke VCC " "Pin \"dram_cke\" is stuck at VCC" {  } { { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590061672501 "|Ambilight_custom_top|dram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "td_reset_n VCC " "Pin \"td_reset_n\" is stuck at VCC" {  } { { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590061672501 "|Ambilight_custom_top|td_reset_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1590061672501 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061673075 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "34 " "34 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1590061678232 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1590061678568 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1590061678568 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061678805 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/kbs2/KBS2/kbs2/Ambilight/output_files/Ambilight_custom.map.smsg " "Generated suppressed messages file D:/kbs2/KBS2/kbs2/Ambilight/output_files/Ambilight_custom.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061679981 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1590061681827 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590061681827 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "ambilight_system:amb\|ambilight_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"ambilight_system:amb\|ambilight_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/altpll_3lb2.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/altpll_3lb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "db/ip/ambilight_system/submodules/altera_up_altpll.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_altpll.v" 140 0 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_system_pll.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_system_pll.v" 35 0 0 } } { "db/ip/ambilight_system/ambilight_system.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/ambilight_system.v" 260 0 0 } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 60 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1590061682297 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590061682740 "|Ambilight_custom_top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590061682740 "|Ambilight_custom_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590061682740 "|Ambilight_custom_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590061682740 "|Ambilight_custom_top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "td_hs " "No output dependent on input pin \"td_hs\"" {  } { { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590061682740 "|Ambilight_custom_top|td_hs"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "td_vs " "No output dependent on input pin \"td_vs\"" {  } { { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590061682740 "|Ambilight_custom_top|td_vs"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1590061682740 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7547 " "Implemented 7547 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1590061682742 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1590061682742 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "34 " "Implemented 34 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1590061682742 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7237 " "Implemented 7237 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1590061682742 ""} { "Info" "ICUT_CUT_TM_RAMS" "218 " "Implemented 218 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1590061682742 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1590061682742 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "10 " "Implemented 10 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1590061682742 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1590061682742 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5026 " "Peak virtual memory: 5026 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590061682887 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 21 13:48:02 2020 " "Processing ended: Thu May 21 13:48:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590061682887 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:00 " "Elapsed time: 00:02:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590061682887 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:05 " "Total CPU time (on all processors): 00:03:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590061682887 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1590061682887 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1590061684714 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590061684719 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 21 13:48:03 2020 " "Processing started: Thu May 21 13:48:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590061684719 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1590061684719 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Ambilight_custom -c Ambilight_custom " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Ambilight_custom -c Ambilight_custom" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1590061684719 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1590061685920 ""}
{ "Info" "0" "" "Project  = Ambilight_custom" {  } {  } 0 0 "Project  = Ambilight_custom" 0 0 "Fitter" 0 0 1590061685921 ""}
{ "Info" "0" "" "Revision = Ambilight_custom" {  } {  } 0 0 "Revision = Ambilight_custom" 0 0 "Fitter" 0 0 1590061685922 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1590061686172 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1590061686172 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Ambilight_custom EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Ambilight_custom\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1590061686240 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1590061686308 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1590061686308 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ambilight_system:amb\|ambilight_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"ambilight_system:amb\|ambilight_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ambilight_system:amb\|ambilight_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for ambilight_system:amb\|ambilight_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] port" {  } { { "db/altpll_3lb2.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/altpll_3lb2.tdf" 28 2 0 } } { "" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 3876 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1590061686493 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ambilight_system:amb\|ambilight_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[1\] 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for ambilight_system:amb\|ambilight_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[1\] port" {  } { { "db/altpll_3lb2.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/altpll_3lb2.tdf" 28 2 0 } } { "" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 3877 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1590061686493 ""}  } { { "db/altpll_3lb2.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/altpll_3lb2.tdf" 28 2 0 } } { "" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 3876 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1590061686493 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1590061686990 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1590061687008 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1590061687786 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1590061687786 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1590061687786 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1590061687786 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1590061687786 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1590061687786 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1590061687786 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1590061687786 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1590061687786 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1590061687786 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19675 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1590061687832 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19677 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1590061687832 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19679 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1590061687832 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19681 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1590061687832 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19683 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1590061687832 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1590061687832 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1590061687847 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1590061689622 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061691935 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061691935 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061691935 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061691935 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061691935 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061691935 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061691935 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061691935 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061691935 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061691935 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061691935 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061691935 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061691935 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061691935 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061691935 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061691935 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061691935 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061691935 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061691935 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061691935 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061691935 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061691935 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061691935 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061691935 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061691935 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061691935 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1590061691935 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061691935 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1590061691935 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_37l1 " "Entity dcfifo_37l1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061691935 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061691935 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1590061691935 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061691935 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061691935 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1590061691935 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1590061691935 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/kbs2/kbs2/kbs2/ambilight/db/ip/ambilight_system/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'd:/kbs2/kbs2/kbs2/ambilight/db/ip/ambilight_system/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1590061692044 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/kbs2/kbs2/kbs2/ambilight/db/ip/ambilight_system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/kbs2/kbs2/kbs2/ambilight/db/ip/ambilight_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1590061692060 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/kbs2/kbs2/kbs2/ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.sdc " "Reading SDC File: 'd:/kbs2/kbs2/kbs2/ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1590061692084 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_addr\[0\] CLOCK_50 " "Register ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_addr\[0\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1590061692171 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1590061692171 "|Ambilight_custom_top|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "td_clk27 " "Node: td_clk27 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|delayed_wrptr_g\[1\] td_clk27 " "Register ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|delayed_wrptr_g\[1\] is being clocked by td_clk27" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1590061692172 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1590061692172 "|Ambilight_custom_top|td_clk27"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: amb\|system_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: amb\|system_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1590061692295 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: amb\|system_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: amb\|system_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1590061692295 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1590061692295 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1590061692296 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1590061692296 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1590061692296 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1590061692296 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1590061692297 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1590061692297 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1590061692297 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1590061692297 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1590061692297 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ambilight_system:amb\|ambilight_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node ambilight_system:amb\|ambilight_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1590061693062 ""}  } { { "db/altpll_3lb2.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/altpll_3lb2.tdf" 33 2 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 3876 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590061693062 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ambilight_system:amb\|ambilight_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node ambilight_system:amb\|ambilight_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1590061693062 ""}  } { { "db/altpll_3lb2.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/altpll_3lb2.tdf" 33 2 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 3876 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590061693062 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "td_clk27~input (placed in PIN B14 (CLK11, DIFFCLK_4p)) " "Automatically promoted node td_clk27~input (placed in PIN B14 (CLK11, DIFFCLK_4p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1590061693063 ""}  } { { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19651 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590061693063 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1590061693063 ""}  } { { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19048 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590061693063 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ambilight_system:amb\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node ambilight_system:amb\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1590061693063 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|active_rnw~4 " "Destination node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|active_rnw~4" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 8922 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1590061693063 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|active_cs_n~0 " "Destination node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|active_cs_n~0" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 9066 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1590061693063 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|active_cs_n~1 " "Destination node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|active_cs_n~1" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 9067 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1590061693063 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|i_refs\[0\] " "Destination node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|i_refs\[0\]" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 4426 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1590061693063 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|i_refs\[2\] " "Destination node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|i_refs\[2\]" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 4424 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1590061693063 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|i_refs\[1\] " "Destination node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|i_refs\[1\]" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 4425 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1590061693063 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|W_rf_wren " "Destination node ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|W_rf_wren" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 5823 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1590061693063 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_debug:the_ambilight_system_Nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0 " "Destination node ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_debug:the_ambilight_system_Nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 15034 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1590061693063 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1590061693063 ""}  } { { "db/ip/ambilight_system/submodules/altera_reset_synchronizer.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 7048 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590061693063 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1590061693063 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1 " "Destination node ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 8237 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1590061693063 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1590061693063 ""}  } { { "db/ip/ambilight_system/submodules/altera_reset_synchronizer.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 5908 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590061693063 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ambilight_system:amb\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node ambilight_system:amb\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1590061693063 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ambilight_system:amb\|ambilight_system_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|shiftreg_mask~2 " "Destination node ambilight_system:amb\|ambilight_system_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|shiftreg_mask~2" {  } { { "db/ip/ambilight_system/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_av_config_serial_bus_controller.v" 116 -1 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 10252 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1590061693063 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ambilight_system:amb\|ambilight_system_AV_Config:av_config\|readdata\[4\]~9 " "Destination node ambilight_system:amb\|ambilight_system_AV_Config:av_config\|readdata\[4\]~9" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_av_config.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_av_config.v" 246 -1 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 11124 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1590061693063 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1590061693063 ""}  } { { "db/ip/ambilight_system/submodules/altera_reset_synchronizer.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 7052 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590061693063 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ambilight_system:amb\|altera_reset_controller:rst_controller_001\|merged_reset~0  " "Automatically promoted node ambilight_system:amb\|altera_reset_controller:rst_controller_001\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1590061693064 ""}  } { { "db/ip/ambilight_system/submodules/altera_reset_controller.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 9080 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590061693064 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1590061694372 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1590061694386 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1590061694387 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1590061694410 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ambilight_system:amb\|ambilight_system_Spi:spi\|shift_reg\[23\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_Spi:spi\|shift_reg\[23\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "ambilight_system:amb\|ambilight_system_Spi:spi\|shift_reg\[23\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_Spi:spi\|shift_reg\[23\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_spi.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_spi.v" 352 -1 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19751 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1590061694479 ""}  } { { "db/ip/ambilight_system/submodules/ambilight_system_spi.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_spi.v" 352 -1 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19751 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1590061694479 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ambilight_system:amb\|ambilight_system_Spi:spi\|SCLK_reg~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_Spi:spi\|SCLK_reg~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "ambilight_system:amb\|ambilight_system_Spi:spi\|SCLK_reg~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_Spi:spi\|SCLK_reg~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_spi.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_spi.v" 352 -1 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19754 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1590061694479 ""}  } { { "db/ip/ambilight_system/submodules/ambilight_system_spi.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_spi.v" 352 -1 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19754 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1590061694479 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[0\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[0\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[0\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[0\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[0\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19757 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1590061694479 ""}  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[0\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19757 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1590061694479 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[1\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[1\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[1\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[1\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[1\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19760 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1590061694479 ""}  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[1\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19760 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1590061694479 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[2\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[2\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[2\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[2\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[2\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19763 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1590061694479 ""}  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[2\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19763 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1590061694479 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[3\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[3\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[3\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[3\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[3\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19766 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1590061694480 ""}  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[3\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19766 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1590061694480 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[4\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[4\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[4\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[4\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[4\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19769 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1590061694480 ""}  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[4\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19769 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1590061694480 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[5\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[5\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[5\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[5\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[5\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19772 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1590061694480 ""}  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[5\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19772 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1590061694480 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[6\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[6\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[6\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[6\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[6\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19775 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1590061694481 ""}  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[6\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19775 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1590061694481 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[7\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[7\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[7\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[7\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[7\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19778 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1590061694481 ""}  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[7\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19778 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1590061694481 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[8\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[8\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[8\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[8\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[8\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19781 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1590061694481 ""}  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[8\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19781 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1590061694481 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[9\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[9\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[9\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[9\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[9\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19784 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1590061694481 ""}  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[9\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19784 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1590061694481 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[10\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[10\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[10\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[10\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[10\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19787 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1590061694481 ""}  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[10\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19787 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1590061694481 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[11\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[11\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[11\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[11\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[11\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19790 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1590061694481 ""}  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[11\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19790 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1590061694481 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[12\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[12\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[12\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[12\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[12\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19793 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1590061694482 ""}  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[12\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19793 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1590061694482 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[13\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[13\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[13\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[13\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[13\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19796 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1590061694482 ""}  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[13\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19796 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1590061694482 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[14\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[14\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[14\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[14\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[14\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19799 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1590061694482 ""}  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[14\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19799 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1590061694482 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[15\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[15\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[15\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[15\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[15\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19802 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1590061694482 ""}  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[15\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19802 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1590061694482 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[16\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[16\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[16\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[16\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[16\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19805 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1590061694482 ""}  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[16\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19805 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1590061694482 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[17\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[17\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[17\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[17\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[17\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19808 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1590061694482 ""}  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[17\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19808 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1590061694482 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[18\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[18\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[18\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[18\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[18\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19811 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1590061694482 ""}  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[18\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19811 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1590061694482 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[19\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[19\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[19\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[19\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[19\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19814 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1590061694482 ""}  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[19\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19814 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1590061694482 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[20\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[20\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[20\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[20\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[20\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19817 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1590061694482 ""}  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[20\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19817 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1590061694482 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[21\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[21\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[21\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[21\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[21\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19820 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1590061694482 ""}  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[21\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19820 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1590061694482 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[22\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[22\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[22\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[22\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[22\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19823 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1590061694482 ""}  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[22\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19823 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1590061694482 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[23\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[23\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[23\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[23\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[23\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19826 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1590061694482 ""}  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[23\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19826 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1590061694482 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[24\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[24\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[24\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[24\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[24\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19829 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1590061694483 ""}  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[24\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19829 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1590061694483 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[25\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[25\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[25\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[25\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[25\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19832 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1590061694483 ""}  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[25\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19832 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1590061694483 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[26\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[26\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[26\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[26\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[26\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19835 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1590061694483 ""}  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[26\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19835 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1590061694483 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[27\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[27\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[27\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[27\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[27\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19838 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1590061694483 ""}  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[27\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19838 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1590061694483 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[28\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[28\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[28\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[28\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[28\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19841 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1590061694483 ""}  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[28\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19841 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1590061694483 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[29\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[29\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[29\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[29\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[29\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19844 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1590061694483 ""}  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[29\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19844 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1590061694483 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[30\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[30\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[30\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[30\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[30\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19847 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1590061694484 ""}  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[30\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19847 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1590061694484 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[31\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[31\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[31\]~_Duplicate_1 " "Can't pack node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[31\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[31\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19850 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1590061694484 ""}  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_data\[31\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 19850 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1590061694484 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1590061694497 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON * " "Wildcard assignment \"Fast Output Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1590061694497 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Input Register ON * " "Wildcard assignment \"Fast Input Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1590061694497 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1590061694497 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1590061694497 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1590061694497 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1590061694497 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1590061694497 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1590061694497 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1590061694497 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1590061694497 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1590061694497 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1590061694497 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1590061694497 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1590061694497 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1590061694497 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1590061694497 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1590061694497 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1590061694497 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1590061694497 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1590061694497 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1590061694497 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1590061694497 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1590061694497 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1590061694497 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1590061694497 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1590061694497 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1590061694497 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1590061694497 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1590061694497 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1590061694497 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1590061694497 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1590061694497 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1590061694497 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1590061694497 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1590061694497 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1590061694497 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1590061694497 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1590061694497 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1590061694497 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1590061694499 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1590061694535 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1590061695670 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Block RAM " "Packed 16 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1590061695687 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "90 Embedded multiplier block " "Packed 90 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1590061695687 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "40 I/O Input Buffer " "Packed 40 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1590061695687 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "89 I/O Output Buffer " "Packed 89 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1590061695687 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "133 " "Created 133 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1590061695687 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1590061695687 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RESET_N " "Node \"ENET0_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RESET_N " "Node \"ENET1_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[0\] " "Node \"EXT_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[1\] " "Node \"EXT_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[2\] " "Node \"EXT_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[3\] " "Node \"EXT_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[4\] " "Node \"EXT_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[5\] " "Node \"EXT_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[6\] " "Node \"EXT_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RESET_N " "Node \"FL_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NETCLK_25 " "Node \"NETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[0\] " "Node \"OTG_INT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[1\] " "Node \"OTG_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_OE_N " "Node \"OTG_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WE_N " "Node \"OTG_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBCLK " "Node \"PS2_KBCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBDAT " "Node \"PS2_KBDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSCLK " "Node \"PS2_MSCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSDAT " "Node \"PS2_MSDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1590061697720 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1590061697720 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590061697735 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1590061697774 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1590061701919 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590061703943 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1590061704078 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1590061706877 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590061706877 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1590061708352 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X46_Y24 X57_Y36 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } { { "loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} { { 12 { 0 ""} 46 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1590061714217 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1590061714217 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1590061715424 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1590061715424 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1590061715424 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590061715427 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.30 " "Total time spent on timing analysis during the Fitter is 1.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1590061715799 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1590061715896 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1590061716819 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1590061716826 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1590061717685 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590061719546 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1590061721983 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "46 Cyclone IV E " "46 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "td_hs 3.3-V LVTTL E5 " "Pin td_hs uses I/O standard 3.3-V LVTTL at E5" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { td_hs } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "td_hs" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 479 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1590061722047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "td_vs 3.3-V LVTTL E4 " "Pin td_vs uses I/O standard 3.3-V LVTTL at E4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { td_vs } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "td_vs" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 480 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1590061722047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL AD15 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at AD15" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 406 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1590061722047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL AE15 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at AE15" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 407 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1590061722047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[0\] 3.3-V LVTTL W3 " "Pin dram_dq\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[0\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 427 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1590061722047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[1\] 3.3-V LVTTL W2 " "Pin dram_dq\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[1\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 428 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1590061722047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[2\] 3.3-V LVTTL V4 " "Pin dram_dq\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[2\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 429 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1590061722047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[3\] 3.3-V LVTTL W1 " "Pin dram_dq\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[3\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 430 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1590061722047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[4\] 3.3-V LVTTL V3 " "Pin dram_dq\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[4\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 431 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1590061722047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[5\] 3.3-V LVTTL V2 " "Pin dram_dq\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[5\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 432 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1590061722047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[6\] 3.3-V LVTTL V1 " "Pin dram_dq\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[6\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 433 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1590061722047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[7\] 3.3-V LVTTL U3 " "Pin dram_dq\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[7\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 434 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1590061722047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[8\] 3.3-V LVTTL Y3 " "Pin dram_dq\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[8\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 435 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1590061722047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[9\] 3.3-V LVTTL Y4 " "Pin dram_dq\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[9\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 436 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1590061722047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[10\] 3.3-V LVTTL AB1 " "Pin dram_dq\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[10\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 437 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1590061722047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[11\] 3.3-V LVTTL AA3 " "Pin dram_dq\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[11\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 438 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1590061722047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[12\] 3.3-V LVTTL AB2 " "Pin dram_dq\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[12\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 439 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1590061722047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[13\] 3.3-V LVTTL AC1 " "Pin dram_dq\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[13\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 440 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1590061722047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[14\] 3.3-V LVTTL AB3 " "Pin dram_dq\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[14\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 441 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1590061722047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[15\] 3.3-V LVTTL AC2 " "Pin dram_dq\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[15\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 442 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1590061722047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[16\] 3.3-V LVTTL M8 " "Pin dram_dq\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[16] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[16\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 443 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1590061722047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[17\] 3.3-V LVTTL L8 " "Pin dram_dq\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[17] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[17\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 444 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1590061722047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[18\] 3.3-V LVTTL P2 " "Pin dram_dq\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[18] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[18\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 445 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1590061722047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[19\] 3.3-V LVTTL N3 " "Pin dram_dq\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[19] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[19\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 446 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1590061722047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[20\] 3.3-V LVTTL N4 " "Pin dram_dq\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[20] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[20\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 447 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1590061722047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[21\] 3.3-V LVTTL M4 " "Pin dram_dq\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[21] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[21\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 448 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1590061722047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[22\] 3.3-V LVTTL M7 " "Pin dram_dq\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[22] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[22\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 449 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1590061722047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[23\] 3.3-V LVTTL L7 " "Pin dram_dq\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[23] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[23\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 450 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1590061722047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[24\] 3.3-V LVTTL U5 " "Pin dram_dq\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[24] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[24\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 451 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1590061722047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[25\] 3.3-V LVTTL R7 " "Pin dram_dq\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[25] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[25\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 452 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1590061722047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[26\] 3.3-V LVTTL R1 " "Pin dram_dq\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[26] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[26\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 453 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1590061722047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[27\] 3.3-V LVTTL R2 " "Pin dram_dq\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[27] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[27\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 454 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1590061722047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[28\] 3.3-V LVTTL R3 " "Pin dram_dq\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[28] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[28\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 455 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1590061722047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[29\] 3.3-V LVTTL T3 " "Pin dram_dq\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[29] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[29\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 456 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1590061722047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[30\] 3.3-V LVTTL U4 " "Pin dram_dq\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[30] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[30\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 457 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1590061722047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[31\] 3.3-V LVTTL U1 " "Pin dram_dq\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[31] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[31\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 458 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1590061722047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 471 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1590061722047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "td_clk27 3.3-V LVTTL B14 " "Pin td_clk27 uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { td_clk27 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "td_clk27" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 478 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1590061722047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "td_data\[6\] 3.3-V LVTTL E7 " "Pin td_data\[6\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { td_data[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "td_data\[6\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 469 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1590061722047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "td_data\[5\] 3.3-V LVTTL D6 " "Pin td_data\[5\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { td_data[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "td_data\[5\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 468 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1590061722047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "td_data\[1\] 3.3-V LVTTL A7 " "Pin td_data\[1\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { td_data[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "td_data\[1\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 464 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1590061722047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "td_data\[4\] 3.3-V LVTTL D7 " "Pin td_data\[4\] uses I/O standard 3.3-V LVTTL at D7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { td_data[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "td_data\[4\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 467 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1590061722047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "td_data\[0\] 3.3-V LVTTL E8 " "Pin td_data\[0\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { td_data[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "td_data\[0\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 463 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1590061722047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "td_data\[3\] 3.3-V LVTTL C7 " "Pin td_data\[3\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { td_data[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "td_data\[3\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 466 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1590061722047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "td_data\[2\] 3.3-V LVTTL D8 " "Pin td_data\[2\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { td_data[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "td_data\[2\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 465 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1590061722047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "td_data\[7\] 3.3-V LVTTL F7 " "Pin td_data\[7\] uses I/O standard 3.3-V LVTTL at F7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { td_data[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "td_data\[7\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 470 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1590061722047 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1590061722047 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently enabled " "Pin GPIO\[8\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 406 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1590061722050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently enabled " "Pin GPIO\[9\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 407 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1590061722050 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1590061722050 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/kbs2/KBS2/kbs2/Ambilight/output_files/Ambilight_custom.fit.smsg " "Generated suppressed messages file D:/kbs2/KBS2/kbs2/Ambilight/output_files/Ambilight_custom.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1590061722757 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 535 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 535 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5881 " "Peak virtual memory: 5881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590061724791 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 21 13:48:44 2020 " "Processing ended: Thu May 21 13:48:44 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590061724791 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590061724791 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590061724791 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1590061724791 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1590061726109 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590061726115 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 21 13:48:45 2020 " "Processing started: Thu May 21 13:48:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590061726115 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1590061726115 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Ambilight_custom -c Ambilight_custom " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Ambilight_custom -c Ambilight_custom" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1590061726115 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1590061726725 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1590061730334 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1590061730482 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4731 " "Peak virtual memory: 4731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590061730926 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 21 13:48:50 2020 " "Processing ended: Thu May 21 13:48:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590061730926 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590061730926 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590061730926 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1590061730926 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1590061731782 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1590061732589 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590061732595 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 21 13:48:52 2020 " "Processing started: Thu May 21 13:48:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590061732595 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590061732595 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Ambilight_custom -c Ambilight_custom " "Command: quartus_sta Ambilight_custom -c Ambilight_custom" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590061732595 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1590061732744 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1590061733174 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590061733174 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590061733252 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590061733252 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061734231 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061734231 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061734231 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061734231 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061734231 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061734231 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061734231 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061734231 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061734231 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061734231 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061734231 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061734231 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061734231 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061734231 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061734231 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061734231 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061734231 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061734231 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061734231 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061734231 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061734231 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061734231 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061734231 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061734231 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061734231 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061734231 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1590061734231 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061734231 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1590061734231 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_37l1 " "Entity dcfifo_37l1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061734231 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061734231 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1590061734231 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061734231 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590061734231 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1590061734231 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590061734231 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/kbs2/kbs2/kbs2/ambilight/db/ip/ambilight_system/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'd:/kbs2/kbs2/kbs2/ambilight/db/ip/ambilight_system/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590061734335 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/kbs2/kbs2/kbs2/ambilight/db/ip/ambilight_system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/kbs2/kbs2/kbs2/ambilight/db/ip/ambilight_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590061734348 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/kbs2/kbs2/kbs2/ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.sdc " "Reading SDC File: 'd:/kbs2/kbs2/kbs2/ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590061734376 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_addr\[0\] CLOCK_50 " "Register ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_addr\[0\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1590061734460 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1590061734460 "|Ambilight_custom_top|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "td_clk27 " "Node: td_clk27 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|delayed_wrptr_g\[2\] td_clk27 " "Register ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|delayed_wrptr_g\[2\] is being clocked by td_clk27" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1590061734460 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1590061734460 "|Ambilight_custom_top|td_clk27"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: amb\|system_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: amb\|system_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1590061734553 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: amb\|system_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: amb\|system_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1590061734553 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590061734553 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1590061734554 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1590061734554 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1590061734554 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1590061734554 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1590061734555 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1590061734591 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 42.682 " "Worst-case setup slack is 42.682" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590061734642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590061734642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.682               0.000 altera_reserved_tck  " "   42.682               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590061734642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590061734642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590061734659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590061734659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590061734659 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590061734659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.988 " "Worst-case recovery slack is 47.988" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590061734693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590061734693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.988               0.000 altera_reserved_tck  " "   47.988               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590061734693 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590061734693 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.050 " "Worst-case removal slack is 1.050" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590061734706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590061734706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.050               0.000 altera_reserved_tck  " "    1.050               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590061734706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590061734706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.556 " "Worst-case minimum pulse width slack is 49.556" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590061734712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590061734712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.556               0.000 altera_reserved_tck  " "   49.556               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590061734712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590061734712 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590061734857 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590061734857 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590061734857 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.125 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.125" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590061734857 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.085 ns " "Worst Case Available Settling Time: 197.085 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590061734857 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590061734857 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590061734857 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590061734857 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590061734857 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1590061734869 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590061734916 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590061735958 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_addr\[0\] CLOCK_50 " "Register ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_addr\[0\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1590061736404 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1590061736404 "|Ambilight_custom_top|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "td_clk27 " "Node: td_clk27 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|delayed_wrptr_g\[2\] td_clk27 " "Register ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|delayed_wrptr_g\[2\] is being clocked by td_clk27" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1590061736404 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1590061736404 "|Ambilight_custom_top|td_clk27"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: amb\|system_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: amb\|system_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1590061736418 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: amb\|system_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: amb\|system_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1590061736418 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590061736418 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1590061736418 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1590061736418 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1590061736418 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1590061736418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.432 " "Worst-case setup slack is 43.432" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590061736441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590061736441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.432               0.000 altera_reserved_tck  " "   43.432               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590061736441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590061736441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590061736458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590061736458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590061736458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590061736458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.280 " "Worst-case recovery slack is 48.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590061736473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590061736473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.280               0.000 altera_reserved_tck  " "   48.280               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590061736473 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590061736473 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.959 " "Worst-case removal slack is 0.959" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590061736482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590061736482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.959               0.000 altera_reserved_tck  " "    0.959               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590061736482 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590061736482 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.488 " "Worst-case minimum pulse width slack is 49.488" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590061736494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590061736494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.488               0.000 altera_reserved_tck  " "   49.488               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590061736494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590061736494 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590061736610 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590061736610 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590061736610 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.125 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.125" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590061736610 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.375 ns " "Worst Case Available Settling Time: 197.375 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590061736610 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590061736610 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590061736610 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590061736610 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590061736610 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1590061736625 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_addr\[0\] CLOCK_50 " "Register ambilight_system:amb\|ambilight_system_SDRAM:sdram\|m_addr\[0\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1590061736896 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1590061736896 "|Ambilight_custom_top|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "td_clk27 " "Node: td_clk27 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|delayed_wrptr_g\[2\] td_clk27 " "Register ambilight_system:amb\|ambilight_system_Video_In_Subsystem:video_in_subsystem\|ambilight_system_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|delayed_wrptr_g\[2\] is being clocked by td_clk27" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1590061736896 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1590061736896 "|Ambilight_custom_top|td_clk27"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: amb\|system_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: amb\|system_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1590061736908 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: amb\|system_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: amb\|system_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1590061736908 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590061736908 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1590061736908 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1590061736908 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1590061736908 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1590061736908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.749 " "Worst-case setup slack is 46.749" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590061736928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590061736928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.749               0.000 altera_reserved_tck  " "   46.749               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590061736928 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590061736928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590061736941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590061736941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 altera_reserved_tck  " "    0.180               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590061736941 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590061736941 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.326 " "Worst-case recovery slack is 49.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590061736958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590061736958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.326               0.000 altera_reserved_tck  " "   49.326               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590061736958 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590061736958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.498 " "Worst-case removal slack is 0.498" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590061736971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590061736971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.498               0.000 altera_reserved_tck  " "    0.498               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590061736971 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590061736971 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.301 " "Worst-case minimum pulse width slack is 49.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590061736979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590061736979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.301               0.000 altera_reserved_tck  " "   49.301               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590061736979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590061736979 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590061737097 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590061737097 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590061737097 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.125 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.125" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590061737097 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.613 ns " "Worst Case Available Settling Time: 198.613 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590061737097 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590061737097 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590061737097 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590061737097 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590061737097 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590061737570 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590061737573 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 28 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4939 " "Peak virtual memory: 4939 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590061737793 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 21 13:48:57 2020 " "Processing ended: Thu May 21 13:48:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590061737793 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590061737793 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590061737793 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590061737793 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 634 s " "Quartus Prime Full Compilation was successful. 0 errors, 634 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1590061738652 ""}
