============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           May 06 2020  05:59:44 pm
  Module:                 lfsr_behavioral
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (6355 ps) Late External Delay Assertion at pin prob_bit
          Group: C2O
     Startpoint: (R) lfsr_inst/shift_value_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) prob_bit
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     100                  
     Required Time:=    7900                  
      Launch Clock:-       0                  
         Data Path:-    1545                  
             Slack:=    6355                  

Exceptions/Constraints:
  output_delay             2000            chip.sdc_line_8 

#--------------------------------------------------------------------------------------------------------
#          Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  lfsr_inst/shift_value_reg[1]/CK -       -     R     (arrival)     16    -   150     -       0    (-,-) 
  lfsr_inst/shift_value_reg[1]/Q  -       CK->Q R     DFFSRHQX1      2  3.1    75   304     304    (-,-) 
  prob_gen_inst/g6074/Y           -       A->Y  F     INVX1          2  3.0    96    95     399    (-,-) 
  prob_gen_inst/g6069__7114/Y     -       A->Y  F     OR2X1          1  2.0    66   166     565    (-,-) 
  prob_gen_inst/g6063__7675/Y     -       A1->Y R     AOI22X1        1  2.0   145   140     705    (-,-) 
  prob_gen_inst/g6062__2391/Y     -       A1->Y F     OAI22X1        1  2.0   182   209     914    (-,-) 
  prob_gen_inst/g6061__2900/Y     -       B1->Y R     AOI222X1       1  1.8   225   276    1190    (-,-) 
  prob_gen_inst/g6060__6877/Y     -       D->Y  R     OR4X1          1  2.4    66   202    1392    (-,-) 
  prob_gen_inst/g6059__1309/Y     -       C0->Y F     OAI211X2       1  1.6   162   153    1545    (-,-) 
  prob_bit                        -       -     F     (port)         -    -     -     0    1545    (-,-) 
#--------------------------------------------------------------------------------------------------------

