`include "defines.v"

module pc_reg(
    input wire clk,
    input wire rst,
    
    output reg[`InstAddrBus] pc,
    output reg ce  
);

endmodule