<stg><name>aes_expandDecKey</name>


<trans_list>

<trans id="220" from="1" to="2">
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="2" to="3">
<condition id="33">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="2" to="8">
<condition id="34">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="3" to="4">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="4" to="5">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="5" to="6">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="6" to="7">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="7" to="2">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="8" to="9">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="9" to="10">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="10" to="11">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="11" to="12">
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="12" to="13">
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="13" to="14">
<condition id="50">
<or_exp><and_exp><literal name="tmp_115" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="13" to="19">
<condition id="49">
<or_exp><and_exp><literal name="tmp_115" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="14" to="15">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="15" to="16">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="16" to="17">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="17" to="18">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="18" to="13">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="19" to="20">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="20" to="21">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="21" to="22">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="22" to="23">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %rc_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %rc_read)

]]></Node>
<StgValue><ssdm name="rc_read_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %i = phi i5 [ -4, %0 ], [ %i_27, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %tmp = icmp ugt i5 %i, -16

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp, label %2, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %i_27 = add i5 %i, -4

]]></Node>
<StgValue><ssdm name="i_27"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="5">
<![CDATA[
:1  %tmp_90 = zext i5 %i_27 to i64

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %ctx_key_addr = getelementptr [32 x i8]* @ctx_key, i64 0, i64 %tmp_90

]]></Node>
<StgValue><ssdm name="ctx_key_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="5">
<![CDATA[
:3  %ctx_key_load = load i8* %ctx_key_addr, align 4

]]></Node>
<StgValue><ssdm name="ctx_key_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="5">
<![CDATA[
:4  %tmp_91 = zext i5 %i to i64

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %ctx_key_addr_1 = getelementptr [32 x i8]* @ctx_key, i64 0, i64 %tmp_91

]]></Node>
<StgValue><ssdm name="ctx_key_addr_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="5">
<![CDATA[
:6  %ctx_key_load_1 = load i8* %ctx_key_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ctx_key_load_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8">
<![CDATA[
:0  %ctx_key_load_8 = load i8* getelementptr inbounds ([32 x i8]* @ctx_key, i64 0, i64 12), align 4

]]></Node>
<StgValue><ssdm name="ctx_key_load_8"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8">
<![CDATA[
:7  %ctx_key_load_10 = load i8* getelementptr inbounds ([32 x i8]* @ctx_key, i64 0, i64 13), align 1

]]></Node>
<StgValue><ssdm name="ctx_key_load_10"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="39" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="5">
<![CDATA[
:3  %ctx_key_load = load i8* %ctx_key_addr, align 4

]]></Node>
<StgValue><ssdm name="ctx_key_load"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="5">
<![CDATA[
:6  %ctx_key_load_1 = load i8* %ctx_key_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ctx_key_load_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %tmp_92 = xor i8 %ctx_key_load_1, %ctx_key_load

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:9  %tmp_93 = add i5 %i, -3

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="5">
<![CDATA[
:10  %tmp_94 = zext i5 %tmp_93 to i64

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %ctx_key_addr_2 = getelementptr [32 x i8]* @ctx_key, i64 0, i64 %tmp_94

]]></Node>
<StgValue><ssdm name="ctx_key_addr_2"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="5">
<![CDATA[
:12  %ctx_key_load_2 = load i8* %ctx_key_addr_2, align 1

]]></Node>
<StgValue><ssdm name="ctx_key_load_2"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:13  %tmp_95 = or i5 %i, 1

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="5">
<![CDATA[
:14  %tmp_96 = zext i5 %tmp_95 to i64

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %ctx_key_addr_3 = getelementptr [32 x i8]* @ctx_key, i64 0, i64 %tmp_96

]]></Node>
<StgValue><ssdm name="ctx_key_addr_3"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="5">
<![CDATA[
:16  %ctx_key_load_3 = load i8* %ctx_key_addr_3, align 1

]]></Node>
<StgValue><ssdm name="ctx_key_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="50" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="5">
<![CDATA[
:12  %ctx_key_load_2 = load i8* %ctx_key_addr_2, align 1

]]></Node>
<StgValue><ssdm name="ctx_key_load_2"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="5">
<![CDATA[
:16  %ctx_key_load_3 = load i8* %ctx_key_addr_3, align 1

]]></Node>
<StgValue><ssdm name="ctx_key_load_3"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:17  %tmp_97 = xor i8 %ctx_key_load_3, %ctx_key_load_2

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:19  %tmp_98 = add i5 %i, -2

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="5">
<![CDATA[
:20  %tmp_99 = zext i5 %tmp_98 to i64

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %ctx_key_addr_4 = getelementptr [32 x i8]* @ctx_key, i64 0, i64 %tmp_99

]]></Node>
<StgValue><ssdm name="ctx_key_addr_4"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="5">
<![CDATA[
:22  %ctx_key_load_4 = load i8* %ctx_key_addr_4, align 2

]]></Node>
<StgValue><ssdm name="ctx_key_load_4"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:23  %tmp_100 = or i5 %i, 2

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="5">
<![CDATA[
:24  %tmp_101 = zext i5 %tmp_100 to i64

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %ctx_key_addr_5 = getelementptr [32 x i8]* @ctx_key, i64 0, i64 %tmp_101

]]></Node>
<StgValue><ssdm name="ctx_key_addr_5"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="5">
<![CDATA[
:26  %ctx_key_load_5 = load i8* %ctx_key_addr_5, align 2

]]></Node>
<StgValue><ssdm name="ctx_key_load_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="61" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="5">
<![CDATA[
:22  %ctx_key_load_4 = load i8* %ctx_key_addr_4, align 2

]]></Node>
<StgValue><ssdm name="ctx_key_load_4"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="5">
<![CDATA[
:26  %ctx_key_load_5 = load i8* %ctx_key_addr_5, align 2

]]></Node>
<StgValue><ssdm name="ctx_key_load_5"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:27  %tmp_102 = xor i8 %ctx_key_load_5, %ctx_key_load_4

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:29  %tmp_103 = add i5 %i, -1

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="5">
<![CDATA[
:30  %tmp_104 = zext i5 %tmp_103 to i64

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %ctx_key_addr_6 = getelementptr [32 x i8]* @ctx_key, i64 0, i64 %tmp_104

]]></Node>
<StgValue><ssdm name="ctx_key_addr_6"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="5">
<![CDATA[
:32  %ctx_key_load_6 = load i8* %ctx_key_addr_6, align 1

]]></Node>
<StgValue><ssdm name="ctx_key_load_6"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:33  %tmp_105 = or i5 %i, 3

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="5">
<![CDATA[
:34  %tmp_106 = zext i5 %tmp_105 to i64

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %ctx_key_addr_7 = getelementptr [32 x i8]* @ctx_key, i64 0, i64 %tmp_106

]]></Node>
<StgValue><ssdm name="ctx_key_addr_7"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="5">
<![CDATA[
:36  %ctx_key_load_7 = load i8* %ctx_key_addr_7, align 1

]]></Node>
<StgValue><ssdm name="ctx_key_load_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="72" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:8  store i8 %tmp_92, i8* %ctx_key_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:18  store i8 %tmp_97, i8* %ctx_key_addr_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="5">
<![CDATA[
:32  %ctx_key_load_6 = load i8* %ctx_key_addr_6, align 1

]]></Node>
<StgValue><ssdm name="ctx_key_load_6"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="5">
<![CDATA[
:36  %ctx_key_load_7 = load i8* %ctx_key_addr_7, align 1

]]></Node>
<StgValue><ssdm name="ctx_key_load_7"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:37  %tmp_107 = xor i8 %ctx_key_load_7, %ctx_key_load_6

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="77" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:28  store i8 %tmp_102, i8* %ctx_key_addr_5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:38  store i8 %tmp_107, i8* %ctx_key_addr_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
:39  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="80" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8">
<![CDATA[
:0  %ctx_key_load_8 = load i8* getelementptr inbounds ([32 x i8]* @ctx_key, i64 0, i64 12), align 4

]]></Node>
<StgValue><ssdm name="ctx_key_load_8"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8">
<![CDATA[
:7  %ctx_key_load_10 = load i8* getelementptr inbounds ([32 x i8]* @ctx_key, i64 0, i64 13), align 1

]]></Node>
<StgValue><ssdm name="ctx_key_load_10"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8">
<![CDATA[
:14  %ctx_key_load_12 = load i8* getelementptr inbounds ([32 x i8]* @ctx_key, i64 0, i64 14), align 2

]]></Node>
<StgValue><ssdm name="ctx_key_load_12"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8">
<![CDATA[
:21  %ctx_key_load_14 = load i8* getelementptr inbounds ([32 x i8]* @ctx_key, i64 0, i64 15), align 1

]]></Node>
<StgValue><ssdm name="ctx_key_load_14"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="84" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="8">
<![CDATA[
:1  %tmp_s = zext i8 %ctx_key_load_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sbox_addr = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="sbox_addr"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8">
<![CDATA[
:3  %sbox_load = load i8* %sbox_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_load"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8">
<![CDATA[
:4  %ctx_key_load_9 = load i8* getelementptr inbounds ([32 x i8]* @ctx_key, i64 0, i64 16), align 16

]]></Node>
<StgValue><ssdm name="ctx_key_load_9"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="8">
<![CDATA[
:8  %tmp_109 = zext i8 %ctx_key_load_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %sbox_addr_8 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %tmp_109

]]></Node>
<StgValue><ssdm name="sbox_addr_8"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8">
<![CDATA[
:10  %sbox_load_8 = load i8* %sbox_addr_8, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_8"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8">
<![CDATA[
:11  %ctx_key_load_11 = load i8* getelementptr inbounds ([32 x i8]* @ctx_key, i64 0, i64 17), align 1

]]></Node>
<StgValue><ssdm name="ctx_key_load_11"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8">
<![CDATA[
:14  %ctx_key_load_12 = load i8* getelementptr inbounds ([32 x i8]* @ctx_key, i64 0, i64 14), align 2

]]></Node>
<StgValue><ssdm name="ctx_key_load_12"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8">
<![CDATA[
:21  %ctx_key_load_14 = load i8* getelementptr inbounds ([32 x i8]* @ctx_key, i64 0, i64 15), align 1

]]></Node>
<StgValue><ssdm name="ctx_key_load_14"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="94" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8">
<![CDATA[
:3  %sbox_load = load i8* %sbox_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_load"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8">
<![CDATA[
:4  %ctx_key_load_9 = load i8* getelementptr inbounds ([32 x i8]* @ctx_key, i64 0, i64 16), align 16

]]></Node>
<StgValue><ssdm name="ctx_key_load_9"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_108 = xor i8 %ctx_key_load_9, %sbox_load

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8">
<![CDATA[
:10  %sbox_load_8 = load i8* %sbox_addr_8, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_8"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8">
<![CDATA[
:11  %ctx_key_load_11 = load i8* getelementptr inbounds ([32 x i8]* @ctx_key, i64 0, i64 17), align 1

]]></Node>
<StgValue><ssdm name="ctx_key_load_11"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %tmp_110 = xor i8 %ctx_key_load_11, %sbox_load_8

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="8">
<![CDATA[
:15  %tmp_111 = zext i8 %ctx_key_load_12 to i64

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %sbox_addr_9 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %tmp_111

]]></Node>
<StgValue><ssdm name="sbox_addr_9"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8">
<![CDATA[
:17  %sbox_load_9 = load i8* %sbox_addr_9, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_9"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8">
<![CDATA[
:18  %ctx_key_load_13 = load i8* getelementptr inbounds ([32 x i8]* @ctx_key, i64 0, i64 18), align 2

]]></Node>
<StgValue><ssdm name="ctx_key_load_13"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="8">
<![CDATA[
:22  %tmp_113 = zext i8 %ctx_key_load_14 to i64

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %sbox_addr_10 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %tmp_113

]]></Node>
<StgValue><ssdm name="sbox_addr_10"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8">
<![CDATA[
:24  %sbox_load_10 = load i8* %sbox_addr_10, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_10"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8">
<![CDATA[
:25  %ctx_key_load_15 = load i8* getelementptr inbounds ([32 x i8]* @ctx_key, i64 0, i64 19), align 1

]]></Node>
<StgValue><ssdm name="ctx_key_load_15"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="108" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  store i8 %tmp_108, i8* getelementptr inbounds ([32 x i8]* @ctx_key, i64 0, i64 16), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13  store i8 %tmp_110, i8* getelementptr inbounds ([32 x i8]* @ctx_key, i64 0, i64 17), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8">
<![CDATA[
:17  %sbox_load_9 = load i8* %sbox_addr_9, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_9"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8">
<![CDATA[
:18  %ctx_key_load_13 = load i8* getelementptr inbounds ([32 x i8]* @ctx_key, i64 0, i64 18), align 2

]]></Node>
<StgValue><ssdm name="ctx_key_load_13"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:19  %tmp_112 = xor i8 %ctx_key_load_13, %sbox_load_9

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8">
<![CDATA[
:24  %sbox_load_10 = load i8* %sbox_addr_10, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_10"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8">
<![CDATA[
:25  %ctx_key_load_15 = load i8* getelementptr inbounds ([32 x i8]* @ctx_key, i64 0, i64 19), align 1

]]></Node>
<StgValue><ssdm name="ctx_key_load_15"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:26  %tmp_114 = xor i8 %ctx_key_load_15, %sbox_load_10

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="116" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:20  store i8 %tmp_112, i8* getelementptr inbounds ([32 x i8]* @ctx_key, i64 0, i64 18), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:27  store i8 %tmp_114, i8* getelementptr inbounds ([32 x i8]* @ctx_key, i64 0, i64 19), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
:28  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="119" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %i_1 = phi i4 [ -4, %3 ], [ %i_s, %5 ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %tmp_115 = icmp eq i4 %i_1, 0

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="121" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="122" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_115, label %6, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="4">
<![CDATA[
:0  %tmp_150_cast = zext i4 %i_1 to i5

]]></Node>
<StgValue><ssdm name="tmp_150_cast"/></StgValue>
</operation>

<operation id="124" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %tmp_126 = add i5 %tmp_150_cast, -4

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="125" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="5">
<![CDATA[
:2  %tmp_127 = sext i5 %tmp_126 to i64

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="126" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %ctx_key_addr_8 = getelementptr [32 x i8]* @ctx_key, i64 0, i64 %tmp_127

]]></Node>
<StgValue><ssdm name="ctx_key_addr_8"/></StgValue>
</operation>

<operation id="127" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="5">
<![CDATA[
:4  %ctx_key_load_24 = load i8* %ctx_key_addr_8, align 4

]]></Node>
<StgValue><ssdm name="ctx_key_load_24"/></StgValue>
</operation>

<operation id="128" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="4">
<![CDATA[
:5  %tmp_128 = zext i4 %i_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="129" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %ctx_key_addr_9 = getelementptr [32 x i8]* @ctx_key, i64 0, i64 %tmp_128

]]></Node>
<StgValue><ssdm name="ctx_key_addr_9"/></StgValue>
</operation>

<operation id="130" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="5">
<![CDATA[
:7  %ctx_key_load_25 = load i8* %ctx_key_addr_9, align 4

]]></Node>
<StgValue><ssdm name="ctx_key_load_25"/></StgValue>
</operation>

<operation id="131" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8">
<![CDATA[
:5  %ctx_key_load_16 = load i8* getelementptr inbounds ([32 x i8]* @ctx_key, i64 0, i64 29), align 1

]]></Node>
<StgValue><ssdm name="ctx_key_load_16"/></StgValue>
</operation>

<operation id="132" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8">
<![CDATA[
:13  %ctx_key_load_18 = load i8* getelementptr inbounds ([32 x i8]* @ctx_key, i64 0, i64 30), align 2

]]></Node>
<StgValue><ssdm name="ctx_key_load_18"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="133" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="5">
<![CDATA[
:4  %ctx_key_load_24 = load i8* %ctx_key_addr_8, align 4

]]></Node>
<StgValue><ssdm name="ctx_key_load_24"/></StgValue>
</operation>

<operation id="134" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="5">
<![CDATA[
:7  %ctx_key_load_25 = load i8* %ctx_key_addr_9, align 4

]]></Node>
<StgValue><ssdm name="ctx_key_load_25"/></StgValue>
</operation>

<operation id="135" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %tmp_129 = xor i8 %ctx_key_load_25, %ctx_key_load_24

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="136" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:10  %tmp_130 = add i5 %tmp_150_cast, -3

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="137" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="5">
<![CDATA[
:11  %tmp_131 = sext i5 %tmp_130 to i64

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="138" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %ctx_key_addr_10 = getelementptr [32 x i8]* @ctx_key, i64 0, i64 %tmp_131

]]></Node>
<StgValue><ssdm name="ctx_key_addr_10"/></StgValue>
</operation>

<operation id="139" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="5">
<![CDATA[
:13  %ctx_key_load_26 = load i8* %ctx_key_addr_10, align 1

]]></Node>
<StgValue><ssdm name="ctx_key_load_26"/></StgValue>
</operation>

<operation id="140" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:14  %tmp_132 = or i4 %i_1, 1

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="141" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="4">
<![CDATA[
:15  %tmp_133 = zext i4 %tmp_132 to i64

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="142" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %ctx_key_addr_11 = getelementptr [32 x i8]* @ctx_key, i64 0, i64 %tmp_133

]]></Node>
<StgValue><ssdm name="ctx_key_addr_11"/></StgValue>
</operation>

<operation id="143" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="5">
<![CDATA[
:17  %ctx_key_load_27 = load i8* %ctx_key_addr_11, align 1

]]></Node>
<StgValue><ssdm name="ctx_key_load_27"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="144" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="5">
<![CDATA[
:13  %ctx_key_load_26 = load i8* %ctx_key_addr_10, align 1

]]></Node>
<StgValue><ssdm name="ctx_key_load_26"/></StgValue>
</operation>

<operation id="145" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="5">
<![CDATA[
:17  %ctx_key_load_27 = load i8* %ctx_key_addr_11, align 1

]]></Node>
<StgValue><ssdm name="ctx_key_load_27"/></StgValue>
</operation>

<operation id="146" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:18  %tmp_134 = xor i8 %ctx_key_load_27, %ctx_key_load_26

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="147" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:20  %tmp_135 = add i5 %tmp_150_cast, -2

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="148" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="5">
<![CDATA[
:21  %tmp_136 = sext i5 %tmp_135 to i64

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="149" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %ctx_key_addr_12 = getelementptr [32 x i8]* @ctx_key, i64 0, i64 %tmp_136

]]></Node>
<StgValue><ssdm name="ctx_key_addr_12"/></StgValue>
</operation>

<operation id="150" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="5">
<![CDATA[
:23  %ctx_key_load_28 = load i8* %ctx_key_addr_12, align 2

]]></Node>
<StgValue><ssdm name="ctx_key_load_28"/></StgValue>
</operation>

<operation id="151" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:24  %tmp_137 = or i4 %i_1, 2

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="152" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="4">
<![CDATA[
:25  %tmp_138 = zext i4 %tmp_137 to i64

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="153" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %ctx_key_addr_13 = getelementptr [32 x i8]* @ctx_key, i64 0, i64 %tmp_138

]]></Node>
<StgValue><ssdm name="ctx_key_addr_13"/></StgValue>
</operation>

<operation id="154" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="5">
<![CDATA[
:27  %ctx_key_load_29 = load i8* %ctx_key_addr_13, align 2

]]></Node>
<StgValue><ssdm name="ctx_key_load_29"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="155" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="5">
<![CDATA[
:23  %ctx_key_load_28 = load i8* %ctx_key_addr_12, align 2

]]></Node>
<StgValue><ssdm name="ctx_key_load_28"/></StgValue>
</operation>

<operation id="156" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="5">
<![CDATA[
:27  %ctx_key_load_29 = load i8* %ctx_key_addr_13, align 2

]]></Node>
<StgValue><ssdm name="ctx_key_load_29"/></StgValue>
</operation>

<operation id="157" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:28  %tmp_139 = xor i8 %ctx_key_load_29, %ctx_key_load_28

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="158" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:30  %tmp_140 = add i4 %i_1, -1

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="159" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="4">
<![CDATA[
:31  %tmp_141 = zext i4 %tmp_140 to i64

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="160" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %ctx_key_addr_14 = getelementptr [32 x i8]* @ctx_key, i64 0, i64 %tmp_141

]]></Node>
<StgValue><ssdm name="ctx_key_addr_14"/></StgValue>
</operation>

<operation id="161" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="5">
<![CDATA[
:33  %ctx_key_load_30 = load i8* %ctx_key_addr_14, align 1

]]></Node>
<StgValue><ssdm name="ctx_key_load_30"/></StgValue>
</operation>

<operation id="162" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:34  %tmp_142 = or i4 %i_1, 3

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="163" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="4">
<![CDATA[
:35  %tmp_143 = zext i4 %tmp_142 to i64

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="164" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %ctx_key_addr_15 = getelementptr [32 x i8]* @ctx_key, i64 0, i64 %tmp_143

]]></Node>
<StgValue><ssdm name="ctx_key_addr_15"/></StgValue>
</operation>

<operation id="165" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="5">
<![CDATA[
:37  %ctx_key_load_31 = load i8* %ctx_key_addr_15, align 1

]]></Node>
<StgValue><ssdm name="ctx_key_load_31"/></StgValue>
</operation>

<operation id="166" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:40  %i_s = add i4 %i_1, -4

]]></Node>
<StgValue><ssdm name="i_s"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="167" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:9  store i8 %tmp_129, i8* %ctx_key_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:19  store i8 %tmp_134, i8* %ctx_key_addr_11, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="5">
<![CDATA[
:33  %ctx_key_load_30 = load i8* %ctx_key_addr_14, align 1

]]></Node>
<StgValue><ssdm name="ctx_key_load_30"/></StgValue>
</operation>

<operation id="170" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="5">
<![CDATA[
:37  %ctx_key_load_31 = load i8* %ctx_key_addr_15, align 1

]]></Node>
<StgValue><ssdm name="ctx_key_load_31"/></StgValue>
</operation>

<operation id="171" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:38  %tmp_144 = xor i8 %ctx_key_load_31, %ctx_key_load_30

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="172" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:29  store i8 %tmp_139, i8* %ctx_key_addr_13, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:39  store i8 %tmp_144, i8* %ctx_key_addr_15, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
:41  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="175" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8">
<![CDATA[
:5  %ctx_key_load_16 = load i8* getelementptr inbounds ([32 x i8]* @ctx_key, i64 0, i64 29), align 1

]]></Node>
<StgValue><ssdm name="ctx_key_load_16"/></StgValue>
</operation>

<operation id="176" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8">
<![CDATA[
:13  %ctx_key_load_18 = load i8* getelementptr inbounds ([32 x i8]* @ctx_key, i64 0, i64 30), align 2

]]></Node>
<StgValue><ssdm name="ctx_key_load_18"/></StgValue>
</operation>

<operation id="177" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8">
<![CDATA[
:20  %ctx_key_load_20 = load i8* getelementptr inbounds ([32 x i8]* @ctx_key, i64 0, i64 31), align 1

]]></Node>
<StgValue><ssdm name="ctx_key_load_20"/></StgValue>
</operation>

<operation id="178" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8">
<![CDATA[
:27  %ctx_key_load_22 = load i8* getelementptr inbounds ([32 x i8]* @ctx_key, i64 0, i64 28), align 4

]]></Node>
<StgValue><ssdm name="ctx_key_load_22"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="179" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="8">
<![CDATA[
:6  %tmp_118 = zext i8 %ctx_key_load_16 to i64

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="180" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %sbox_addr_11 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %tmp_118

]]></Node>
<StgValue><ssdm name="sbox_addr_11"/></StgValue>
</operation>

<operation id="181" st_id="20" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8">
<![CDATA[
:8  %sbox_load_11 = load i8* %sbox_addr_11, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_11"/></StgValue>
</operation>

<operation id="182" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8">
<![CDATA[
:9  %ctx_key_load_17 = load i8* getelementptr inbounds ([32 x i8]* @ctx_key, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="ctx_key_load_17"/></StgValue>
</operation>

<operation id="183" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="8">
<![CDATA[
:14  %tmp_120 = zext i8 %ctx_key_load_18 to i64

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="184" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %sbox_addr_12 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %tmp_120

]]></Node>
<StgValue><ssdm name="sbox_addr_12"/></StgValue>
</operation>

<operation id="185" st_id="20" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8">
<![CDATA[
:16  %sbox_load_12 = load i8* %sbox_addr_12, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_12"/></StgValue>
</operation>

<operation id="186" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8">
<![CDATA[
:17  %ctx_key_load_19 = load i8* getelementptr inbounds ([32 x i8]* @ctx_key, i64 0, i64 1), align 1

]]></Node>
<StgValue><ssdm name="ctx_key_load_19"/></StgValue>
</operation>

<operation id="187" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8">
<![CDATA[
:20  %ctx_key_load_20 = load i8* getelementptr inbounds ([32 x i8]* @ctx_key, i64 0, i64 31), align 1

]]></Node>
<StgValue><ssdm name="ctx_key_load_20"/></StgValue>
</operation>

<operation id="188" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8">
<![CDATA[
:27  %ctx_key_load_22 = load i8* getelementptr inbounds ([32 x i8]* @ctx_key, i64 0, i64 28), align 4

]]></Node>
<StgValue><ssdm name="ctx_key_load_22"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="189" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_116 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %rc_read_2, i32 1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="190" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="7">
<![CDATA[
:1  %tmp_11 = zext i7 %tmp_116 to i8

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="191" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="8">
<![CDATA[
:2  %tmp_26 = trunc i8 %rc_read_2 to i1

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="192" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:3  %tmp_117 = select i1 %tmp_26, i8 -115, i8 0

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="193" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %rc_write_assign = xor i8 %tmp_117, %tmp_11

]]></Node>
<StgValue><ssdm name="rc_write_assign"/></StgValue>
</operation>

<operation id="194" st_id="21" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8">
<![CDATA[
:8  %sbox_load_11 = load i8* %sbox_addr_11, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_11"/></StgValue>
</operation>

<operation id="195" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8">
<![CDATA[
:9  %ctx_key_load_17 = load i8* getelementptr inbounds ([32 x i8]* @ctx_key, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="ctx_key_load_17"/></StgValue>
</operation>

<operation id="196" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10  %tmp1 = xor i8 %ctx_key_load_17, %rc_write_assign

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="197" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11  %tmp_119 = xor i8 %tmp1, %sbox_load_11

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="198" st_id="21" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8">
<![CDATA[
:16  %sbox_load_12 = load i8* %sbox_addr_12, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_12"/></StgValue>
</operation>

<operation id="199" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8">
<![CDATA[
:17  %ctx_key_load_19 = load i8* getelementptr inbounds ([32 x i8]* @ctx_key, i64 0, i64 1), align 1

]]></Node>
<StgValue><ssdm name="ctx_key_load_19"/></StgValue>
</operation>

<operation id="200" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:18  %tmp_121 = xor i8 %ctx_key_load_19, %sbox_load_12

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="201" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="8">
<![CDATA[
:21  %tmp_122 = zext i8 %ctx_key_load_20 to i64

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="202" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %sbox_addr_13 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %tmp_122

]]></Node>
<StgValue><ssdm name="sbox_addr_13"/></StgValue>
</operation>

<operation id="203" st_id="21" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8">
<![CDATA[
:23  %sbox_load_13 = load i8* %sbox_addr_13, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_13"/></StgValue>
</operation>

<operation id="204" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8">
<![CDATA[
:24  %ctx_key_load_21 = load i8* getelementptr inbounds ([32 x i8]* @ctx_key, i64 0, i64 2), align 2

]]></Node>
<StgValue><ssdm name="ctx_key_load_21"/></StgValue>
</operation>

<operation id="205" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="8">
<![CDATA[
:28  %tmp_124 = zext i8 %ctx_key_load_22 to i64

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="206" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %sbox_addr_14 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %tmp_124

]]></Node>
<StgValue><ssdm name="sbox_addr_14"/></StgValue>
</operation>

<operation id="207" st_id="21" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8">
<![CDATA[
:30  %sbox_load_14 = load i8* %sbox_addr_14, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_14"/></StgValue>
</operation>

<operation id="208" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8">
<![CDATA[
:31  %ctx_key_load_23 = load i8* getelementptr inbounds ([32 x i8]* @ctx_key, i64 0, i64 3), align 1

]]></Node>
<StgValue><ssdm name="ctx_key_load_23"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="209" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  store i8 %tmp_119, i8* getelementptr inbounds ([32 x i8]* @ctx_key, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:19  store i8 %tmp_121, i8* getelementptr inbounds ([32 x i8]* @ctx_key, i64 0, i64 1), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="22" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8">
<![CDATA[
:23  %sbox_load_13 = load i8* %sbox_addr_13, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_13"/></StgValue>
</operation>

<operation id="212" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8">
<![CDATA[
:24  %ctx_key_load_21 = load i8* getelementptr inbounds ([32 x i8]* @ctx_key, i64 0, i64 2), align 2

]]></Node>
<StgValue><ssdm name="ctx_key_load_21"/></StgValue>
</operation>

<operation id="213" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:25  %tmp_123 = xor i8 %ctx_key_load_21, %sbox_load_13

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="214" st_id="22" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8">
<![CDATA[
:30  %sbox_load_14 = load i8* %sbox_addr_14, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_14"/></StgValue>
</operation>

<operation id="215" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8">
<![CDATA[
:31  %ctx_key_load_23 = load i8* getelementptr inbounds ([32 x i8]* @ctx_key, i64 0, i64 3), align 1

]]></Node>
<StgValue><ssdm name="ctx_key_load_23"/></StgValue>
</operation>

<operation id="216" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:32  %tmp_125 = xor i8 %ctx_key_load_23, %sbox_load_14

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="217" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:26  store i8 %tmp_123, i8* getelementptr inbounds ([32 x i8]* @ctx_key, i64 0, i64 2), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:33  store i8 %tmp_125, i8* getelementptr inbounds ([32 x i8]* @ctx_key, i64 0, i64 3), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="8">
<![CDATA[
:34  ret i8 %rc_write_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
