
Loading design for application trce from file stackpointer00_stackpointer0.ncd.
Design name: topStack00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4
Tue Apr 28 15:51:55 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o stackpointer00_stackpointer0.twr -gui -msgset C:/lscc/diamond/3.11_x64/bin/nt64/Arqui/Practicas/stackpointer00/promote.xml stackpointer00_stackpointer0.ncd stackpointer00_stackpointer0.prf 
Design file:     stackpointer00_stackpointer0.ncd
Preference file: stackpointer00_stackpointer0.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "RA00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 466.607ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/D01/sdiv[10]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/D01/sdiv[20]  (to RA00/sclk +)

   Delay:              14.012ns  (48.6% logic, 51.4% route), 20 logic levels.

 Constraint Details:

     14.012ns physical path delay RA00/D01/SLICE_11 to RA00/D01/SLICE_6 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.607ns

 Physical Path Details:

      Data path RA00/D01/SLICE_11 to RA00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C19B.CLK to     R17C19B.Q1 RA00/D01/SLICE_11 (from RA00/sclk)
ROUTE         2     1.230     R17C19B.Q1 to     R16C19B.A0 RA00/D01/sdiv[10]
CTOF_DEL    ---     0.452     R16C19B.A0 to     R16C19B.F0 RA00/D01/SLICE_88
ROUTE         1     0.659     R16C19B.F0 to     R16C19D.C1 RA00/D01/outdiv_0_sqmuxa_7_i_a2_8
CTOF_DEL    ---     0.452     R16C19D.C1 to     R16C19D.F1 RA00/D01/SLICE_71
ROUTE         2     0.667     R16C19D.F1 to     R16C19B.C1 RA00/D01/outdiv_0_sqmuxa_7_i_a2
CTOF_DEL    ---     0.452     R16C19B.C1 to     R16C19B.F1 RA00/D01/SLICE_88
ROUTE         3     0.859     R16C19B.F1 to     R16C20B.A1 RA00/D01/N_65
CTOF_DEL    ---     0.452     R16C20B.A1 to     R16C20B.F1 RA00/D01/SLICE_68
ROUTE         4     0.406     R16C20B.F1 to     R16C20A.C1 RA00/D01/N_66
CTOF_DEL    ---     0.452     R16C20A.C1 to     R16C20A.F1 RA00/D01/SLICE_63
ROUTE         2     1.187     R16C20A.F1 to     R15C19C.B1 RA00/D01/N_14
CTOF_DEL    ---     0.452     R15C19C.B1 to     R15C19C.F1 RA00/D01/SLICE_87
ROUTE         1     0.269     R15C19C.F1 to     R15C19B.D1 RA00/D01/un1_sdiv69_4_1
CTOF_DEL    ---     0.452     R15C19B.D1 to     R15C19B.F1 RA00/D01/SLICE_70
ROUTE         2     0.670     R15C19B.F1 to     R15C20C.C1 RA00/D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R15C20C.C1 to     R15C20C.F1 RA00/D01/SLICE_67
ROUTE         1     1.252     R15C20C.F1 to     R17C18A.A0 RA00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R17C18A.A0 to    R17C18A.FCO RA00/D01/SLICE_16
ROUTE         1     0.000    R17C18A.FCO to    R17C18B.FCI RA00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R17C18B.FCI to    R17C18B.FCO RA00/D01/SLICE_15
ROUTE         1     0.000    R17C18B.FCO to    R17C18C.FCI RA00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R17C18C.FCI to    R17C18C.FCO RA00/D01/SLICE_14
ROUTE         1     0.000    R17C18C.FCO to    R17C18D.FCI RA00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R17C18D.FCI to    R17C18D.FCO RA00/D01/SLICE_13
ROUTE         1     0.000    R17C18D.FCO to    R17C19A.FCI RA00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R17C19A.FCI to    R17C19A.FCO RA00/D01/SLICE_12
ROUTE         1     0.000    R17C19A.FCO to    R17C19B.FCI RA00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R17C19B.FCI to    R17C19B.FCO RA00/D01/SLICE_11
ROUTE         1     0.000    R17C19B.FCO to    R17C19C.FCI RA00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R17C19C.FCI to    R17C19C.FCO RA00/D01/SLICE_10
ROUTE         1     0.000    R17C19C.FCO to    R17C19D.FCI RA00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R17C19D.FCI to    R17C19D.FCO RA00/D01/SLICE_9
ROUTE         1     0.000    R17C19D.FCO to    R17C20A.FCI RA00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R17C20A.FCI to    R17C20A.FCO RA00/D01/SLICE_8
ROUTE         1     0.000    R17C20A.FCO to    R17C20B.FCI RA00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R17C20B.FCI to    R17C20B.FCO RA00/D01/SLICE_7
ROUTE         1     0.000    R17C20B.FCO to    R17C20C.FCI RA00/D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R17C20C.FCI to     R17C20C.F1 RA00/D01/SLICE_6
ROUTE         1     0.000     R17C20C.F1 to    R17C20C.DI1 RA00/D01/un1_sdiv[21] (to RA00/sclk)
                  --------
                   14.012   (48.6% logic, 51.4% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/D00/OSCInst0 to RA00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R17C19B.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/D00/OSCInst0 to RA00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R17C20C.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.659ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/D01/sdiv[10]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/D01/sdiv[19]  (to RA00/sclk +)

   Delay:              13.960ns  (48.4% logic, 51.6% route), 20 logic levels.

 Constraint Details:

     13.960ns physical path delay RA00/D01/SLICE_11 to RA00/D01/SLICE_6 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.659ns

 Physical Path Details:

      Data path RA00/D01/SLICE_11 to RA00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C19B.CLK to     R17C19B.Q1 RA00/D01/SLICE_11 (from RA00/sclk)
ROUTE         2     1.230     R17C19B.Q1 to     R16C19B.A0 RA00/D01/sdiv[10]
CTOF_DEL    ---     0.452     R16C19B.A0 to     R16C19B.F0 RA00/D01/SLICE_88
ROUTE         1     0.659     R16C19B.F0 to     R16C19D.C1 RA00/D01/outdiv_0_sqmuxa_7_i_a2_8
CTOF_DEL    ---     0.452     R16C19D.C1 to     R16C19D.F1 RA00/D01/SLICE_71
ROUTE         2     0.667     R16C19D.F1 to     R16C19B.C1 RA00/D01/outdiv_0_sqmuxa_7_i_a2
CTOF_DEL    ---     0.452     R16C19B.C1 to     R16C19B.F1 RA00/D01/SLICE_88
ROUTE         3     0.859     R16C19B.F1 to     R16C20B.A1 RA00/D01/N_65
CTOF_DEL    ---     0.452     R16C20B.A1 to     R16C20B.F1 RA00/D01/SLICE_68
ROUTE         4     0.406     R16C20B.F1 to     R16C20A.C1 RA00/D01/N_66
CTOF_DEL    ---     0.452     R16C20A.C1 to     R16C20A.F1 RA00/D01/SLICE_63
ROUTE         2     1.187     R16C20A.F1 to     R15C19C.B1 RA00/D01/N_14
CTOF_DEL    ---     0.452     R15C19C.B1 to     R15C19C.F1 RA00/D01/SLICE_87
ROUTE         1     0.269     R15C19C.F1 to     R15C19B.D1 RA00/D01/un1_sdiv69_4_1
CTOF_DEL    ---     0.452     R15C19B.D1 to     R15C19B.F1 RA00/D01/SLICE_70
ROUTE         2     0.670     R15C19B.F1 to     R15C20C.C1 RA00/D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R15C20C.C1 to     R15C20C.F1 RA00/D01/SLICE_67
ROUTE         1     1.252     R15C20C.F1 to     R17C18A.A0 RA00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R17C18A.A0 to    R17C18A.FCO RA00/D01/SLICE_16
ROUTE         1     0.000    R17C18A.FCO to    R17C18B.FCI RA00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R17C18B.FCI to    R17C18B.FCO RA00/D01/SLICE_15
ROUTE         1     0.000    R17C18B.FCO to    R17C18C.FCI RA00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R17C18C.FCI to    R17C18C.FCO RA00/D01/SLICE_14
ROUTE         1     0.000    R17C18C.FCO to    R17C18D.FCI RA00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R17C18D.FCI to    R17C18D.FCO RA00/D01/SLICE_13
ROUTE         1     0.000    R17C18D.FCO to    R17C19A.FCI RA00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R17C19A.FCI to    R17C19A.FCO RA00/D01/SLICE_12
ROUTE         1     0.000    R17C19A.FCO to    R17C19B.FCI RA00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R17C19B.FCI to    R17C19B.FCO RA00/D01/SLICE_11
ROUTE         1     0.000    R17C19B.FCO to    R17C19C.FCI RA00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R17C19C.FCI to    R17C19C.FCO RA00/D01/SLICE_10
ROUTE         1     0.000    R17C19C.FCO to    R17C19D.FCI RA00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R17C19D.FCI to    R17C19D.FCO RA00/D01/SLICE_9
ROUTE         1     0.000    R17C19D.FCO to    R17C20A.FCI RA00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R17C20A.FCI to    R17C20A.FCO RA00/D01/SLICE_8
ROUTE         1     0.000    R17C20A.FCO to    R17C20B.FCI RA00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R17C20B.FCI to    R17C20B.FCO RA00/D01/SLICE_7
ROUTE         1     0.000    R17C20B.FCO to    R17C20C.FCI RA00/D01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R17C20C.FCI to     R17C20C.F0 RA00/D01/SLICE_6
ROUTE         1     0.000     R17C20C.F0 to    R17C20C.DI0 RA00/D01/un1_sdiv[20] (to RA00/sclk)
                  --------
                   13.960   (48.4% logic, 51.6% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/D00/OSCInst0 to RA00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R17C19B.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/D00/OSCInst0 to RA00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R17C20C.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.684ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/D01/sdiv[7]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/D01/sdiv[20]  (to RA00/sclk +)

   Delay:              13.935ns  (48.9% logic, 51.1% route), 20 logic levels.

 Constraint Details:

     13.935ns physical path delay RA00/D01/SLICE_12 to RA00/D01/SLICE_6 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.684ns

 Physical Path Details:

      Data path RA00/D01/SLICE_12 to RA00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C19A.CLK to     R17C19A.Q0 RA00/D01/SLICE_12 (from RA00/sclk)
ROUTE         2     0.961     R17C19A.Q0 to     R16C18A.C0 RA00/D01/sdiv[7]
CTOF_DEL    ---     0.452     R16C18A.C0 to     R16C18A.F0 RA00/D01/SLICE_89
ROUTE         1     0.851     R16C18A.F0 to     R16C19D.A1 RA00/D01/outdiv_0_sqmuxa_7_i_a2_7
CTOF_DEL    ---     0.452     R16C19D.A1 to     R16C19D.F1 RA00/D01/SLICE_71
ROUTE         2     0.667     R16C19D.F1 to     R16C19B.C1 RA00/D01/outdiv_0_sqmuxa_7_i_a2
CTOF_DEL    ---     0.452     R16C19B.C1 to     R16C19B.F1 RA00/D01/SLICE_88
ROUTE         3     0.859     R16C19B.F1 to     R16C20B.A1 RA00/D01/N_65
CTOF_DEL    ---     0.452     R16C20B.A1 to     R16C20B.F1 RA00/D01/SLICE_68
ROUTE         4     0.406     R16C20B.F1 to     R16C20A.C1 RA00/D01/N_66
CTOF_DEL    ---     0.452     R16C20A.C1 to     R16C20A.F1 RA00/D01/SLICE_63
ROUTE         2     1.187     R16C20A.F1 to     R15C19C.B1 RA00/D01/N_14
CTOF_DEL    ---     0.452     R15C19C.B1 to     R15C19C.F1 RA00/D01/SLICE_87
ROUTE         1     0.269     R15C19C.F1 to     R15C19B.D1 RA00/D01/un1_sdiv69_4_1
CTOF_DEL    ---     0.452     R15C19B.D1 to     R15C19B.F1 RA00/D01/SLICE_70
ROUTE         2     0.670     R15C19B.F1 to     R15C20C.C1 RA00/D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R15C20C.C1 to     R15C20C.F1 RA00/D01/SLICE_67
ROUTE         1     1.252     R15C20C.F1 to     R17C18A.A0 RA00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R17C18A.A0 to    R17C18A.FCO RA00/D01/SLICE_16
ROUTE         1     0.000    R17C18A.FCO to    R17C18B.FCI RA00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R17C18B.FCI to    R17C18B.FCO RA00/D01/SLICE_15
ROUTE         1     0.000    R17C18B.FCO to    R17C18C.FCI RA00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R17C18C.FCI to    R17C18C.FCO RA00/D01/SLICE_14
ROUTE         1     0.000    R17C18C.FCO to    R17C18D.FCI RA00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R17C18D.FCI to    R17C18D.FCO RA00/D01/SLICE_13
ROUTE         1     0.000    R17C18D.FCO to    R17C19A.FCI RA00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R17C19A.FCI to    R17C19A.FCO RA00/D01/SLICE_12
ROUTE         1     0.000    R17C19A.FCO to    R17C19B.FCI RA00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R17C19B.FCI to    R17C19B.FCO RA00/D01/SLICE_11
ROUTE         1     0.000    R17C19B.FCO to    R17C19C.FCI RA00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R17C19C.FCI to    R17C19C.FCO RA00/D01/SLICE_10
ROUTE         1     0.000    R17C19C.FCO to    R17C19D.FCI RA00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R17C19D.FCI to    R17C19D.FCO RA00/D01/SLICE_9
ROUTE         1     0.000    R17C19D.FCO to    R17C20A.FCI RA00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R17C20A.FCI to    R17C20A.FCO RA00/D01/SLICE_8
ROUTE         1     0.000    R17C20A.FCO to    R17C20B.FCI RA00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R17C20B.FCI to    R17C20B.FCO RA00/D01/SLICE_7
ROUTE         1     0.000    R17C20B.FCO to    R17C20C.FCI RA00/D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R17C20C.FCI to     R17C20C.F1 RA00/D01/SLICE_6
ROUTE         1     0.000     R17C20C.F1 to    R17C20C.DI1 RA00/D01/un1_sdiv[21] (to RA00/sclk)
                  --------
                   13.935   (48.9% logic, 51.1% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/D00/OSCInst0 to RA00/D01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R17C19A.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/D00/OSCInst0 to RA00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R17C20C.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.694ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/D01/sdiv[2]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/D01/sdiv[20]  (to RA00/sclk +)

   Delay:              13.925ns  (48.9% logic, 51.1% route), 20 logic levels.

 Constraint Details:

     13.925ns physical path delay RA00/D01/SLICE_15 to RA00/D01/SLICE_6 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.694ns

 Physical Path Details:

      Data path RA00/D01/SLICE_15 to RA00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C18B.CLK to     R17C18B.Q1 RA00/D01/SLICE_15 (from RA00/sclk)
ROUTE         2     1.261     R17C18B.Q1 to     R16C18A.B1 RA00/D01/sdiv[2]
CTOF_DEL    ---     0.452     R16C18A.B1 to     R16C18A.F1 RA00/D01/SLICE_89
ROUTE         1     0.541     R16C18A.F1 to     R16C19D.D1 RA00/D01/outdiv_0_sqmuxa_7_i_a2_6
CTOF_DEL    ---     0.452     R16C19D.D1 to     R16C19D.F1 RA00/D01/SLICE_71
ROUTE         2     0.667     R16C19D.F1 to     R16C19B.C1 RA00/D01/outdiv_0_sqmuxa_7_i_a2
CTOF_DEL    ---     0.452     R16C19B.C1 to     R16C19B.F1 RA00/D01/SLICE_88
ROUTE         3     0.859     R16C19B.F1 to     R16C20B.A1 RA00/D01/N_65
CTOF_DEL    ---     0.452     R16C20B.A1 to     R16C20B.F1 RA00/D01/SLICE_68
ROUTE         4     0.406     R16C20B.F1 to     R16C20A.C1 RA00/D01/N_66
CTOF_DEL    ---     0.452     R16C20A.C1 to     R16C20A.F1 RA00/D01/SLICE_63
ROUTE         2     1.187     R16C20A.F1 to     R15C19C.B1 RA00/D01/N_14
CTOF_DEL    ---     0.452     R15C19C.B1 to     R15C19C.F1 RA00/D01/SLICE_87
ROUTE         1     0.269     R15C19C.F1 to     R15C19B.D1 RA00/D01/un1_sdiv69_4_1
CTOF_DEL    ---     0.452     R15C19B.D1 to     R15C19B.F1 RA00/D01/SLICE_70
ROUTE         2     0.670     R15C19B.F1 to     R15C20C.C1 RA00/D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R15C20C.C1 to     R15C20C.F1 RA00/D01/SLICE_67
ROUTE         1     1.252     R15C20C.F1 to     R17C18A.A0 RA00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R17C18A.A0 to    R17C18A.FCO RA00/D01/SLICE_16
ROUTE         1     0.000    R17C18A.FCO to    R17C18B.FCI RA00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R17C18B.FCI to    R17C18B.FCO RA00/D01/SLICE_15
ROUTE         1     0.000    R17C18B.FCO to    R17C18C.FCI RA00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R17C18C.FCI to    R17C18C.FCO RA00/D01/SLICE_14
ROUTE         1     0.000    R17C18C.FCO to    R17C18D.FCI RA00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R17C18D.FCI to    R17C18D.FCO RA00/D01/SLICE_13
ROUTE         1     0.000    R17C18D.FCO to    R17C19A.FCI RA00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R17C19A.FCI to    R17C19A.FCO RA00/D01/SLICE_12
ROUTE         1     0.000    R17C19A.FCO to    R17C19B.FCI RA00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R17C19B.FCI to    R17C19B.FCO RA00/D01/SLICE_11
ROUTE         1     0.000    R17C19B.FCO to    R17C19C.FCI RA00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R17C19C.FCI to    R17C19C.FCO RA00/D01/SLICE_10
ROUTE         1     0.000    R17C19C.FCO to    R17C19D.FCI RA00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R17C19D.FCI to    R17C19D.FCO RA00/D01/SLICE_9
ROUTE         1     0.000    R17C19D.FCO to    R17C20A.FCI RA00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R17C20A.FCI to    R17C20A.FCO RA00/D01/SLICE_8
ROUTE         1     0.000    R17C20A.FCO to    R17C20B.FCI RA00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R17C20B.FCI to    R17C20B.FCO RA00/D01/SLICE_7
ROUTE         1     0.000    R17C20B.FCO to    R17C20C.FCI RA00/D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R17C20C.FCI to     R17C20C.F1 RA00/D01/SLICE_6
ROUTE         1     0.000     R17C20C.F1 to    R17C20C.DI1 RA00/D01/un1_sdiv[21] (to RA00/sclk)
                  --------
                   13.925   (48.9% logic, 51.1% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/D00/OSCInst0 to RA00/D01/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R17C18B.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/D00/OSCInst0 to RA00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R17C20C.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.696ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/D01/sdiv[10]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/D01/sdiv[20]  (to RA00/sclk +)

   Delay:              13.923ns  (45.7% logic, 54.3% route), 19 logic levels.

 Constraint Details:

     13.923ns physical path delay RA00/D01/SLICE_11 to RA00/D01/SLICE_6 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.696ns

 Physical Path Details:

      Data path RA00/D01/SLICE_11 to RA00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C19B.CLK to     R17C19B.Q1 RA00/D01/SLICE_11 (from RA00/sclk)
ROUTE         2     1.230     R17C19B.Q1 to     R16C19B.A0 RA00/D01/sdiv[10]
CTOF_DEL    ---     0.452     R16C19B.A0 to     R16C19B.F0 RA00/D01/SLICE_88
ROUTE         1     0.659     R16C19B.F0 to     R16C19D.C1 RA00/D01/outdiv_0_sqmuxa_7_i_a2_8
CTOF_DEL    ---     0.452     R16C19D.C1 to     R16C19D.F1 RA00/D01/SLICE_71
ROUTE         2     0.667     R16C19D.F1 to     R16C19B.C1 RA00/D01/outdiv_0_sqmuxa_7_i_a2
CTOF_DEL    ---     0.452     R16C19B.C1 to     R16C19B.F1 RA00/D01/SLICE_88
ROUTE         3     0.859     R16C19B.F1 to     R16C20B.A1 RA00/D01/N_65
CTOF_DEL    ---     0.452     R16C20B.A1 to     R16C20B.F1 RA00/D01/SLICE_68
ROUTE         4     0.907     R16C20B.F1 to     R16C20C.B1 RA00/D01/N_66
CTOF_DEL    ---     0.452     R16C20C.B1 to     R16C20C.F1 RA00/D01/SLICE_62
ROUTE         2     1.318     R16C20C.F1 to     R15C19B.C1 RA00/D01/N_16
CTOF_DEL    ---     0.452     R15C19B.C1 to     R15C19B.F1 RA00/D01/SLICE_70
ROUTE         2     0.670     R15C19B.F1 to     R15C20C.C1 RA00/D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R15C20C.C1 to     R15C20C.F1 RA00/D01/SLICE_67
ROUTE         1     1.252     R15C20C.F1 to     R17C18A.A0 RA00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R17C18A.A0 to    R17C18A.FCO RA00/D01/SLICE_16
ROUTE         1     0.000    R17C18A.FCO to    R17C18B.FCI RA00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R17C18B.FCI to    R17C18B.FCO RA00/D01/SLICE_15
ROUTE         1     0.000    R17C18B.FCO to    R17C18C.FCI RA00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R17C18C.FCI to    R17C18C.FCO RA00/D01/SLICE_14
ROUTE         1     0.000    R17C18C.FCO to    R17C18D.FCI RA00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R17C18D.FCI to    R17C18D.FCO RA00/D01/SLICE_13
ROUTE         1     0.000    R17C18D.FCO to    R17C19A.FCI RA00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R17C19A.FCI to    R17C19A.FCO RA00/D01/SLICE_12
ROUTE         1     0.000    R17C19A.FCO to    R17C19B.FCI RA00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R17C19B.FCI to    R17C19B.FCO RA00/D01/SLICE_11
ROUTE         1     0.000    R17C19B.FCO to    R17C19C.FCI RA00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R17C19C.FCI to    R17C19C.FCO RA00/D01/SLICE_10
ROUTE         1     0.000    R17C19C.FCO to    R17C19D.FCI RA00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R17C19D.FCI to    R17C19D.FCO RA00/D01/SLICE_9
ROUTE         1     0.000    R17C19D.FCO to    R17C20A.FCI RA00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R17C20A.FCI to    R17C20A.FCO RA00/D01/SLICE_8
ROUTE         1     0.000    R17C20A.FCO to    R17C20B.FCI RA00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R17C20B.FCI to    R17C20B.FCO RA00/D01/SLICE_7
ROUTE         1     0.000    R17C20B.FCO to    R17C20C.FCI RA00/D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R17C20C.FCI to     R17C20C.F1 RA00/D01/SLICE_6
ROUTE         1     0.000     R17C20C.F1 to    R17C20C.DI1 RA00/D01/un1_sdiv[21] (to RA00/sclk)
                  --------
                   13.923   (45.7% logic, 54.3% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/D00/OSCInst0 to RA00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R17C19B.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/D00/OSCInst0 to RA00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R17C20C.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.734ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/D01/sdiv[6]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/D01/sdiv[20]  (to RA00/sclk +)

   Delay:              13.885ns  (49.1% logic, 50.9% route), 20 logic levels.

 Constraint Details:

     13.885ns physical path delay RA00/D01/SLICE_13 to RA00/D01/SLICE_6 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.734ns

 Physical Path Details:

      Data path RA00/D01/SLICE_13 to RA00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C18D.CLK to     R17C18D.Q1 RA00/D01/SLICE_13 (from RA00/sclk)
ROUTE         2     0.911     R17C18D.Q1 to     R16C18A.B0 RA00/D01/sdiv[6]
CTOF_DEL    ---     0.452     R16C18A.B0 to     R16C18A.F0 RA00/D01/SLICE_89
ROUTE         1     0.851     R16C18A.F0 to     R16C19D.A1 RA00/D01/outdiv_0_sqmuxa_7_i_a2_7
CTOF_DEL    ---     0.452     R16C19D.A1 to     R16C19D.F1 RA00/D01/SLICE_71
ROUTE         2     0.667     R16C19D.F1 to     R16C19B.C1 RA00/D01/outdiv_0_sqmuxa_7_i_a2
CTOF_DEL    ---     0.452     R16C19B.C1 to     R16C19B.F1 RA00/D01/SLICE_88
ROUTE         3     0.859     R16C19B.F1 to     R16C20B.A1 RA00/D01/N_65
CTOF_DEL    ---     0.452     R16C20B.A1 to     R16C20B.F1 RA00/D01/SLICE_68
ROUTE         4     0.406     R16C20B.F1 to     R16C20A.C1 RA00/D01/N_66
CTOF_DEL    ---     0.452     R16C20A.C1 to     R16C20A.F1 RA00/D01/SLICE_63
ROUTE         2     1.187     R16C20A.F1 to     R15C19C.B1 RA00/D01/N_14
CTOF_DEL    ---     0.452     R15C19C.B1 to     R15C19C.F1 RA00/D01/SLICE_87
ROUTE         1     0.269     R15C19C.F1 to     R15C19B.D1 RA00/D01/un1_sdiv69_4_1
CTOF_DEL    ---     0.452     R15C19B.D1 to     R15C19B.F1 RA00/D01/SLICE_70
ROUTE         2     0.670     R15C19B.F1 to     R15C20C.C1 RA00/D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R15C20C.C1 to     R15C20C.F1 RA00/D01/SLICE_67
ROUTE         1     1.252     R15C20C.F1 to     R17C18A.A0 RA00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R17C18A.A0 to    R17C18A.FCO RA00/D01/SLICE_16
ROUTE         1     0.000    R17C18A.FCO to    R17C18B.FCI RA00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R17C18B.FCI to    R17C18B.FCO RA00/D01/SLICE_15
ROUTE         1     0.000    R17C18B.FCO to    R17C18C.FCI RA00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R17C18C.FCI to    R17C18C.FCO RA00/D01/SLICE_14
ROUTE         1     0.000    R17C18C.FCO to    R17C18D.FCI RA00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R17C18D.FCI to    R17C18D.FCO RA00/D01/SLICE_13
ROUTE         1     0.000    R17C18D.FCO to    R17C19A.FCI RA00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R17C19A.FCI to    R17C19A.FCO RA00/D01/SLICE_12
ROUTE         1     0.000    R17C19A.FCO to    R17C19B.FCI RA00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R17C19B.FCI to    R17C19B.FCO RA00/D01/SLICE_11
ROUTE         1     0.000    R17C19B.FCO to    R17C19C.FCI RA00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R17C19C.FCI to    R17C19C.FCO RA00/D01/SLICE_10
ROUTE         1     0.000    R17C19C.FCO to    R17C19D.FCI RA00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R17C19D.FCI to    R17C19D.FCO RA00/D01/SLICE_9
ROUTE         1     0.000    R17C19D.FCO to    R17C20A.FCI RA00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R17C20A.FCI to    R17C20A.FCO RA00/D01/SLICE_8
ROUTE         1     0.000    R17C20A.FCO to    R17C20B.FCI RA00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R17C20B.FCI to    R17C20B.FCO RA00/D01/SLICE_7
ROUTE         1     0.000    R17C20B.FCO to    R17C20C.FCI RA00/D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R17C20C.FCI to     R17C20C.F1 RA00/D01/SLICE_6
ROUTE         1     0.000     R17C20C.F1 to    R17C20C.DI1 RA00/D01/un1_sdiv[21] (to RA00/sclk)
                  --------
                   13.885   (49.1% logic, 50.9% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/D00/OSCInst0 to RA00/D01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R17C18D.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/D00/OSCInst0 to RA00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R17C20C.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.736ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/D01/sdiv[7]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/D01/sdiv[19]  (to RA00/sclk +)

   Delay:              13.883ns  (48.7% logic, 51.3% route), 20 logic levels.

 Constraint Details:

     13.883ns physical path delay RA00/D01/SLICE_12 to RA00/D01/SLICE_6 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.736ns

 Physical Path Details:

      Data path RA00/D01/SLICE_12 to RA00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C19A.CLK to     R17C19A.Q0 RA00/D01/SLICE_12 (from RA00/sclk)
ROUTE         2     0.961     R17C19A.Q0 to     R16C18A.C0 RA00/D01/sdiv[7]
CTOF_DEL    ---     0.452     R16C18A.C0 to     R16C18A.F0 RA00/D01/SLICE_89
ROUTE         1     0.851     R16C18A.F0 to     R16C19D.A1 RA00/D01/outdiv_0_sqmuxa_7_i_a2_7
CTOF_DEL    ---     0.452     R16C19D.A1 to     R16C19D.F1 RA00/D01/SLICE_71
ROUTE         2     0.667     R16C19D.F1 to     R16C19B.C1 RA00/D01/outdiv_0_sqmuxa_7_i_a2
CTOF_DEL    ---     0.452     R16C19B.C1 to     R16C19B.F1 RA00/D01/SLICE_88
ROUTE         3     0.859     R16C19B.F1 to     R16C20B.A1 RA00/D01/N_65
CTOF_DEL    ---     0.452     R16C20B.A1 to     R16C20B.F1 RA00/D01/SLICE_68
ROUTE         4     0.406     R16C20B.F1 to     R16C20A.C1 RA00/D01/N_66
CTOF_DEL    ---     0.452     R16C20A.C1 to     R16C20A.F1 RA00/D01/SLICE_63
ROUTE         2     1.187     R16C20A.F1 to     R15C19C.B1 RA00/D01/N_14
CTOF_DEL    ---     0.452     R15C19C.B1 to     R15C19C.F1 RA00/D01/SLICE_87
ROUTE         1     0.269     R15C19C.F1 to     R15C19B.D1 RA00/D01/un1_sdiv69_4_1
CTOF_DEL    ---     0.452     R15C19B.D1 to     R15C19B.F1 RA00/D01/SLICE_70
ROUTE         2     0.670     R15C19B.F1 to     R15C20C.C1 RA00/D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R15C20C.C1 to     R15C20C.F1 RA00/D01/SLICE_67
ROUTE         1     1.252     R15C20C.F1 to     R17C18A.A0 RA00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R17C18A.A0 to    R17C18A.FCO RA00/D01/SLICE_16
ROUTE         1     0.000    R17C18A.FCO to    R17C18B.FCI RA00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R17C18B.FCI to    R17C18B.FCO RA00/D01/SLICE_15
ROUTE         1     0.000    R17C18B.FCO to    R17C18C.FCI RA00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R17C18C.FCI to    R17C18C.FCO RA00/D01/SLICE_14
ROUTE         1     0.000    R17C18C.FCO to    R17C18D.FCI RA00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R17C18D.FCI to    R17C18D.FCO RA00/D01/SLICE_13
ROUTE         1     0.000    R17C18D.FCO to    R17C19A.FCI RA00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R17C19A.FCI to    R17C19A.FCO RA00/D01/SLICE_12
ROUTE         1     0.000    R17C19A.FCO to    R17C19B.FCI RA00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R17C19B.FCI to    R17C19B.FCO RA00/D01/SLICE_11
ROUTE         1     0.000    R17C19B.FCO to    R17C19C.FCI RA00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R17C19C.FCI to    R17C19C.FCO RA00/D01/SLICE_10
ROUTE         1     0.000    R17C19C.FCO to    R17C19D.FCI RA00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R17C19D.FCI to    R17C19D.FCO RA00/D01/SLICE_9
ROUTE         1     0.000    R17C19D.FCO to    R17C20A.FCI RA00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R17C20A.FCI to    R17C20A.FCO RA00/D01/SLICE_8
ROUTE         1     0.000    R17C20A.FCO to    R17C20B.FCI RA00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R17C20B.FCI to    R17C20B.FCO RA00/D01/SLICE_7
ROUTE         1     0.000    R17C20B.FCO to    R17C20C.FCI RA00/D01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R17C20C.FCI to     R17C20C.F0 RA00/D01/SLICE_6
ROUTE         1     0.000     R17C20C.F0 to    R17C20C.DI0 RA00/D01/un1_sdiv[20] (to RA00/sclk)
                  --------
                   13.883   (48.7% logic, 51.3% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/D00/OSCInst0 to RA00/D01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R17C19A.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/D00/OSCInst0 to RA00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R17C20C.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.746ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/D01/sdiv[2]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/D01/sdiv[19]  (to RA00/sclk +)

   Delay:              13.873ns  (48.7% logic, 51.3% route), 20 logic levels.

 Constraint Details:

     13.873ns physical path delay RA00/D01/SLICE_15 to RA00/D01/SLICE_6 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.746ns

 Physical Path Details:

      Data path RA00/D01/SLICE_15 to RA00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C18B.CLK to     R17C18B.Q1 RA00/D01/SLICE_15 (from RA00/sclk)
ROUTE         2     1.261     R17C18B.Q1 to     R16C18A.B1 RA00/D01/sdiv[2]
CTOF_DEL    ---     0.452     R16C18A.B1 to     R16C18A.F1 RA00/D01/SLICE_89
ROUTE         1     0.541     R16C18A.F1 to     R16C19D.D1 RA00/D01/outdiv_0_sqmuxa_7_i_a2_6
CTOF_DEL    ---     0.452     R16C19D.D1 to     R16C19D.F1 RA00/D01/SLICE_71
ROUTE         2     0.667     R16C19D.F1 to     R16C19B.C1 RA00/D01/outdiv_0_sqmuxa_7_i_a2
CTOF_DEL    ---     0.452     R16C19B.C1 to     R16C19B.F1 RA00/D01/SLICE_88
ROUTE         3     0.859     R16C19B.F1 to     R16C20B.A1 RA00/D01/N_65
CTOF_DEL    ---     0.452     R16C20B.A1 to     R16C20B.F1 RA00/D01/SLICE_68
ROUTE         4     0.406     R16C20B.F1 to     R16C20A.C1 RA00/D01/N_66
CTOF_DEL    ---     0.452     R16C20A.C1 to     R16C20A.F1 RA00/D01/SLICE_63
ROUTE         2     1.187     R16C20A.F1 to     R15C19C.B1 RA00/D01/N_14
CTOF_DEL    ---     0.452     R15C19C.B1 to     R15C19C.F1 RA00/D01/SLICE_87
ROUTE         1     0.269     R15C19C.F1 to     R15C19B.D1 RA00/D01/un1_sdiv69_4_1
CTOF_DEL    ---     0.452     R15C19B.D1 to     R15C19B.F1 RA00/D01/SLICE_70
ROUTE         2     0.670     R15C19B.F1 to     R15C20C.C1 RA00/D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R15C20C.C1 to     R15C20C.F1 RA00/D01/SLICE_67
ROUTE         1     1.252     R15C20C.F1 to     R17C18A.A0 RA00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R17C18A.A0 to    R17C18A.FCO RA00/D01/SLICE_16
ROUTE         1     0.000    R17C18A.FCO to    R17C18B.FCI RA00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R17C18B.FCI to    R17C18B.FCO RA00/D01/SLICE_15
ROUTE         1     0.000    R17C18B.FCO to    R17C18C.FCI RA00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R17C18C.FCI to    R17C18C.FCO RA00/D01/SLICE_14
ROUTE         1     0.000    R17C18C.FCO to    R17C18D.FCI RA00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R17C18D.FCI to    R17C18D.FCO RA00/D01/SLICE_13
ROUTE         1     0.000    R17C18D.FCO to    R17C19A.FCI RA00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R17C19A.FCI to    R17C19A.FCO RA00/D01/SLICE_12
ROUTE         1     0.000    R17C19A.FCO to    R17C19B.FCI RA00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R17C19B.FCI to    R17C19B.FCO RA00/D01/SLICE_11
ROUTE         1     0.000    R17C19B.FCO to    R17C19C.FCI RA00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R17C19C.FCI to    R17C19C.FCO RA00/D01/SLICE_10
ROUTE         1     0.000    R17C19C.FCO to    R17C19D.FCI RA00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R17C19D.FCI to    R17C19D.FCO RA00/D01/SLICE_9
ROUTE         1     0.000    R17C19D.FCO to    R17C20A.FCI RA00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R17C20A.FCI to    R17C20A.FCO RA00/D01/SLICE_8
ROUTE         1     0.000    R17C20A.FCO to    R17C20B.FCI RA00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R17C20B.FCI to    R17C20B.FCO RA00/D01/SLICE_7
ROUTE         1     0.000    R17C20B.FCO to    R17C20C.FCI RA00/D01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R17C20C.FCI to     R17C20C.F0 RA00/D01/SLICE_6
ROUTE         1     0.000     R17C20C.F0 to    R17C20C.DI0 RA00/D01/un1_sdiv[20] (to RA00/sclk)
                  --------
                   13.873   (48.7% logic, 51.3% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/D00/OSCInst0 to RA00/D01/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R17C18B.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/D00/OSCInst0 to RA00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R17C20C.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.748ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/D01/sdiv[10]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/D01/sdiv[19]  (to RA00/sclk +)

   Delay:              13.871ns  (45.5% logic, 54.5% route), 19 logic levels.

 Constraint Details:

     13.871ns physical path delay RA00/D01/SLICE_11 to RA00/D01/SLICE_6 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.748ns

 Physical Path Details:

      Data path RA00/D01/SLICE_11 to RA00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C19B.CLK to     R17C19B.Q1 RA00/D01/SLICE_11 (from RA00/sclk)
ROUTE         2     1.230     R17C19B.Q1 to     R16C19B.A0 RA00/D01/sdiv[10]
CTOF_DEL    ---     0.452     R16C19B.A0 to     R16C19B.F0 RA00/D01/SLICE_88
ROUTE         1     0.659     R16C19B.F0 to     R16C19D.C1 RA00/D01/outdiv_0_sqmuxa_7_i_a2_8
CTOF_DEL    ---     0.452     R16C19D.C1 to     R16C19D.F1 RA00/D01/SLICE_71
ROUTE         2     0.667     R16C19D.F1 to     R16C19B.C1 RA00/D01/outdiv_0_sqmuxa_7_i_a2
CTOF_DEL    ---     0.452     R16C19B.C1 to     R16C19B.F1 RA00/D01/SLICE_88
ROUTE         3     0.859     R16C19B.F1 to     R16C20B.A1 RA00/D01/N_65
CTOF_DEL    ---     0.452     R16C20B.A1 to     R16C20B.F1 RA00/D01/SLICE_68
ROUTE         4     0.907     R16C20B.F1 to     R16C20C.B1 RA00/D01/N_66
CTOF_DEL    ---     0.452     R16C20C.B1 to     R16C20C.F1 RA00/D01/SLICE_62
ROUTE         2     1.318     R16C20C.F1 to     R15C19B.C1 RA00/D01/N_16
CTOF_DEL    ---     0.452     R15C19B.C1 to     R15C19B.F1 RA00/D01/SLICE_70
ROUTE         2     0.670     R15C19B.F1 to     R15C20C.C1 RA00/D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R15C20C.C1 to     R15C20C.F1 RA00/D01/SLICE_67
ROUTE         1     1.252     R15C20C.F1 to     R17C18A.A0 RA00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R17C18A.A0 to    R17C18A.FCO RA00/D01/SLICE_16
ROUTE         1     0.000    R17C18A.FCO to    R17C18B.FCI RA00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R17C18B.FCI to    R17C18B.FCO RA00/D01/SLICE_15
ROUTE         1     0.000    R17C18B.FCO to    R17C18C.FCI RA00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R17C18C.FCI to    R17C18C.FCO RA00/D01/SLICE_14
ROUTE         1     0.000    R17C18C.FCO to    R17C18D.FCI RA00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R17C18D.FCI to    R17C18D.FCO RA00/D01/SLICE_13
ROUTE         1     0.000    R17C18D.FCO to    R17C19A.FCI RA00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R17C19A.FCI to    R17C19A.FCO RA00/D01/SLICE_12
ROUTE         1     0.000    R17C19A.FCO to    R17C19B.FCI RA00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R17C19B.FCI to    R17C19B.FCO RA00/D01/SLICE_11
ROUTE         1     0.000    R17C19B.FCO to    R17C19C.FCI RA00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R17C19C.FCI to    R17C19C.FCO RA00/D01/SLICE_10
ROUTE         1     0.000    R17C19C.FCO to    R17C19D.FCI RA00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R17C19D.FCI to    R17C19D.FCO RA00/D01/SLICE_9
ROUTE         1     0.000    R17C19D.FCO to    R17C20A.FCI RA00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R17C20A.FCI to    R17C20A.FCO RA00/D01/SLICE_8
ROUTE         1     0.000    R17C20A.FCO to    R17C20B.FCI RA00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R17C20B.FCI to    R17C20B.FCO RA00/D01/SLICE_7
ROUTE         1     0.000    R17C20B.FCO to    R17C20C.FCI RA00/D01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R17C20C.FCI to     R17C20C.F0 RA00/D01/SLICE_6
ROUTE         1     0.000     R17C20C.F0 to    R17C20C.DI0 RA00/D01/un1_sdiv[20] (to RA00/sclk)
                  --------
                   13.871   (45.5% logic, 54.5% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/D00/OSCInst0 to RA00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R17C19B.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/D00/OSCInst0 to RA00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R17C20C.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.753ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/D01/sdiv[10]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/D01/sdiv[18]  (to RA00/sclk +)

   Delay:              13.866ns  (48.1% logic, 51.9% route), 19 logic levels.

 Constraint Details:

     13.866ns physical path delay RA00/D01/SLICE_11 to RA00/D01/SLICE_7 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.753ns

 Physical Path Details:

      Data path RA00/D01/SLICE_11 to RA00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C19B.CLK to     R17C19B.Q1 RA00/D01/SLICE_11 (from RA00/sclk)
ROUTE         2     1.230     R17C19B.Q1 to     R16C19B.A0 RA00/D01/sdiv[10]
CTOF_DEL    ---     0.452     R16C19B.A0 to     R16C19B.F0 RA00/D01/SLICE_88
ROUTE         1     0.659     R16C19B.F0 to     R16C19D.C1 RA00/D01/outdiv_0_sqmuxa_7_i_a2_8
CTOF_DEL    ---     0.452     R16C19D.C1 to     R16C19D.F1 RA00/D01/SLICE_71
ROUTE         2     0.667     R16C19D.F1 to     R16C19B.C1 RA00/D01/outdiv_0_sqmuxa_7_i_a2
CTOF_DEL    ---     0.452     R16C19B.C1 to     R16C19B.F1 RA00/D01/SLICE_88
ROUTE         3     0.859     R16C19B.F1 to     R16C20B.A1 RA00/D01/N_65
CTOF_DEL    ---     0.452     R16C20B.A1 to     R16C20B.F1 RA00/D01/SLICE_68
ROUTE         4     0.406     R16C20B.F1 to     R16C20A.C1 RA00/D01/N_66
CTOF_DEL    ---     0.452     R16C20A.C1 to     R16C20A.F1 RA00/D01/SLICE_63
ROUTE         2     1.187     R16C20A.F1 to     R15C19C.B1 RA00/D01/N_14
CTOF_DEL    ---     0.452     R15C19C.B1 to     R15C19C.F1 RA00/D01/SLICE_87
ROUTE         1     0.269     R15C19C.F1 to     R15C19B.D1 RA00/D01/un1_sdiv69_4_1
CTOF_DEL    ---     0.452     R15C19B.D1 to     R15C19B.F1 RA00/D01/SLICE_70
ROUTE         2     0.670     R15C19B.F1 to     R15C20C.C1 RA00/D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R15C20C.C1 to     R15C20C.F1 RA00/D01/SLICE_67
ROUTE         1     1.252     R15C20C.F1 to     R17C18A.A0 RA00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R17C18A.A0 to    R17C18A.FCO RA00/D01/SLICE_16
ROUTE         1     0.000    R17C18A.FCO to    R17C18B.FCI RA00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R17C18B.FCI to    R17C18B.FCO RA00/D01/SLICE_15
ROUTE         1     0.000    R17C18B.FCO to    R17C18C.FCI RA00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R17C18C.FCI to    R17C18C.FCO RA00/D01/SLICE_14
ROUTE         1     0.000    R17C18C.FCO to    R17C18D.FCI RA00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R17C18D.FCI to    R17C18D.FCO RA00/D01/SLICE_13
ROUTE         1     0.000    R17C18D.FCO to    R17C19A.FCI RA00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R17C19A.FCI to    R17C19A.FCO RA00/D01/SLICE_12
ROUTE         1     0.000    R17C19A.FCO to    R17C19B.FCI RA00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R17C19B.FCI to    R17C19B.FCO RA00/D01/SLICE_11
ROUTE         1     0.000    R17C19B.FCO to    R17C19C.FCI RA00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R17C19C.FCI to    R17C19C.FCO RA00/D01/SLICE_10
ROUTE         1     0.000    R17C19C.FCO to    R17C19D.FCI RA00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R17C19D.FCI to    R17C19D.FCO RA00/D01/SLICE_9
ROUTE         1     0.000    R17C19D.FCO to    R17C20A.FCI RA00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R17C20A.FCI to    R17C20A.FCO RA00/D01/SLICE_8
ROUTE         1     0.000    R17C20A.FCO to    R17C20B.FCI RA00/D01/un1_sdiv_cry_16
FCITOF1_DE  ---     0.569    R17C20B.FCI to     R17C20B.F1 RA00/D01/SLICE_7
ROUTE         1     0.000     R17C20B.F1 to    R17C20B.DI1 RA00/D01/un1_sdiv[19] (to RA00/sclk)
                  --------
                   13.866   (48.1% logic, 51.9% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/D00/OSCInst0 to RA00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R17C19B.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/D00/OSCInst0 to RA00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R17C20B.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

Report:   70.611MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "RA00/sclk" 2.080000 MHz  |             |             |
;                                       |    2.080 MHz|   70.611 MHz|  20  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: RA00/D01/SLICE_35.Q0   Loads: 34
   No transfer within this clock domain is found

Clock Domain: RA00/sclk   Source: RA00/D00/OSCInst0.OSC   Loads: 12
   Covered under: FREQUENCY NET "RA00/sclk" 2.080000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5995 paths, 1 nets, and 527 connections (65.38% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4
Tue Apr 28 15:51:56 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o stackpointer00_stackpointer0.twr -gui -msgset C:/lscc/diamond/3.11_x64/bin/nt64/Arqui/Practicas/stackpointer00/promote.xml stackpointer00_stackpointer0.ncd stackpointer00_stackpointer0.prf 
Design file:     stackpointer00_stackpointer0.ncd
Preference file: stackpointer00_stackpointer0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "RA00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/D01/sdiv[9]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/D01/sdiv[9]  (to RA00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RA00/D01/SLICE_11 to RA00/D01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RA00/D01/SLICE_11 to RA00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C19B.CLK to     R17C19B.Q0 RA00/D01/SLICE_11 (from RA00/sclk)
ROUTE         2     0.132     R17C19B.Q0 to     R17C19B.A0 RA00/D01/sdiv[9]
CTOF_DEL    ---     0.101     R17C19B.A0 to     R17C19B.F0 RA00/D01/SLICE_11
ROUTE         1     0.000     R17C19B.F0 to    R17C19B.DI0 RA00/D01/un1_sdiv[10] (to RA00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/D00/OSCInst0 to RA00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R17C19B.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/D00/OSCInst0 to RA00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R17C19B.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/D01/sdiv[16]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/D01/sdiv[16]  (to RA00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RA00/D01/SLICE_8 to RA00/D01/SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RA00/D01/SLICE_8 to RA00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C20A.CLK to     R17C20A.Q1 RA00/D01/SLICE_8 (from RA00/sclk)
ROUTE         5     0.132     R17C20A.Q1 to     R17C20A.A1 RA00/D01/sdiv[16]
CTOF_DEL    ---     0.101     R17C20A.A1 to     R17C20A.F1 RA00/D01/SLICE_8
ROUTE         1     0.000     R17C20A.F1 to    R17C20A.DI1 RA00/D01/un1_sdiv[17] (to RA00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/D00/OSCInst0 to RA00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R17C20A.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/D00/OSCInst0 to RA00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R17C20A.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/D01/sdiv[19]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/D01/sdiv[19]  (to RA00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RA00/D01/SLICE_6 to RA00/D01/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RA00/D01/SLICE_6 to RA00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C20C.CLK to     R17C20C.Q0 RA00/D01/SLICE_6 (from RA00/sclk)
ROUTE         7     0.132     R17C20C.Q0 to     R17C20C.A0 RA00/D01/sdiv[19]
CTOF_DEL    ---     0.101     R17C20C.A0 to     R17C20C.F0 RA00/D01/SLICE_6
ROUTE         1     0.000     R17C20C.F0 to    R17C20C.DI0 RA00/D01/un1_sdiv[20] (to RA00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/D00/OSCInst0 to RA00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R17C20C.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/D00/OSCInst0 to RA00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R17C20C.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/D01/sdiv[10]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/D01/sdiv[10]  (to RA00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RA00/D01/SLICE_11 to RA00/D01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RA00/D01/SLICE_11 to RA00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C19B.CLK to     R17C19B.Q1 RA00/D01/SLICE_11 (from RA00/sclk)
ROUTE         2     0.132     R17C19B.Q1 to     R17C19B.A1 RA00/D01/sdiv[10]
CTOF_DEL    ---     0.101     R17C19B.A1 to     R17C19B.F1 RA00/D01/SLICE_11
ROUTE         1     0.000     R17C19B.F1 to    R17C19B.DI1 RA00/D01/un1_sdiv[11] (to RA00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/D00/OSCInst0 to RA00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R17C19B.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/D00/OSCInst0 to RA00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R17C19B.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/D01/sdiv[14]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/D01/sdiv[14]  (to RA00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RA00/D01/SLICE_9 to RA00/D01/SLICE_9 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RA00/D01/SLICE_9 to RA00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C19D.CLK to     R17C19D.Q1 RA00/D01/SLICE_9 (from RA00/sclk)
ROUTE         4     0.132     R17C19D.Q1 to     R17C19D.A1 RA00/D01/sdiv[14]
CTOF_DEL    ---     0.101     R17C19D.A1 to     R17C19D.F1 RA00/D01/SLICE_9
ROUTE         1     0.000     R17C19D.F1 to    R17C19D.DI1 RA00/D01/un1_sdiv[15] (to RA00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/D00/OSCInst0 to RA00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R17C19D.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/D00/OSCInst0 to RA00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R17C19D.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/D01/sdiv[3]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/D01/sdiv[3]  (to RA00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RA00/D01/SLICE_14 to RA00/D01/SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RA00/D01/SLICE_14 to RA00/D01/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C18C.CLK to     R17C18C.Q0 RA00/D01/SLICE_14 (from RA00/sclk)
ROUTE         2     0.132     R17C18C.Q0 to     R17C18C.A0 RA00/D01/sdiv[3]
CTOF_DEL    ---     0.101     R17C18C.A0 to     R17C18C.F0 RA00/D01/SLICE_14
ROUTE         1     0.000     R17C18C.F0 to    R17C18C.DI0 RA00/D01/un1_sdiv[4] (to RA00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/D00/OSCInst0 to RA00/D01/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R17C18C.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/D00/OSCInst0 to RA00/D01/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R17C18C.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/D01/sdiv[1]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/D01/sdiv[1]  (to RA00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RA00/D01/SLICE_15 to RA00/D01/SLICE_15 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RA00/D01/SLICE_15 to RA00/D01/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C18B.CLK to     R17C18B.Q0 RA00/D01/SLICE_15 (from RA00/sclk)
ROUTE         2     0.132     R17C18B.Q0 to     R17C18B.A0 RA00/D01/sdiv[1]
CTOF_DEL    ---     0.101     R17C18B.A0 to     R17C18B.F0 RA00/D01/SLICE_15
ROUTE         1     0.000     R17C18B.F0 to    R17C18B.DI0 RA00/D01/un1_sdiv[2] (to RA00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/D00/OSCInst0 to RA00/D01/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R17C18B.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/D00/OSCInst0 to RA00/D01/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R17C18B.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/D01/sdiv[4]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/D01/sdiv[4]  (to RA00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RA00/D01/SLICE_14 to RA00/D01/SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RA00/D01/SLICE_14 to RA00/D01/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C18C.CLK to     R17C18C.Q1 RA00/D01/SLICE_14 (from RA00/sclk)
ROUTE         2     0.132     R17C18C.Q1 to     R17C18C.A1 RA00/D01/sdiv[4]
CTOF_DEL    ---     0.101     R17C18C.A1 to     R17C18C.F1 RA00/D01/SLICE_14
ROUTE         1     0.000     R17C18C.F1 to    R17C18C.DI1 RA00/D01/un1_sdiv[5] (to RA00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/D00/OSCInst0 to RA00/D01/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R17C18C.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/D00/OSCInst0 to RA00/D01/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R17C18C.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/D01/outdiv  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/D01/outdiv  (to RA00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RA00/D01/SLICE_35 to RA00/D01/SLICE_35 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RA00/D01/SLICE_35 to RA00/D01/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C19D.CLK to      R2C19D.Q0 RA00/D01/SLICE_35 (from RA00/sclk)
ROUTE        34     0.132      R2C19D.Q0 to      R2C19D.A0 clk0_c
CTOF_DEL    ---     0.101      R2C19D.A0 to      R2C19D.F0 RA00/D01/SLICE_35
ROUTE         1     0.000      R2C19D.F0 to     R2C19D.DI0 RA00/D01/outdiv_0 (to RA00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/D00/OSCInst0 to RA00/D01/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to     R2C19D.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/D00/OSCInst0 to RA00/D01/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to     R2C19D.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/D01/sdiv[11]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/D01/sdiv[11]  (to RA00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RA00/D01/SLICE_10 to RA00/D01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RA00/D01/SLICE_10 to RA00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C19C.CLK to     R17C19C.Q0 RA00/D01/SLICE_10 (from RA00/sclk)
ROUTE         2     0.132     R17C19C.Q0 to     R17C19C.A0 RA00/D01/sdiv[11]
CTOF_DEL    ---     0.101     R17C19C.A0 to     R17C19C.F0 RA00/D01/SLICE_10
ROUTE         1     0.000     R17C19C.F0 to    R17C19C.DI0 RA00/D01/un1_sdiv[12] (to RA00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/D00/OSCInst0 to RA00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R17C19C.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/D00/OSCInst0 to RA00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R17C19C.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "RA00/sclk" 2.080000 MHz  |             |             |
;                                       |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: RA00/D01/SLICE_35.Q0   Loads: 34
   No transfer within this clock domain is found

Clock Domain: RA00/sclk   Source: RA00/D00/OSCInst0.OSC   Loads: 12
   Covered under: FREQUENCY NET "RA00/sclk" 2.080000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5995 paths, 1 nets, and 527 connections (65.38% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

