// Seed: 735661928
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_13;
  assign id_4 = id_3;
  wire id_14;
  wire id_15;
  always #1;
  assign id_11 = id_7;
  wire id_16;
endmodule
module module_1 (
    output wor id_0,
    output uwire id_1,
    input wor id_2,
    input uwire id_3,
    output tri id_4,
    output tri id_5,
    input supply0 id_6,
    input uwire id_7,
    input uwire id_8,
    output tri id_9
);
  assign id_4 = 1;
  wire id_11;
  assign id_0 = id_3;
  module_0(
      id_11, id_11, id_11, id_11, id_11, id_11, id_11, id_11, id_11, id_11, id_11, id_11
  );
endmodule
