// Seed: 3159882512
module module_0 (
    output tri id_0,
    input uwire id_1
    , id_12,
    input supply0 id_2,
    input wor id_3,
    input supply1 id_4,
    output supply1 id_5,
    output wor id_6,
    input wor id_7,
    input tri1 id_8,
    input tri0 id_9,
    output tri1 id_10
);
  wire id_13;
  wire id_14;
  assign id_10 = id_7;
endmodule
module module_1 (
    input wor id_0,
    output wire id_1,
    output supply0 id_2,
    output supply1 id_3
);
  initial $clog2(99);
  ;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_3,
      id_2,
      id_0,
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.id_6 = 0;
endmodule
