<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="DigitRec" language="c" hwCtrl="ap_ctrl_hs" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="training_samples" src_type="long long unsigned int const *" src_isptr="1" src_bitwidth="64" src_size_or_depth="12000">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="training_samples" hw_bitwidth="64" hw_size_or_depth="12000" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="1" access_type="r" src_name="test_set" src_type="long long unsigned int const *" src_isptr="1" src_bitwidth="64" src_size_or_depth="2000">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="test_set" hw_bitwidth="64" hw_size_or_depth="2000" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="2" access_type="r" src_name="training_labels" src_type="unsigned char const *" src_isptr="1" src_bitwidth="8" src_size_or_depth="3000">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="training_labels" hw_bitwidth="8" hw_size_or_depth="3000" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="3" access_type="w" src_name="results" src_type="unsigned char*" src_isptr="1" src_bitwidth="8" src_size_or_depth="500">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="results" hw_bitwidth="8" hw_size_or_depth="500" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0" hw_kernel_support="true"/>
    </return>
  </kernel>
</root>
