# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do sinesig_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Joona/Documents/Quartus_/week6/sinesig.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 23:36:53 on Oct 10,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Joona/Documents/Quartus_/week6/sinesig.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sinesig
# -- Compiling architecture Behavioral of sinesig
# End time: 23:36:54 on Oct 10,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week6/simulation/questa/sinesig.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 23:37:06 on Oct 10,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week6/simulation/questa/sinesig.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sinesig_vhd_tst
# -- Compiling architecture sinesig_arch of sinesig_vhd_tst
# ** Error (suppressible): C:/Users/Joona/Documents/Quartus_/week6/simulation/questa/sinesig.vht(49): (vcom-1272) Length of expected is 8; length of actual is 7.
# ** Note: C:/Users/Joona/Documents/Quartus_/week6/simulation/questa/sinesig.vht(68): VHDL Compiler exiting
# End time: 23:37:06 on Oct 10,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week6/simulation/questa/sinesig.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 23:37:38 on Oct 10,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week6/simulation/questa/sinesig.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sinesig_vhd_tst
# -- Compiling architecture sinesig_arch of sinesig_vhd_tst
# End time: 23:37:38 on Oct 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.sinesig_vhd_tst
# vsim -voptargs="+acc" work.sinesig_vhd_tst 
# Start time: 23:37:43 on Oct 10,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.sinesig_vhd_tst(sinesig_arch)#1
# Loading ieee.numeric_std(body)
# Loading work.sinesig(behavioral)#1
add wave -position end  sim:/sinesig_vhd_tst/clk
add wave -position end  sim:/sinesig_vhd_tst/reset
add wave -position end  sim:/sinesig_vhd_tst/sine_out
add wave -position end  sim:/sinesig_vhd_tst/freq_tuning
run
run
run
run
run
run
vcom -work work C:/Users/Joona/Documents/Quartus_/week6/simulation/questa/sinesig.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 23:39:58 on Oct 10,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week6/simulation/questa/sinesig.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sinesig_vhd_tst
# -- Compiling architecture sinesig_arch of sinesig_vhd_tst
# End time: 23:39:58 on Oct 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.sinesig_vhd_tst
# End time: 23:40:03 on Oct 10,2024, Elapsed time: 0:02:20
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.sinesig_vhd_tst 
# Start time: 23:40:03 on Oct 10,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.sinesig_vhd_tst(sinesig_arch)#1
# Loading ieee.numeric_std(body)
# Loading work.sinesig(behavioral)#1
add wave -position end  sim:/sinesig_vhd_tst/clk
add wave -position end  sim:/sinesig_vhd_tst/reset
add wave -position end  sim:/sinesig_vhd_tst/sine_out
add wave -position end  sim:/sinesig_vhd_tst/freq_tuning
run
run
# End time: 00:04:35 on Oct 11,2024, Elapsed time: 0:24:32
# Errors: 0, Warnings: 0
