

================================================================
== Vitis HLS Report for 'compute_Pipeline_50'
================================================================
* Date:           Sun Feb  5 17:04:47 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  8.454 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        4|        ?|  0.240 us|         ?|    4|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |        2|        ?|         2|          1|          1|  1 ~ ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    4733|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    30|        0|     100|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      45|    -|
|Register             |        -|     -|      352|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    30|      352|    4878|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |           Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |mul_64ns_66ns_129_1_1_U4331  |mul_64ns_66ns_129_1_1  |        0|  15|  0|  50|    0|
    |mul_64ns_66ns_129_1_1_U4332  |mul_64ns_66ns_129_1_1  |        0|  15|  0|  50|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                        |                       |        0|  30|  0| 100|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+------+------------+------------+
    |     Variable Name     | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+------+------------+------------+
    |empty_1648_fu_159_p2   |         +|   0|  0|    64|          64|          64|
    |empty_1650_fu_225_p2   |         +|   0|  0|    64|          64|          64|
    |empty_1654_fu_241_p2   |         +|   0|  0|    64|          64|          64|
    |empty_1657_fu_396_p2   |         +|   0|  0|    64|          64|          64|
    |empty_1658_fu_412_p2   |         +|   0|  0|    56|          56|          56|
    |empty_1661_fu_246_p2   |         +|   0|  0|    71|          64|           1|
    |tmp177_fu_153_p2       |         +|   0|  0|    64|          64|          18|
    |tmp178_fu_235_p2       |         +|   0|  0|    64|          64|           6|
    |tmp179_fu_401_p2       |         +|   0|  0|    56|          56|          56|
    |tmp180_fu_406_p2       |         +|   0|  0|    56|          56|           6|
    |empty_1649_fu_219_p2   |         -|   0|  0|    64|          64|          64|
    |empty_1655_fu_384_p2   |         -|   0|  0|    64|          64|          64|
    |empty_1656_fu_390_p2   |         -|   0|  0|    56|          56|          56|
    |exitcond817_fu_252_p2  |      icmp|   0|  0|    29|          64|          64|
    |empty_1651_fu_273_p2   |      lshr|   0|  0|  1865|         448|         448|
    |empty_1659_fu_418_p2   |       shl|   0|  0|   165|           8|          56|
    |solver_d0              |       shl|   0|  0|  1865|         448|         448|
    |ap_enable_pp0          |       xor|   0|  0|     2|           1|           2|
    +-----------------------+----------+----+---+------+------------+------------+
    |Total                  |          |   0|  0|  4733|        1769|        1601|
    +-----------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |loop_index_i712_fu_80             |   9|          2|   64|        128|
    |solver_we0                        |   9|          2|   56|        112|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  45|         10|  123|        246|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |empty_1650_reg_472                |  64|   0|   64|          0|
    |empty_1653_reg_477                |  53|   0|   53|          0|
    |empty_1654_reg_482                |  64|   0|   64|          0|
    |loop_index_i712_fu_80             |  64|   0|   64|          0|
    |p_cast837_cast_reg_461            |  35|   0|   64|         29|
    |p_cast838_cast_reg_456            |  35|   0|   56|         21|
    |zext_ln115_cast_reg_451           |  32|   0|   64|         32|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 352|   0|  434|         82|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------+-----+-----+------------+---------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  compute_Pipeline_50|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  compute_Pipeline_50|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  compute_Pipeline_50|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  compute_Pipeline_50|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  compute_Pipeline_50|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  compute_Pipeline_50|  return value|
|p_cast837          |   in|   35|     ap_none|            p_cast837|        scalar|
|pnp_iter_address0  |  out|   13|   ap_memory|             pnp_iter|         array|
|pnp_iter_ce0       |  out|    1|   ap_memory|             pnp_iter|         array|
|pnp_iter_q0        |   in|  448|   ap_memory|             pnp_iter|         array|
|p_cast838          |   in|   35|     ap_none|            p_cast838|        scalar|
|solver_address0    |  out|   10|   ap_memory|               solver|         array|
|solver_ce0         |  out|    1|   ap_memory|               solver|         array|
|solver_we0         |  out|   56|   ap_memory|               solver|         array|
|solver_d0          |  out|  448|   ap_memory|               solver|         array|
|zext_ln115         |   in|   32|     ap_none|           zext_ln115|        scalar|
+-------------------+-----+-----+------------+---------------------+--------------+

