DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
]
instances [
(Instance
name "I_dut"
duLibraryName "Bachelor"
duName "mainCircuit"
elements [
(GiElement
name "g_clockFrequency"
type "real"
value "c_clockFrequency"
)
]
mwi 0
uid 197,0
)
(Instance
name "I_tester"
duLibraryName "Bachelor_test"
duName "mainCircuit_tester"
elements [
(GiElement
name "g_clockFrequency"
type "real"
value "c_clockFrequency"
)
]
mwi 0
uid 207,0
)
]
libraryRefs [
"ieee"
"gates"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Users\\christop.grobety\\Bachelor\\Bachelor\\Prefs\\..\\Bachelor_test\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\christop.grobety\\Bachelor\\Bachelor\\Prefs\\..\\Bachelor_test\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\christop.grobety\\Bachelor\\Bachelor\\Prefs\\..\\Bachelor_test\\hds\\main@circuit_tb\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\christop.grobety\\Bachelor\\Bachelor\\Prefs\\..\\Bachelor_test\\hds\\main@circuit_tb\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\christop.grobety\\Bachelor\\Bachelor\\Prefs\\..\\Bachelor_test\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\christop.grobety\\Bachelor\\Bachelor\\Prefs\\..\\Bachelor_test\\hds\\main@circuit_tb"
)
(vvPair
variable "d_logical"
value "C:\\Users\\christop.grobety\\Bachelor\\Bachelor\\Prefs\\..\\Bachelor_test\\hds\\mainCircuit_tb"
)
(vvPair
variable "date"
value "13.06.2023"
)
(vvPair
variable "day"
value "mar."
)
(vvPair
variable "day_long"
value "mardi"
)
(vvPair
variable "dd"
value "13"
)
(vvPair
variable "entity_name"
value "mainCircuit_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "christop.grobety"
)
(vvPair
variable "graphical_source_date"
value "13.06.2023"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE2332207"
)
(vvPair
variable "graphical_source_time"
value "11:13:43"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE2332207"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Bachelor_test"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/../Bachelor_test/concat"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/$DESIGN_NAME/Bachelor_test/work"
)
(vvPair
variable "mm"
value "06"
)
(vvPair
variable "module_name"
value "mainCircuit_tb"
)
(vvPair
variable "month"
value "juin"
)
(vvPair
variable "month_long"
value "juin"
)
(vvPair
variable "p"
value "C:\\Users\\christop.grobety\\Bachelor\\Bachelor\\Prefs\\..\\Bachelor_test\\hds\\main@circuit_tb\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\christop.grobety\\Bachelor\\Bachelor\\Prefs\\..\\Bachelor_test\\hds\\mainCircuit_tb\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "11:13:43"
)
(vvPair
variable "unit"
value "mainCircuit_tb"
)
(vvPair
variable "user"
value "christop.grobety"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2023"
)
(vvPair
variable "yy"
value "23"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "44000,4000,61000,5000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "44200,4000,57000,5000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "61000,0,65000,1000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "61200,0,64200,1000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "44000,2000,61000,3000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "44200,2000,54200,3000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "40000,2000,44000,3000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "40200,2000,42300,3000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "61000,1000,81000,5000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "61200,1200,70600,2200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "65000,0,81000,1000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "65200,0,66800,1000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "40000,0,61000,2000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "45350,400,55650,1600"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "40000,3000,44000,4000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "40200,3000,42300,4000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "40000,4000,44000,5000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "40200,4000,42900,5000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "44000,3000,61000,4000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "44200,3000,57300,4000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "40000,0,81000,5000"
)
oxt "14000,66000,55000,71000"
)
*12 (SaComponent
uid 197,0
optionalChildren [
*13 (CptPort
uid 109,0
ps "OnEdgeStrategy"
shape (Triangle
uid 110,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48250,10625,49000,11375"
)
tg (CPTG
uid 111,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 112,0
va (VaSet
font "Verdana,10,0"
)
xt "50000,10400,57500,11600"
st "acq_pretrig"
blo "50000,11400"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "acq_pretrig"
t "std_ulogic"
o 1
suid 13,0
)
)
)
*14 (CptPort
uid 113,0
ps "OnEdgeStrategy"
shape (Triangle
uid 114,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48250,11625,49000,12375"
)
tg (CPTG
uid 115,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 116,0
va (VaSet
font "Verdana,10,0"
)
xt "50000,11400,55000,12600"
st "acq_trig"
blo "50000,12400"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "acq_trig"
t "std_ulogic"
o 2
suid 14,0
)
)
)
*15 (CptPort
uid 117,0
ps "OnEdgeStrategy"
shape (Triangle
uid 118,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48250,17625,49000,18375"
)
tg (CPTG
uid 119,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 120,0
va (VaSet
font "Verdana,10,0"
)
xt "50000,17400,55200,18600"
st "adc_sdo"
blo "50000,18400"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "adc_sdo"
t "std_ulogic_vector"
b "(3 downto 0)"
o 3
suid 15,0
)
)
)
*16 (CptPort
uid 121,0
ps "OnEdgeStrategy"
shape (Triangle
uid 122,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48250,41625,49000,42375"
)
tg (CPTG
uid 123,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 124,0
va (VaSet
font "Verdana,10,0"
)
xt "50000,41400,52200,42600"
st "clk"
blo "50000,42400"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_ulogic"
o 4
suid 16,0
)
)
)
*17 (CptPort
uid 125,0
ps "OnEdgeStrategy"
shape (Triangle
uid 126,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48250,35625,49000,36375"
)
tg (CPTG
uid 127,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 128,0
va (VaSet
font "Verdana,10,0"
)
xt "50000,35400,54200,36600"
st "clk_en"
blo "50000,36400"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk_en"
t "std_ulogic"
o 5
suid 17,0
)
)
)
*18 (CptPort
uid 129,0
ps "OnEdgeStrategy"
shape (Triangle
uid 130,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48250,22625,49000,23375"
)
tg (CPTG
uid 131,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 132,0
va (VaSet
font "Verdana,10,0"
)
xt "50000,22400,54900,23600"
st "fpga_m"
blo "50000,23400"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "fpga_m"
t "std_ulogic_vector"
b "(3 downto 0)"
o 6
suid 18,0
)
)
)
*19 (CptPort
uid 133,0
ps "OnEdgeStrategy"
shape (Triangle
uid 134,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48250,25625,49000,26375"
)
tg (CPTG
uid 135,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 136,0
va (VaSet
font "Verdana,10,0"
)
xt "50000,25400,56500,26600"
st "fpga_mosi"
blo "50000,26400"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "fpga_mosi"
t "std_ulogic"
o 7
suid 19,0
)
)
)
*20 (CptPort
uid 137,0
ps "OnEdgeStrategy"
shape (Triangle
uid 138,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48250,24625,49000,25375"
)
tg (CPTG
uid 139,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 140,0
va (VaSet
font "Verdana,10,0"
)
xt "50000,24400,55600,25600"
st "fpga_sck"
blo "50000,25400"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "fpga_sck"
t "std_ulogic"
o 8
suid 20,0
)
)
)
*21 (CptPort
uid 145,0
ps "OnEdgeStrategy"
shape (Triangle
uid 146,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,18625,69750,19375"
)
tg (CPTG
uid 147,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 148,0
va (VaSet
font "Verdana,10,0"
)
xt "63000,18400,68000,19600"
st "adc_nsc"
ju 2
blo "68000,19400"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "adc_nsc"
t "std_ulogic"
o 10
suid 22,0
)
)
)
*22 (CptPort
uid 149,0
ps "OnEdgeStrategy"
shape (Triangle
uid 150,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,17625,69750,18375"
)
tg (CPTG
uid 151,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 152,0
va (VaSet
font "Verdana,10,0"
)
xt "62700,17400,68000,18600"
st "adc_sclk"
ju 2
blo "68000,18400"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "adc_sclk"
t "std_ulogic"
o 11
suid 23,0
)
)
)
*23 (CptPort
uid 153,0
ps "OnEdgeStrategy"
shape (Triangle
uid 154,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,37625,69750,38375"
)
tg (CPTG
uid 155,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 156,0
va (VaSet
font "Verdana,10,0"
)
xt "65800,37400,68000,38600"
st "cal"
ju 2
blo "68000,38400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "cal"
t "std_ulogic_vector"
b "(2 DOWNTO 1)"
o 12
suid 24,0
)
)
)
*24 (CptPort
uid 157,0
ps "OnEdgeStrategy"
shape (Triangle
uid 158,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,24625,69750,25375"
)
tg (CPTG
uid 159,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 160,0
va (VaSet
font "Verdana,10,0"
)
xt "61500,24400,68000,25600"
st "fpga_miso"
ju 2
blo "68000,25400"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "fpga_miso"
t "std_ulogic"
o 13
suid 25,0
)
)
)
*25 (CptPort
uid 161,0
ps "OnEdgeStrategy"
shape (Triangle
uid 162,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,31625,69750,32375"
)
tg (CPTG
uid 163,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 164,0
va (VaSet
font "Verdana,10,0"
)
xt "62300,31400,68000,32600"
st "fram_ncs"
ju 2
blo "68000,32400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "fram_ncs"
t "std_ulogic_vector"
b "(3 DOWNTO 0)"
o 14
suid 26,0
)
)
)
*26 (CptPort
uid 165,0
ps "OnEdgeStrategy"
shape (Triangle
uid 166,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,29625,69750,30375"
)
tg (CPTG
uid 167,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 168,0
va (VaSet
font "Verdana,10,0"
)
xt "62000,29400,68000,30600"
st "fram_sclk"
ju 2
blo "68000,30400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "fram_sclk"
t "std_ulogic_vector"
b "(3 DOWNTO 0)"
o 15
suid 27,0
)
)
)
*27 (CptPort
uid 169,0
ps "OnEdgeStrategy"
shape (Triangle
uid 170,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,30625,69750,31375"
)
tg (CPTG
uid 171,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 172,0
va (VaSet
font "Verdana,10,0"
)
xt "62500,30400,68000,31600"
st "fram_sdi"
ju 2
blo "68000,31400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "fram_sdi"
t "std_ulogic_vector"
b "(3 DOWNTO 0)"
o 16
suid 28,0
)
)
)
*28 (CptPort
uid 173,0
ps "OnEdgeStrategy"
shape (Triangle
uid 174,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,36625,69750,37375"
)
tg (CPTG
uid 175,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 176,0
va (VaSet
font "Verdana,10,0"
)
xt "60500,36400,68000,37600"
st "meas_1mhz"
ju 2
blo "68000,37400"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "meas_1mhz"
t "std_ulogic"
o 17
suid 29,0
)
)
)
*29 (CptPort
uid 177,0
ps "OnEdgeStrategy"
shape (Triangle
uid 178,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,35625,69750,36375"
)
tg (CPTG
uid 179,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 180,0
va (VaSet
font "Verdana,10,0"
)
xt "61500,35400,68000,36600"
st "sclk_meas"
ju 2
blo "68000,36400"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "sclk_meas"
t "std_ulogic"
o 19
suid 30,0
)
)
)
*30 (CptPort
uid 181,0
ps "OnEdgeStrategy"
shape (Triangle
uid 182,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48250,43625,49000,44375"
)
tg (CPTG
uid 183,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 184,0
va (VaSet
font "Verdana,10,0"
)
xt "50000,43400,52100,44600"
st "rst"
blo "50000,44400"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "rst"
t "std_uLogic"
o 9
suid 31,0
)
)
)
*31 (CommentGraphic
uid 185,0
shape (PolyLine2D
pts [
"49000,28000"
"69000,28000"
]
uid 186,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "49000,28000,69000,28000"
)
oxt "19000,49000,39000,49000"
)
*32 (CommentGraphic
uid 187,0
shape (PolyLine2D
pts [
"49000,34000"
"69000,34000"
]
uid 188,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "49000,34000,69000,34000"
)
oxt "19000,55000,39000,55000"
)
*33 (CommentGraphic
uid 189,0
shape (PolyLine2D
pts [
"49000,15000"
"69000,15000"
]
uid 190,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "49000,15000,69000,15000"
)
oxt "19000,36000,39000,36000"
)
*34 (CommentGraphic
uid 191,0
shape (PolyLine2D
pts [
"49000,21000"
"69000,21000"
]
uid 192,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "49000,21000,69000,21000"
)
oxt "19000,42000,39000,42000"
)
*35 (CommentGraphic
uid 193,0
shape (PolyLine2D
pts [
"59000,34000"
"59000,47000"
]
uid 194,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "59000,34000,59000,47000"
)
oxt "29000,55000,29000,68000"
)
*36 (CommentGraphic
uid 195,0
shape (PolyLine2D
pts [
"59000,39000"
"49000,39000"
]
uid 196,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "49000,39000,59000,39000"
)
oxt "19000,60000,29000,60000"
)
*37 (CptPort
uid 434,0
ps "OnEdgeStrategy"
shape (Triangle
uid 435,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,10625,69750,11375"
)
tg (CPTG
uid 436,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 437,0
va (VaSet
font "Verdana,12,0"
)
xt "64300,10300,68000,11700"
st "out1"
ju 2
blo "68000,11500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 18
suid 32,0
)
)
)
]
shape (Rectangle
uid 198,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "49000,8000,69000,47000"
fos 1
)
oxt "19000,29000,39000,68000"
ttg (MlTextGroup
uid 199,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*38 (Text
uid 200,0
va (VaSet
font "Verdana,9,1"
)
xt "49600,49300,54500,50500"
st "Bachelor"
blo "49600,50300"
tm "BdLibraryNameMgr"
)
*39 (Text
uid 201,0
va (VaSet
font "Verdana,9,1"
)
xt "49600,50500,56400,51700"
st "mainCircuit"
blo "49600,51500"
tm "CptNameMgr"
)
*40 (Text
uid 202,0
va (VaSet
font "Verdana,9,1"
)
xt "49600,51700,53000,52900"
st "I_dut"
blo "49600,52700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 203,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 204,0
text (MLText
uid 205,0
va (VaSet
font "Courier New,8,0"
)
xt "49000,53600,75500,54400"
st "g_clockFrequency = c_clockFrequency    ( real )  "
)
header ""
)
elements [
(GiElement
name "g_clockFrequency"
type "real"
value "c_clockFrequency"
)
]
)
viewicon (ZoomableIcon
uid 206,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "49250,45250,50750,46750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
sed 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*41 (Blk
uid 207,0
shape (Rectangle
uid 208,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "24000,58000,94000,65000"
)
oxt "24000,58000,99000,65000"
ttg (MlTextGroup
uid 209,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*42 (Text
uid 210,0
va (VaSet
font "Verdana,9,1"
)
xt "24900,67200,33100,68400"
st "Bachelor_test"
blo "24900,68200"
tm "BdLibraryNameMgr"
)
*43 (Text
uid 211,0
va (VaSet
font "Verdana,9,1"
)
xt "24900,68400,35400,69600"
st "mainCircuit_tester"
blo "24900,69400"
tm "BlkNameMgr"
)
*44 (Text
uid 212,0
va (VaSet
font "Verdana,9,1"
)
xt "24900,69600,29700,70800"
st "I_tester"
blo "24900,70600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 213,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 214,0
text (MLText
uid 215,0
va (VaSet
font "Courier New,8,0"
)
xt "24900,71200,51400,72000"
st "g_clockFrequency = c_clockFrequency    ( real )  "
)
header ""
)
elements [
(GiElement
name "g_clockFrequency"
type "real"
value "c_clockFrequency"
)
]
)
viewicon (ZoomableIcon
uid 216,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "24250,63250,25750,64750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*45 (Net
uid 219,0
decl (Decl
n "rst"
t "std_ulogic"
o 1
suid 1,0
)
declText (MLText
uid 220,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,23400,19000,24200"
st "SIGNAL rst         : std_ulogic
"
)
)
*46 (Net
uid 227,0
decl (Decl
n "clk"
t "std_uLogic"
o 2
suid 2,0
)
declText (MLText
uid 228,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,17000,19000,17800"
st "SIGNAL clk         : std_uLogic
"
)
)
*47 (Net
uid 235,0
lang 11
decl (Decl
n "meas_1mhz"
t "std_ulogic"
o 3
suid 3,0
)
declText (MLText
uid 236,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,21800,19000,22600"
st "SIGNAL meas_1mhz   : std_ulogic
"
)
)
*48 (Net
uid 278,0
lang 11
decl (Decl
n "clk_en"
t "std_ulogic"
o 4
suid 4,0
)
declText (MLText
uid 279,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,17800,19000,18600"
st "SIGNAL clk_en      : std_ulogic
"
)
)
*49 (Net
uid 286,0
lang 11
decl (Decl
n "fpga_mosi"
t "std_ulogic"
o 5
suid 5,0
)
declText (MLText
uid 287,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,20200,19000,21000"
st "SIGNAL fpga_mosi   : std_ulogic
"
)
)
*50 (Net
uid 294,0
lang 11
decl (Decl
n "fpga_sck"
t "std_ulogic"
o 6
suid 6,0
)
declText (MLText
uid 295,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,21000,19000,21800"
st "SIGNAL fpga_sck    : std_ulogic
"
)
)
*51 (Net
uid 302,0
lang 11
decl (Decl
n "fpga_m"
t "std_ulogic_vector"
b "(3 downto 0)"
o 7
suid 7,0
)
declText (MLText
uid 303,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,18600,29000,19400"
st "SIGNAL fpga_m      : std_ulogic_vector(3 downto 0)
"
)
)
*52 (Net
uid 310,0
lang 11
decl (Decl
n "adc_sdo"
t "std_ulogic_vector"
b "(3 downto 0)"
o 8
suid 8,0
)
declText (MLText
uid 311,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,16200,29000,17000"
st "SIGNAL adc_sdo     : std_ulogic_vector(3 downto 0)
"
)
)
*53 (Net
uid 318,0
lang 11
decl (Decl
n "acq_trig"
t "std_ulogic"
o 9
suid 9,0
)
declText (MLText
uid 319,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,15400,19000,16200"
st "SIGNAL acq_trig    : std_ulogic
"
)
)
*54 (Net
uid 326,0
lang 11
decl (Decl
n "acq_pretrig"
t "std_ulogic"
o 10
suid 10,0
)
declText (MLText
uid 327,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,14600,19000,15400"
st "SIGNAL acq_pretrig : std_ulogic
"
)
)
*55 (Net
uid 481,0
lang 11
decl (Decl
n "fpga_miso"
t "std_ulogic"
o 11
suid 11,0
)
declText (MLText
uid 482,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,19400,19000,20200"
st "SIGNAL fpga_miso   : std_ulogic
"
)
)
*56 (Net
uid 536,0
decl (Decl
n "out1"
t "std_uLogic"
o 12
suid 12,0
)
declText (MLText
uid 537,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,22600,19000,23400"
st "SIGNAL out1        : std_uLogic
"
)
)
*57 (Wire
uid 221,0
shape (OrthoPolyLine
uid 222,0
va (VaSet
vasetType 3
)
xt "44000,44000,48250,58000"
pts [
"48250,44000"
"44000,44000"
"44000,58000"
]
)
start &30
end &41
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 225,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 226,0
va (VaSet
)
xt "45250,42800,47350,44000"
st "rst"
blo "45250,43800"
tm "WireNameMgr"
)
)
on &45
)
*58 (Wire
uid 229,0
shape (OrthoPolyLine
uid 230,0
va (VaSet
vasetType 3
)
xt "42000,42000,48250,58000"
pts [
"48250,42000"
"42000,42000"
"42000,58000"
]
)
start &16
end &41
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 233,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 234,0
va (VaSet
)
xt "45250,40800,47450,42000"
st "clk"
blo "45250,41800"
tm "WireNameMgr"
)
)
on &46
)
*59 (Wire
uid 237,0
shape (OrthoPolyLine
uid 238,0
va (VaSet
vasetType 3
)
xt "69750,37000,78000,58000"
pts [
"69750,37000"
"78000,37000"
"78000,58000"
]
)
start &28
end &41
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 241,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 242,0
va (VaSet
)
xt "71750,35800,78450,37000"
st "meas_1mhz"
blo "71750,36800"
tm "WireNameMgr"
)
)
on &47
)
*60 (Wire
uid 280,0
shape (OrthoPolyLine
uid 281,0
va (VaSet
vasetType 3
)
xt "37000,36000,48250,58000"
pts [
"48250,36000"
"37000,36000"
"37000,58000"
]
)
start &17
end &41
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 284,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 285,0
va (VaSet
)
xt "43250,34800,47250,36000"
st "clk_en"
blo "43250,35800"
tm "WireNameMgr"
)
)
on &48
)
*61 (Wire
uid 288,0
shape (OrthoPolyLine
uid 289,0
va (VaSet
vasetType 3
)
xt "35000,26000,48250,58000"
pts [
"48250,26000"
"35000,26000"
"35000,58000"
]
)
start &19
end &41
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 292,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 293,0
va (VaSet
)
xt "41250,24800,47050,26000"
st "fpga_mosi"
blo "41250,25800"
tm "WireNameMgr"
)
)
on &49
)
*62 (Wire
uid 296,0
shape (OrthoPolyLine
uid 297,0
va (VaSet
vasetType 3
)
xt "34000,25000,48250,58000"
pts [
"48250,25000"
"34000,25000"
"34000,58000"
]
)
start &20
end &41
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 300,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 301,0
va (VaSet
)
xt "42250,23800,47450,25000"
st "fpga_sck"
blo "42250,24800"
tm "WireNameMgr"
)
)
on &50
)
*63 (Wire
uid 304,0
shape (OrthoPolyLine
uid 305,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "32000,23000,48250,58000"
pts [
"48250,23000"
"32000,23000"
"32000,58000"
]
)
start &18
end &41
sat 32
eat 2
sty 1
stc 0
st 0
si 0
tg (WTG
uid 308,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 309,0
va (VaSet
)
xt "43250,21800,47550,23000"
st "fpga_m"
blo "43250,22800"
tm "WireNameMgr"
)
)
on &51
)
*64 (Wire
uid 312,0
shape (OrthoPolyLine
uid 313,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "30000,18000,48250,58000"
pts [
"48250,18000"
"30000,18000"
"30000,58000"
]
)
start &15
end &41
sat 32
eat 2
sty 1
stc 0
st 0
si 0
tg (WTG
uid 316,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 317,0
va (VaSet
)
xt "42250,16800,47150,18000"
st "adc_sdo"
blo "42250,17800"
tm "WireNameMgr"
)
)
on &52
)
*65 (Wire
uid 320,0
shape (OrthoPolyLine
uid 321,0
va (VaSet
vasetType 3
)
xt "29000,12000,48250,58000"
pts [
"48250,12000"
"29000,12000"
"29000,58000"
]
)
start &14
end &41
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 324,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 325,0
va (VaSet
)
xt "42250,10800,47050,12000"
st "acq_trig"
blo "42250,11800"
tm "WireNameMgr"
)
)
on &53
)
*66 (Wire
uid 328,0
shape (OrthoPolyLine
uid 329,0
va (VaSet
vasetType 3
)
xt "28000,11000,48250,58000"
pts [
"48250,11000"
"28000,11000"
"28000,58000"
]
)
start &13
end &41
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 332,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 333,0
va (VaSet
)
xt "40250,9800,47350,11000"
st "acq_pretrig"
blo "40250,10800"
tm "WireNameMgr"
)
)
on &54
)
*67 (Wire
uid 483,0
shape (OrthoPolyLine
uid 484,0
va (VaSet
vasetType 3
)
xt "69750,25000,84000,58000"
pts [
"69750,25000"
"84000,25000"
"84000,58000"
]
)
start &24
end &41
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 487,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 488,0
va (VaSet
)
xt "71750,23800,77550,25000"
st "fpga_miso"
blo "71750,24800"
tm "WireNameMgr"
)
)
on &55
)
*68 (Wire
uid 538,0
shape (OrthoPolyLine
uid 539,0
va (VaSet
vasetType 3
)
xt "69750,11000,88000,58000"
pts [
"69750,11000"
"88000,11000"
"88000,58000"
]
)
start &37
end &41
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 542,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 543,0
va (VaSet
)
xt "71750,9800,74750,11000"
st "out1"
blo "71750,10800"
tm "WireNameMgr"
)
)
on &56
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 0
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *69 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*70 (Text
uid 42,0
va (VaSet
font "Verdana,9,1"
)
xt "0,0,7600,1200"
st "Package List"
blo "0,1000"
)
*71 (MLText
uid 43,0
va (VaSet
)
xt "0,1200,17500,7200"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
USE gates.gates.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*72 (Text
uid 45,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,0,30800,1200"
st "Compiler Directives"
blo "20000,1000"
)
*73 (Text
uid 46,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,1200,33100,2400"
st "Pre-module directives:"
blo "20000,2200"
)
*74 (MLText
uid 47,0
va (VaSet
isHidden 1
)
xt "20000,2400,32100,4800"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*75 (Text
uid 48,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,4800,33700,6000"
st "Post-module directives:"
blo "20000,5800"
)
*76 (MLText
uid 49,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*77 (Text
uid 50,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,6000,33200,7200"
st "End-module directives:"
blo "20000,7000"
)
*78 (MLText
uid 51,0
va (VaSet
isHidden 1
)
xt "20000,7200,20000,7200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "1920,21,3841,1077"
viewArea "-3400,1000,121882,69672"
cachedDiagramExtent "0,0,94000,72000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 49
yMargin 49
paperWidth 761
paperHeight 1077
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4 (210 x 297 mm)"
windowsPaperName "A4 (210 x 297 mm)"
windowsPaperType 9
useAdjustTo 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 545,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,9,1"
)
xt "1000,1000,5000,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*79 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,3200,6700,4400"
st "<library>"
blo "1300,4200"
tm "BdLibraryNameMgr"
)
*80 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,4400,6100,5600"
st "<block>"
blo "1300,5400"
tm "BlkNameMgr"
)
*81 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,5600,3800,6800"
st "U_0"
blo "1300,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "1300,13200,1300,13200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*82 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,3200,3750,4400"
st "Library"
blo "-350,4200"
)
*83 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,4400,8350,5600"
st "MWComponent"
blo "-350,5400"
)
*84 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,5600,2150,6800"
st "U_0"
blo "-350,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7350,1200,-7350,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*85 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,3200,4100,4400"
st "Library"
blo "0,4200"
tm "BdLibraryNameMgr"
)
*86 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,4400,8000,5600"
st "SaComponent"
blo "0,5400"
tm "CptNameMgr"
)
*87 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,5600,2500,6800"
st "U_0"
blo "0,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7000,1200,-7000,1200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1000,0,9000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*88 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,3200,3600,4400"
st "Library"
blo "-500,4200"
)
*89 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,4400,8500,5600"
st "VhdlComponent"
blo "-500,5400"
)
*90 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,5600,2000,6800"
st "U_0"
blo "-500,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7500,1200,-7500,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1650,0,9650,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*91 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,3200,2950,4400"
st "Library"
blo "-1150,4200"
)
*92 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,4400,9150,5600"
st "VerilogComponent"
blo "-1150,5400"
)
*93 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,5600,1350,6800"
st "U_0"
blo "-1150,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-8150,1200,-8150,1200"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*94 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2800,3800,5200,5000"
st "eb1"
blo "2800,4800"
tm "HdlTextNameMgr"
)
*95 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2800,5000,4000,6200"
st "1"
blo "2800,6000"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Verdana,9,1"
)
xt "-650,-600,650,600"
st "G"
blo "-650,400"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2900,1200"
st "sig0"
blo "0,1000"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,3800,1200"
st "dbus0"
blo "0,1000"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,4700,1200"
st "bundle0"
blo "0,1000"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1200,1500,2400"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,18500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1850,1650"
)
num (Text
va (VaSet
)
xt "250,250,1650,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*96 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11200,20000,22000,21200"
st "Frame Declarations"
blo "11200,21000"
)
*97 (MLText
va (VaSet
)
xt "11200,21200,11200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,11000,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1850,1650"
)
num (Text
va (VaSet
)
xt "250,250,1650,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*98 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11200,20000,22000,21200"
st "Frame Declarations"
blo "11200,21000"
)
*99 (MLText
va (VaSet
)
xt "11200,21200,11200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
lang 2
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,9,1"
)
xt "0,9000,7400,10200"
st "Declarations"
blo "0,10000"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,9,1"
)
xt "0,10200,3700,11400"
st "Ports:"
blo "0,11200"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Verdana,9,1"
)
xt "0,11400,5200,12600"
st "Pre User:"
blo "0,12400"
)
preUserText (MLText
uid 5,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,12600,25500,13400"
st "constant c_clockFrequency : real := 64.0E6;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Verdana,9,1"
)
xt "0,13400,9500,14600"
st "Diagram Signals:"
blo "0,14400"
)
postUserLabel (Text
uid 7,0
va (VaSet
font "Verdana,9,1"
)
xt "0,24200,6400,25400"
st "Post User:"
blo "0,25200"
)
postUserText (MLText
uid 8,0
va (VaSet
font "Courier New,8,0"
)
xt "0,9000,0,9000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 12,0
usingSuid 1
emptyRow *100 (LEmptyRow
)
uid 54,0
optionalChildren [
*101 (RefLabelRowHdr
)
*102 (TitleRowHdr
)
*103 (FilterRowHdr
)
*104 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*105 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*106 (GroupColHdr
tm "GroupColHdrMgr"
)
*107 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*108 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*109 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*110 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*111 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*112 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*113 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst"
t "std_ulogic"
o 1
suid 1,0
)
)
uid 243,0
)
*114 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk"
t "std_uLogic"
o 2
suid 2,0
)
)
uid 245,0
)
*115 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "meas_1mhz"
t "std_ulogic"
o 3
suid 3,0
)
)
uid 247,0
)
*116 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "clk_en"
t "std_ulogic"
o 4
suid 4,0
)
)
uid 334,0
)
*117 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "fpga_mosi"
t "std_ulogic"
o 5
suid 5,0
)
)
uid 336,0
)
*118 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "fpga_sck"
t "std_ulogic"
o 6
suid 6,0
)
)
uid 338,0
)
*119 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "fpga_m"
t "std_ulogic_vector"
b "(3 downto 0)"
o 7
suid 7,0
)
)
uid 340,0
)
*120 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "adc_sdo"
t "std_ulogic_vector"
b "(3 downto 0)"
o 8
suid 8,0
)
)
uid 342,0
)
*121 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "acq_trig"
t "std_ulogic"
o 9
suid 9,0
)
)
uid 344,0
)
*122 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "acq_pretrig"
t "std_ulogic"
o 10
suid 10,0
)
)
uid 346,0
)
*123 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "fpga_miso"
t "std_ulogic"
o 11
suid 11,0
)
)
uid 489,0
)
*124 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out1"
t "std_uLogic"
o 12
suid 12,0
)
)
uid 544,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*125 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *126 (MRCItem
litem &100
pos 12
dimension 20
)
uid 69,0
optionalChildren [
*127 (MRCItem
litem &101
pos 0
dimension 20
uid 70,0
)
*128 (MRCItem
litem &102
pos 1
dimension 23
uid 71,0
)
*129 (MRCItem
litem &103
pos 2
hidden 1
dimension 20
uid 72,0
)
*130 (MRCItem
litem &113
pos 0
dimension 20
uid 244,0
)
*131 (MRCItem
litem &114
pos 1
dimension 20
uid 246,0
)
*132 (MRCItem
litem &115
pos 2
dimension 20
uid 248,0
)
*133 (MRCItem
litem &116
pos 3
dimension 20
uid 335,0
)
*134 (MRCItem
litem &117
pos 4
dimension 20
uid 337,0
)
*135 (MRCItem
litem &118
pos 5
dimension 20
uid 339,0
)
*136 (MRCItem
litem &119
pos 6
dimension 20
uid 341,0
)
*137 (MRCItem
litem &120
pos 7
dimension 20
uid 343,0
)
*138 (MRCItem
litem &121
pos 8
dimension 20
uid 345,0
)
*139 (MRCItem
litem &122
pos 9
dimension 20
uid 347,0
)
*140 (MRCItem
litem &123
pos 10
dimension 20
uid 490,0
)
*141 (MRCItem
litem &124
pos 11
dimension 20
uid 545,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*142 (MRCItem
litem &104
pos 0
dimension 20
uid 74,0
)
*143 (MRCItem
litem &106
pos 1
dimension 50
uid 75,0
)
*144 (MRCItem
litem &107
pos 2
dimension 100
uid 76,0
)
*145 (MRCItem
litem &108
pos 3
dimension 50
uid 77,0
)
*146 (MRCItem
litem &109
pos 4
dimension 100
uid 78,0
)
*147 (MRCItem
litem &110
pos 5
dimension 100
uid 79,0
)
*148 (MRCItem
litem &111
pos 6
dimension 50
uid 80,0
)
*149 (MRCItem
litem &112
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *150 (LEmptyRow
)
uid 83,0
optionalChildren [
*151 (RefLabelRowHdr
)
*152 (TitleRowHdr
)
*153 (FilterRowHdr
)
*154 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*155 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*156 (GroupColHdr
tm "GroupColHdrMgr"
)
*157 (NameColHdr
tm "GenericNameColHdrMgr"
)
*158 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*159 (InitColHdr
tm "GenericValueColHdrMgr"
)
*160 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*161 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*162 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *163 (MRCItem
litem &150
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*164 (MRCItem
litem &151
pos 0
dimension 20
uid 98,0
)
*165 (MRCItem
litem &152
pos 1
dimension 23
uid 99,0
)
*166 (MRCItem
litem &153
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*167 (MRCItem
litem &154
pos 0
dimension 20
uid 102,0
)
*168 (MRCItem
litem &156
pos 1
dimension 50
uid 103,0
)
*169 (MRCItem
litem &157
pos 2
dimension 100
uid 104,0
)
*170 (MRCItem
litem &158
pos 3
dimension 100
uid 105,0
)
*171 (MRCItem
litem &159
pos 4
dimension 50
uid 106,0
)
*172 (MRCItem
litem &160
pos 5
dimension 50
uid 107,0
)
*173 (MRCItem
litem &161
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
