# Entity: pin_ddio_clk 

- **File**: pin_ddio_clk.v
## Diagram

![Diagram](pin_ddio_clk.svg "Diagram")
## Ports

| Port name | Direction | Type  | Description |
| --------- | --------- | ----- | ----------- |
| datain_h  | input     | [0:0] |             |
| datain_l  | input     | [0:0] |             |
| outclock  | input     |       |             |
| dataout   | output    | [0:0] |             |
## Signals

| Name      | Type       | Description |
| --------- | ---------- | ----------- |
| sub_wire0 | wire [0:0] |             |
| dataout   | wire [0:0] |             |
## Instantiations

- ALTDDIO_OUT_component: altddio_out
