Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Nov 25 16:18:01 2024
| Host         : bernardo running 64-bit Linux Mint 21.1
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 4 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.062        0.000                      0                   32        0.122        0.000                      0                   32        3.000        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_fpga_0            {0.000 5.000}      10.000          100.000         
clk_fpga_1            {0.000 5.000}      10.000          100.000         
clk_fpga_2            {0.000 5.000}      10.000          100.000         
clk_fpga_3            {0.000 5.000}      10.000          100.000         
clk_in                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clk_out3_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clk_out4_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        8.078        0.000                      0                    8        0.122        0.000                      0                    8        4.500        0.000                       0                    11  
  clk_out2_clk_wiz_0        8.216        0.000                      0                    8        0.131        0.000                      0                    8        4.500        0.000                       0                    11  
  clk_out3_clk_wiz_0        8.204        0.000                      0                    8        0.122        0.000                      0                    8        4.500        0.000                       0                    11  
  clk_out4_clk_wiz_0        8.062        0.000                      0                    8        0.122        0.000                      0                    8        4.500        0.000                       0                    11  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.078ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.078ns  (required time - arrival time)
  Source:                 clk_wiz/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/clkout1_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.456ns (45.516%)  route 0.546ns (54.484%))
  Logic Levels:           0  
  Clock Path Skew:        -0.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.165ns = ( 6.835 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.205ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.402    -3.166    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.132    -3.034 r  clk_wiz/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.829    -2.205    clk_wiz/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X49Y45         FDCE                                         r  clk_wiz/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.456    -1.749 r  clk_wiz/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.546    -1.203    clk_wiz/inst/seq_reg1[7]
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  clk_wiz/inst/clkout1_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691     6.835    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  clk_wiz/inst/clkout1_buf/I0
                         clock pessimism              0.288     7.123    
                         clock uncertainty           -0.074     7.049    
    BUFGCTRL_X0Y0        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.174     6.875    clk_wiz/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                          6.875    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  8.078    

Slack (MET) :             8.755ns  (required time - arrival time)
  Source:                 clk_wiz/inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.419ns (46.286%)  route 0.486ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.743ns = ( 7.257 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.205ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.402    -3.166    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.132    -3.034 r  clk_wiz/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.829    -2.205    clk_wiz/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X49Y45         FDCE                                         r  clk_wiz/inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.419    -1.786 r  clk_wiz/inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.486    -1.299    clk_wiz/inst/seq_reg1[2]
    SLICE_X49Y45         FDCE                                         r  clk_wiz/inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.262     6.406    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081     6.487 r  clk_wiz/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.770     7.257    clk_wiz/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X49Y45         FDCE                                         r  clk_wiz/inst/seq_reg1_reg[3]/C
                         clock pessimism              0.538     7.795    
                         clock uncertainty           -0.074     7.721    
    SLICE_X49Y45         FDCE (Setup_fdce_C_D)       -0.265     7.456    clk_wiz/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.456    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  8.755    

Slack (MET) :             8.758ns  (required time - arrival time)
  Source:                 clk_wiz/inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.419ns (46.459%)  route 0.483ns (53.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.743ns = ( 7.257 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.205ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.402    -3.166    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.132    -3.034 r  clk_wiz/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.829    -2.205    clk_wiz/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X49Y45         FDCE                                         r  clk_wiz/inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.419    -1.786 r  clk_wiz/inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.483    -1.303    clk_wiz/inst/seq_reg1[4]
    SLICE_X49Y45         FDCE                                         r  clk_wiz/inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.262     6.406    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081     6.487 r  clk_wiz/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.770     7.257    clk_wiz/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X49Y45         FDCE                                         r  clk_wiz/inst/seq_reg1_reg[5]/C
                         clock pessimism              0.538     7.795    
                         clock uncertainty           -0.074     7.721    
    SLICE_X49Y45         FDCE (Setup_fdce_C_D)       -0.266     7.455    clk_wiz/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                          7.455    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  8.758    

Slack (MET) :             8.785ns  (required time - arrival time)
  Source:                 clk_wiz/inst/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.456ns (41.414%)  route 0.645ns (58.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.743ns = ( 7.257 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.205ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.402    -3.166    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.132    -3.034 r  clk_wiz/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.829    -2.205    clk_wiz/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X49Y45         FDCE                                         r  clk_wiz/inst/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.456    -1.749 r  clk_wiz/inst/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.645    -1.104    clk_wiz/inst/seq_reg1[5]
    SLICE_X49Y45         FDCE                                         r  clk_wiz/inst/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.262     6.406    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081     6.487 r  clk_wiz/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.770     7.257    clk_wiz/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X49Y45         FDCE                                         r  clk_wiz/inst/seq_reg1_reg[6]/C
                         clock pessimism              0.538     7.795    
                         clock uncertainty           -0.074     7.721    
    SLICE_X49Y45         FDCE (Setup_fdce_C_D)       -0.040     7.681    clk_wiz/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          7.681    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  8.785    

Slack (MET) :             8.786ns  (required time - arrival time)
  Source:                 clk_wiz/inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.456ns (41.603%)  route 0.640ns (58.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.743ns = ( 7.257 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.205ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.402    -3.166    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.132    -3.034 r  clk_wiz/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.829    -2.205    clk_wiz/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X49Y45         FDCE                                         r  clk_wiz/inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.456    -1.749 r  clk_wiz/inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.640    -1.109    clk_wiz/inst/seq_reg1[3]
    SLICE_X49Y45         FDCE                                         r  clk_wiz/inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.262     6.406    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081     6.487 r  clk_wiz/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.770     7.257    clk_wiz/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X49Y45         FDCE                                         r  clk_wiz/inst/seq_reg1_reg[4]/C
                         clock pessimism              0.538     7.795    
                         clock uncertainty           -0.074     7.721    
    SLICE_X49Y45         FDCE (Setup_fdce_C_D)       -0.043     7.678    clk_wiz/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                          7.678    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  8.786    

Slack (MET) :             8.887ns  (required time - arrival time)
  Source:                 clk_wiz/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.743ns = ( 7.257 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.205ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.402    -3.166    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.132    -3.034 r  clk_wiz/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.829    -2.205    clk_wiz/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X49Y45         FDCE                                         r  clk_wiz/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.419    -1.786 r  clk_wiz/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.382    -1.403    clk_wiz/inst/seq_reg1[1]
    SLICE_X49Y45         FDCE                                         r  clk_wiz/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.262     6.406    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081     6.487 r  clk_wiz/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.770     7.257    clk_wiz/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X49Y45         FDCE                                         r  clk_wiz/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.538     7.795    
                         clock uncertainty           -0.074     7.721    
    SLICE_X49Y45         FDCE (Setup_fdce_C_D)       -0.237     7.484    clk_wiz/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.484    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  8.887    

Slack (MET) :             9.082ns  (required time - arrival time)
  Source:                 clk_wiz/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.419ns (72.717%)  route 0.157ns (27.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.743ns = ( 7.257 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.205ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.402    -3.166    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.132    -3.034 r  clk_wiz/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.829    -2.205    clk_wiz/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X49Y45         FDCE                                         r  clk_wiz/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.419    -1.786 r  clk_wiz/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.157    -1.628    clk_wiz/inst/seq_reg1[6]
    SLICE_X49Y45         FDCE                                         r  clk_wiz/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.262     6.406    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081     6.487 r  clk_wiz/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.770     7.257    clk_wiz/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X49Y45         FDCE                                         r  clk_wiz/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.538     7.795    
                         clock uncertainty           -0.074     7.721    
    SLICE_X49Y45         FDCE (Setup_fdce_C_D)       -0.267     7.454    clk_wiz/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          7.454    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  9.082    

Slack (MET) :             9.233ns  (required time - arrival time)
  Source:                 clk_wiz/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.743ns = ( 7.257 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.205ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.402    -3.166    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.132    -3.034 r  clk_wiz/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.829    -2.205    clk_wiz/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X49Y45         FDCE                                         r  clk_wiz/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.456    -1.749 r  clk_wiz/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.190    -1.559    clk_wiz/inst/seq_reg1[0]
    SLICE_X49Y45         FDCE                                         r  clk_wiz/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.262     6.406    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081     6.487 r  clk_wiz/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.770     7.257    clk_wiz/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X49Y45         FDCE                                         r  clk_wiz/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.538     7.795    
                         clock uncertainty           -0.074     7.721    
    SLICE_X49Y45         FDCE (Setup_fdce_C_D)       -0.047     7.674    clk_wiz/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.674    
                         arrival time                           1.559    
  -------------------------------------------------------------------
                         slack                                  9.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 clk_wiz/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.398    -1.324    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.304 r  clk_wiz/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.269    -1.035    clk_wiz/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X49Y45         FDCE                                         r  clk_wiz/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.894 r  clk_wiz/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.838    clk_wiz/inst/seq_reg1[0]
    SLICE_X49Y45         FDCE                                         r  clk_wiz/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.442    -1.836    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.793 r  clk_wiz/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.494    -1.299    clk_wiz/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X49Y45         FDCE                                         r  clk_wiz/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.264    -1.035    
    SLICE_X49Y45         FDCE (Hold_fdce_C_D)         0.075    -0.960    clk_wiz/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 clk_wiz/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.398    -1.324    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.304 r  clk_wiz/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.269    -1.035    clk_wiz/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X49Y45         FDCE                                         r  clk_wiz/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.128    -0.907 r  clk_wiz/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.852    clk_wiz/inst/seq_reg1[6]
    SLICE_X49Y45         FDCE                                         r  clk_wiz/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.442    -1.836    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.793 r  clk_wiz/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.494    -1.299    clk_wiz/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X49Y45         FDCE                                         r  clk_wiz/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.264    -1.035    
    SLICE_X49Y45         FDCE (Hold_fdce_C_D)        -0.006    -1.041    clk_wiz/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          1.041    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 clk_wiz/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.398    -1.324    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.304 r  clk_wiz/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.269    -1.035    clk_wiz/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X49Y45         FDCE                                         r  clk_wiz/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.128    -0.907 r  clk_wiz/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.788    clk_wiz/inst/seq_reg1[1]
    SLICE_X49Y45         FDCE                                         r  clk_wiz/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.442    -1.836    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.793 r  clk_wiz/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.494    -1.299    clk_wiz/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X49Y45         FDCE                                         r  clk_wiz/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.264    -1.035    
    SLICE_X49Y45         FDCE (Hold_fdce_C_D)         0.017    -1.018    clk_wiz/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          1.018    
                         arrival time                          -0.788    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 clk_wiz/inst/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.392%)  route 0.236ns (62.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.398    -1.324    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.304 r  clk_wiz/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.269    -1.035    clk_wiz/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X49Y45         FDCE                                         r  clk_wiz/inst/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.894 r  clk_wiz/inst/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.236    -0.658    clk_wiz/inst/seq_reg1[5]
    SLICE_X49Y45         FDCE                                         r  clk_wiz/inst/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.442    -1.836    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.793 r  clk_wiz/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.494    -1.299    clk_wiz/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X49Y45         FDCE                                         r  clk_wiz/inst/seq_reg1_reg[6]/C
                         clock pessimism              0.264    -1.035    
    SLICE_X49Y45         FDCE (Hold_fdce_C_D)         0.078    -0.957    clk_wiz/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.957    
                         arrival time                          -0.658    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 clk_wiz/inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.408%)  route 0.167ns (56.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.398    -1.324    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.304 r  clk_wiz/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.269    -1.035    clk_wiz/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X49Y45         FDCE                                         r  clk_wiz/inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.128    -0.907 r  clk_wiz/inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.167    -0.740    clk_wiz/inst/seq_reg1[4]
    SLICE_X49Y45         FDCE                                         r  clk_wiz/inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.442    -1.836    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.793 r  clk_wiz/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.494    -1.299    clk_wiz/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X49Y45         FDCE                                         r  clk_wiz/inst/seq_reg1_reg[5]/C
                         clock pessimism              0.264    -1.035    
    SLICE_X49Y45         FDCE (Hold_fdce_C_D)        -0.006    -1.041    clk_wiz/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                          1.041    
                         arrival time                          -0.740    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 clk_wiz/inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.392%)  route 0.236ns (62.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.398    -1.324    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.304 r  clk_wiz/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.269    -1.035    clk_wiz/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X49Y45         FDCE                                         r  clk_wiz/inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.894 r  clk_wiz/inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.236    -0.658    clk_wiz/inst/seq_reg1[3]
    SLICE_X49Y45         FDCE                                         r  clk_wiz/inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.442    -1.836    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.793 r  clk_wiz/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.494    -1.299    clk_wiz/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X49Y45         FDCE                                         r  clk_wiz/inst/seq_reg1_reg[4]/C
                         clock pessimism              0.264    -1.035    
    SLICE_X49Y45         FDCE (Hold_fdce_C_D)         0.076    -0.959    clk_wiz/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.959    
                         arrival time                          -0.658    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 clk_wiz/inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.919%)  route 0.170ns (57.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.398    -1.324    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.304 r  clk_wiz/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.269    -1.035    clk_wiz/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X49Y45         FDCE                                         r  clk_wiz/inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.128    -0.907 r  clk_wiz/inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.170    -0.737    clk_wiz/inst/seq_reg1[2]
    SLICE_X49Y45         FDCE                                         r  clk_wiz/inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.442    -1.836    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.793 r  clk_wiz/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.494    -1.299    clk_wiz/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X49Y45         FDCE                                         r  clk_wiz/inst/seq_reg1_reg[3]/C
                         clock pessimism              0.264    -1.035    
    SLICE_X49Y45         FDCE (Hold_fdce_C_D)        -0.006    -1.041    clk_wiz/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          1.041    
                         arrival time                          -0.737    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 clk_wiz/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/clkout1_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.401%)  route 0.217ns (60.599%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.714ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.398    -1.324    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.304 r  clk_wiz/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.269    -1.035    clk_wiz/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X49Y45         FDCE                                         r  clk_wiz/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.894 r  clk_wiz/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.217    -0.677    clk_wiz/inst/seq_reg1[7]
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  clk_wiz/inst/clkout1_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564    -1.714    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  clk_wiz/inst/clkout1_buf/I0
                         clock pessimism              0.556    -1.158    
    BUFGCTRL_X0Y0        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.999    clk_wiz/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                          0.999    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  0.322    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clk_wiz/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y0      clk_wiz/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X49Y45     clk_wiz/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X49Y45     clk_wiz/inst/seq_reg1_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X49Y45     clk_wiz/inst/seq_reg1_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X49Y45     clk_wiz/inst/seq_reg1_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X49Y45     clk_wiz/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X49Y45     clk_wiz/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X49Y45     clk_wiz/inst/seq_reg1_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     clk_wiz/inst/seq_reg1_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     clk_wiz/inst/seq_reg1_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     clk_wiz/inst/seq_reg1_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     clk_wiz/inst/seq_reg1_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     clk_wiz/inst/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     clk_wiz/inst/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     clk_wiz/inst/seq_reg1_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     clk_wiz/inst/seq_reg1_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     clk_wiz/inst/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     clk_wiz/inst/seq_reg1_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     clk_wiz/inst/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     clk_wiz/inst/seq_reg1_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     clk_wiz/inst/seq_reg1_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     clk_wiz/inst/seq_reg1_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     clk_wiz/inst/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     clk_wiz/inst/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     clk_wiz/inst/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     clk_wiz/inst/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     clk_wiz/inst/seq_reg1_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     clk_wiz/inst/seq_reg1_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.216ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.216ns  (required time - arrival time)
  Source:                 clk_wiz/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.456ns (52.790%)  route 0.408ns (47.210%))
  Logic Levels:           0  
  Clock Path Skew:        -0.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.165ns = ( 6.835 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.205ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.402    -3.166    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132    -3.034 r  clk_wiz/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.829    -2.205    clk_wiz/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X48Y46         FDCE                                         r  clk_wiz/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDCE (Prop_fdce_C_Q)         0.456    -1.749 r  clk_wiz/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.408    -1.341    clk_wiz/inst/seq_reg2[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  clk_wiz/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.691     6.835    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  clk_wiz/inst/clkout2_buf/I0
                         clock pessimism              0.288     7.123    
                         clock uncertainty           -0.074     7.049    
    BUFGCTRL_X0Y1        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.174     6.875    clk_wiz/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                          6.875    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  8.216    

Slack (MET) :             8.653ns  (required time - arrival time)
  Source:                 clk_wiz/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.419ns (41.616%)  route 0.588ns (58.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.743ns = ( 7.257 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.205ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.402    -3.166    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132    -3.034 r  clk_wiz/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.829    -2.205    clk_wiz/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X48Y46         FDCE                                         r  clk_wiz/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDCE (Prop_fdce_C_Q)         0.419    -1.786 r  clk_wiz/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.588    -1.198    clk_wiz/inst/seq_reg2[4]
    SLICE_X48Y46         FDCE                                         r  clk_wiz/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.262     6.406    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081     6.487 r  clk_wiz/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.770     7.257    clk_wiz/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X48Y46         FDCE                                         r  clk_wiz/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.538     7.795    
                         clock uncertainty           -0.074     7.721    
    SLICE_X48Y46         FDCE (Setup_fdce_C_D)       -0.266     7.455    clk_wiz/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          7.455    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  8.653    

Slack (MET) :             8.697ns  (required time - arrival time)
  Source:                 clk_wiz/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.419ns (43.467%)  route 0.545ns (56.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.743ns = ( 7.257 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.205ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.402    -3.166    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132    -3.034 r  clk_wiz/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.829    -2.205    clk_wiz/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X48Y46         FDCE                                         r  clk_wiz/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDCE (Prop_fdce_C_Q)         0.419    -1.786 r  clk_wiz/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.545    -1.241    clk_wiz/inst/seq_reg2[2]
    SLICE_X48Y46         FDCE                                         r  clk_wiz/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.262     6.406    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081     6.487 r  clk_wiz/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.770     7.257    clk_wiz/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X48Y46         FDCE                                         r  clk_wiz/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.538     7.795    
                         clock uncertainty           -0.074     7.721    
    SLICE_X48Y46         FDCE (Setup_fdce_C_D)       -0.265     7.456    clk_wiz/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          7.456    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  8.697    

Slack (MET) :             8.779ns  (required time - arrival time)
  Source:                 clk_wiz/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.456ns (41.197%)  route 0.651ns (58.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.743ns = ( 7.257 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.205ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.402    -3.166    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132    -3.034 r  clk_wiz/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.829    -2.205    clk_wiz/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X48Y46         FDCE                                         r  clk_wiz/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDCE (Prop_fdce_C_Q)         0.456    -1.749 r  clk_wiz/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.651    -1.098    clk_wiz/inst/seq_reg2[5]
    SLICE_X48Y46         FDCE                                         r  clk_wiz/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.262     6.406    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081     6.487 r  clk_wiz/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.770     7.257    clk_wiz/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X48Y46         FDCE                                         r  clk_wiz/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.538     7.795    
                         clock uncertainty           -0.074     7.721    
    SLICE_X48Y46         FDCE (Setup_fdce_C_D)       -0.040     7.681    clk_wiz/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          7.681    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  8.779    

Slack (MET) :             8.779ns  (required time - arrival time)
  Source:                 clk_wiz/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.456ns (41.312%)  route 0.648ns (58.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.743ns = ( 7.257 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.205ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.402    -3.166    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132    -3.034 r  clk_wiz/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.829    -2.205    clk_wiz/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X48Y46         FDCE                                         r  clk_wiz/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDCE (Prop_fdce_C_Q)         0.456    -1.749 r  clk_wiz/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.648    -1.101    clk_wiz/inst/seq_reg2[3]
    SLICE_X48Y46         FDCE                                         r  clk_wiz/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.262     6.406    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081     6.487 r  clk_wiz/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.770     7.257    clk_wiz/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X48Y46         FDCE                                         r  clk_wiz/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.538     7.795    
                         clock uncertainty           -0.074     7.721    
    SLICE_X48Y46         FDCE (Setup_fdce_C_D)       -0.043     7.678    clk_wiz/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                          7.678    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  8.779    

Slack (MET) :             8.887ns  (required time - arrival time)
  Source:                 clk_wiz/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.743ns = ( 7.257 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.205ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.402    -3.166    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132    -3.034 r  clk_wiz/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.829    -2.205    clk_wiz/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X48Y46         FDCE                                         r  clk_wiz/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDCE (Prop_fdce_C_Q)         0.419    -1.786 r  clk_wiz/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.382    -1.403    clk_wiz/inst/seq_reg2[1]
    SLICE_X48Y46         FDCE                                         r  clk_wiz/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.262     6.406    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081     6.487 r  clk_wiz/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.770     7.257    clk_wiz/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X48Y46         FDCE                                         r  clk_wiz/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.538     7.795    
                         clock uncertainty           -0.074     7.721    
    SLICE_X48Y46         FDCE (Setup_fdce_C_D)       -0.237     7.484    clk_wiz/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          7.484    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  8.887    

Slack (MET) :             9.072ns  (required time - arrival time)
  Source:                 clk_wiz/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.419ns (71.482%)  route 0.167ns (28.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.743ns = ( 7.257 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.205ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.402    -3.166    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132    -3.034 r  clk_wiz/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.829    -2.205    clk_wiz/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X48Y46         FDCE                                         r  clk_wiz/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDCE (Prop_fdce_C_Q)         0.419    -1.786 r  clk_wiz/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.167    -1.618    clk_wiz/inst/seq_reg2[6]
    SLICE_X48Y46         FDCE                                         r  clk_wiz/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.262     6.406    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081     6.487 r  clk_wiz/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.770     7.257    clk_wiz/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X48Y46         FDCE                                         r  clk_wiz/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.538     7.795    
                         clock uncertainty           -0.074     7.721    
    SLICE_X48Y46         FDCE (Setup_fdce_C_D)       -0.267     7.454    clk_wiz/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          7.454    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  9.072    

Slack (MET) :             9.223ns  (required time - arrival time)
  Source:                 clk_wiz/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.456ns (69.583%)  route 0.199ns (30.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.743ns = ( 7.257 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.205ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.402    -3.166    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132    -3.034 r  clk_wiz/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.829    -2.205    clk_wiz/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X48Y46         FDCE                                         r  clk_wiz/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDCE (Prop_fdce_C_Q)         0.456    -1.749 r  clk_wiz/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.199    -1.549    clk_wiz/inst/seq_reg2[0]
    SLICE_X48Y46         FDCE                                         r  clk_wiz/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.262     6.406    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081     6.487 r  clk_wiz/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.770     7.257    clk_wiz/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X48Y46         FDCE                                         r  clk_wiz/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.538     7.795    
                         clock uncertainty           -0.074     7.721    
    SLICE_X48Y46         FDCE (Setup_fdce_C_D)       -0.047     7.674    clk_wiz/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          7.674    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  9.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 clk_wiz/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.398    -1.324    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.304 r  clk_wiz/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.269    -1.035    clk_wiz/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X48Y46         FDCE                                         r  clk_wiz/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.894 r  clk_wiz/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.829    clk_wiz/inst/seq_reg2[0]
    SLICE_X48Y46         FDCE                                         r  clk_wiz/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.442    -1.836    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.793 r  clk_wiz/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.494    -1.299    clk_wiz/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X48Y46         FDCE                                         r  clk_wiz/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.264    -1.035    
    SLICE_X48Y46         FDCE (Hold_fdce_C_D)         0.075    -0.960    clk_wiz/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.829    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 clk_wiz/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.266%)  route 0.065ns (33.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.398    -1.324    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.304 r  clk_wiz/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.269    -1.035    clk_wiz/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X48Y46         FDCE                                         r  clk_wiz/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.907 r  clk_wiz/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.065    -0.842    clk_wiz/inst/seq_reg2[6]
    SLICE_X48Y46         FDCE                                         r  clk_wiz/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.442    -1.836    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.793 r  clk_wiz/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.494    -1.299    clk_wiz/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X48Y46         FDCE                                         r  clk_wiz/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.264    -1.035    
    SLICE_X48Y46         FDCE (Hold_fdce_C_D)        -0.006    -1.041    clk_wiz/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.041    
                         arrival time                          -0.842    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 clk_wiz/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.398    -1.324    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.304 r  clk_wiz/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.269    -1.035    clk_wiz/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X48Y46         FDCE                                         r  clk_wiz/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.907 r  clk_wiz/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.788    clk_wiz/inst/seq_reg2[1]
    SLICE_X48Y46         FDCE                                         r  clk_wiz/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.442    -1.836    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.793 r  clk_wiz/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.494    -1.299    clk_wiz/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X48Y46         FDCE                                         r  clk_wiz/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.264    -1.035    
    SLICE_X48Y46         FDCE (Hold_fdce_C_D)         0.017    -1.018    clk_wiz/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          1.018    
                         arrival time                          -0.788    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 clk_wiz/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.259%)  route 0.164ns (53.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.714ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.398    -1.324    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.304 r  clk_wiz/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.269    -1.035    clk_wiz/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X48Y46         FDCE                                         r  clk_wiz/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.894 r  clk_wiz/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.164    -0.730    clk_wiz/inst/seq_reg2[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  clk_wiz/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.564    -1.714    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  clk_wiz/inst/clkout2_buf/I0
                         clock pessimism              0.556    -1.158    
    BUFGCTRL_X0Y1        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.999    clk_wiz/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                          0.999    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 clk_wiz/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.223%)  route 0.238ns (62.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.398    -1.324    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.304 r  clk_wiz/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.269    -1.035    clk_wiz/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X48Y46         FDCE                                         r  clk_wiz/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.894 r  clk_wiz/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.238    -0.656    clk_wiz/inst/seq_reg2[3]
    SLICE_X48Y46         FDCE                                         r  clk_wiz/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.442    -1.836    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.793 r  clk_wiz/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.494    -1.299    clk_wiz/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X48Y46         FDCE                                         r  clk_wiz/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.264    -1.035    
    SLICE_X48Y46         FDCE (Hold_fdce_C_D)         0.076    -0.959    clk_wiz/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.959    
                         arrival time                          -0.656    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 clk_wiz/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.826%)  route 0.242ns (63.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.398    -1.324    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.304 r  clk_wiz/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.269    -1.035    clk_wiz/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X48Y46         FDCE                                         r  clk_wiz/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.894 r  clk_wiz/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.242    -0.652    clk_wiz/inst/seq_reg2[5]
    SLICE_X48Y46         FDCE                                         r  clk_wiz/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.442    -1.836    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.793 r  clk_wiz/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.494    -1.299    clk_wiz/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X48Y46         FDCE                                         r  clk_wiz/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.264    -1.035    
    SLICE_X48Y46         FDCE (Hold_fdce_C_D)         0.078    -0.957    clk_wiz/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.957    
                         arrival time                          -0.652    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 clk_wiz/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.770%)  route 0.186ns (59.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.398    -1.324    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.304 r  clk_wiz/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.269    -1.035    clk_wiz/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X48Y46         FDCE                                         r  clk_wiz/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.907 r  clk_wiz/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.186    -0.721    clk_wiz/inst/seq_reg2[2]
    SLICE_X48Y46         FDCE                                         r  clk_wiz/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.442    -1.836    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.793 r  clk_wiz/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.494    -1.299    clk_wiz/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X48Y46         FDCE                                         r  clk_wiz/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.264    -1.035    
    SLICE_X48Y46         FDCE (Hold_fdce_C_D)        -0.006    -1.041    clk_wiz/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          1.041    
                         arrival time                          -0.721    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 clk_wiz/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.377%)  route 0.234ns (64.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.398    -1.324    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.304 r  clk_wiz/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.269    -1.035    clk_wiz/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X48Y46         FDCE                                         r  clk_wiz/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.907 r  clk_wiz/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.234    -0.673    clk_wiz/inst/seq_reg2[4]
    SLICE_X48Y46         FDCE                                         r  clk_wiz/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.442    -1.836    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.793 r  clk_wiz/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.494    -1.299    clk_wiz/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X48Y46         FDCE                                         r  clk_wiz/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.264    -1.035    
    SLICE_X48Y46         FDCE (Hold_fdce_C_D)        -0.006    -1.041    clk_wiz/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          1.041    
                         arrival time                          -0.673    
  -------------------------------------------------------------------
                         slack                                  0.368    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y1      clk_wiz/inst/clkout2_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X48Y46     clk_wiz/inst/seq_reg2_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X48Y46     clk_wiz/inst/seq_reg2_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X48Y46     clk_wiz/inst/seq_reg2_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X48Y46     clk_wiz/inst/seq_reg2_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X48Y46     clk_wiz/inst/seq_reg2_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X48Y46     clk_wiz/inst/seq_reg2_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X48Y46     clk_wiz/inst/seq_reg2_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46     clk_wiz/inst/seq_reg2_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46     clk_wiz/inst/seq_reg2_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46     clk_wiz/inst/seq_reg2_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46     clk_wiz/inst/seq_reg2_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46     clk_wiz/inst/seq_reg2_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46     clk_wiz/inst/seq_reg2_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46     clk_wiz/inst/seq_reg2_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46     clk_wiz/inst/seq_reg2_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46     clk_wiz/inst/seq_reg2_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46     clk_wiz/inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46     clk_wiz/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46     clk_wiz/inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46     clk_wiz/inst/seq_reg2_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46     clk_wiz/inst/seq_reg2_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46     clk_wiz/inst/seq_reg2_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46     clk_wiz/inst/seq_reg2_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46     clk_wiz/inst/seq_reg2_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46     clk_wiz/inst/seq_reg2_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46     clk_wiz/inst/seq_reg2_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46     clk_wiz/inst/seq_reg2_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.204ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.204ns  (required time - arrival time)
  Source:                 clk_wiz/inst/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/clkout3_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.456ns (52.160%)  route 0.418ns (47.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.165ns = ( 6.835 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.204ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.402    -3.166    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132    -3.034 r  clk_wiz/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.830    -2.204    clk_wiz/inst/clk_out3_clk_wiz_0_en_clk
    SLICE_X47Y46         FDCE                                         r  clk_wiz/inst/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDCE (Prop_fdce_C_Q)         0.456    -1.748 r  clk_wiz/inst/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.418    -1.329    clk_wiz/inst/seq_reg3[7]
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  clk_wiz/inst/clkout3_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.691     6.835    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  clk_wiz/inst/clkout3_buf/I0
                         clock pessimism              0.288     7.123    
                         clock uncertainty           -0.074     7.049    
    BUFGCTRL_X0Y2        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.174     6.875    clk_wiz/inst/clkout3_buf
  -------------------------------------------------------------------
                         required time                          6.875    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  8.204    

Slack (MET) :             8.665ns  (required time - arrival time)
  Source:                 clk_wiz/inst/seq_reg3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg3_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.419ns (42.128%)  route 0.576ns (57.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.742ns = ( 7.258 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.204ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.402    -3.166    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132    -3.034 r  clk_wiz/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.830    -2.204    clk_wiz/inst/clk_out3_clk_wiz_0_en_clk
    SLICE_X47Y46         FDCE                                         r  clk_wiz/inst/seq_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDCE (Prop_fdce_C_Q)         0.419    -1.785 r  clk_wiz/inst/seq_reg3_reg[4]/Q
                         net (fo=1, routed)           0.576    -1.209    clk_wiz/inst/seq_reg3[4]
    SLICE_X47Y46         FDCE                                         r  clk_wiz/inst/seq_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.262     6.406    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     6.487 r  clk_wiz/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.771     7.258    clk_wiz/inst/clk_out3_clk_wiz_0_en_clk
    SLICE_X47Y46         FDCE                                         r  clk_wiz/inst/seq_reg3_reg[5]/C
                         clock pessimism              0.538     7.796    
                         clock uncertainty           -0.074     7.722    
    SLICE_X47Y46         FDCE (Setup_fdce_C_D)       -0.266     7.456    clk_wiz/inst/seq_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                          7.456    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  8.665    

Slack (MET) :             8.755ns  (required time - arrival time)
  Source:                 clk_wiz/inst/seq_reg3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg3_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.419ns (46.286%)  route 0.486ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.742ns = ( 7.258 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.204ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.402    -3.166    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132    -3.034 r  clk_wiz/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.830    -2.204    clk_wiz/inst/clk_out3_clk_wiz_0_en_clk
    SLICE_X47Y46         FDCE                                         r  clk_wiz/inst/seq_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDCE (Prop_fdce_C_Q)         0.419    -1.785 r  clk_wiz/inst/seq_reg3_reg[2]/Q
                         net (fo=1, routed)           0.486    -1.298    clk_wiz/inst/seq_reg3[2]
    SLICE_X47Y46         FDCE                                         r  clk_wiz/inst/seq_reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.262     6.406    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     6.487 r  clk_wiz/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.771     7.258    clk_wiz/inst/clk_out3_clk_wiz_0_en_clk
    SLICE_X47Y46         FDCE                                         r  clk_wiz/inst/seq_reg3_reg[3]/C
                         clock pessimism              0.538     7.796    
                         clock uncertainty           -0.074     7.722    
    SLICE_X47Y46         FDCE (Setup_fdce_C_D)       -0.265     7.457    clk_wiz/inst/seq_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                          7.457    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  8.755    

Slack (MET) :             8.820ns  (required time - arrival time)
  Source:                 clk_wiz/inst/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.456ns (42.776%)  route 0.610ns (57.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.742ns = ( 7.258 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.204ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.402    -3.166    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132    -3.034 r  clk_wiz/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.830    -2.204    clk_wiz/inst/clk_out3_clk_wiz_0_en_clk
    SLICE_X47Y46         FDCE                                         r  clk_wiz/inst/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDCE (Prop_fdce_C_Q)         0.456    -1.748 r  clk_wiz/inst/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.610    -1.138    clk_wiz/inst/seq_reg3[5]
    SLICE_X47Y46         FDCE                                         r  clk_wiz/inst/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.262     6.406    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     6.487 r  clk_wiz/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.771     7.258    clk_wiz/inst/clk_out3_clk_wiz_0_en_clk
    SLICE_X47Y46         FDCE                                         r  clk_wiz/inst/seq_reg3_reg[6]/C
                         clock pessimism              0.538     7.796    
                         clock uncertainty           -0.074     7.722    
    SLICE_X47Y46         FDCE (Setup_fdce_C_D)       -0.040     7.682    clk_wiz/inst/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                          7.682    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  8.820    

Slack (MET) :             8.822ns  (required time - arrival time)
  Source:                 clk_wiz/inst/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.456ns (42.978%)  route 0.605ns (57.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.742ns = ( 7.258 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.204ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.402    -3.166    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132    -3.034 r  clk_wiz/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.830    -2.204    clk_wiz/inst/clk_out3_clk_wiz_0_en_clk
    SLICE_X47Y46         FDCE                                         r  clk_wiz/inst/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDCE (Prop_fdce_C_Q)         0.456    -1.748 r  clk_wiz/inst/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.605    -1.143    clk_wiz/inst/seq_reg3[3]
    SLICE_X47Y46         FDCE                                         r  clk_wiz/inst/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.262     6.406    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     6.487 r  clk_wiz/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.771     7.258    clk_wiz/inst/clk_out3_clk_wiz_0_en_clk
    SLICE_X47Y46         FDCE                                         r  clk_wiz/inst/seq_reg3_reg[4]/C
                         clock pessimism              0.538     7.796    
                         clock uncertainty           -0.074     7.722    
    SLICE_X47Y46         FDCE (Setup_fdce_C_D)       -0.043     7.679    clk_wiz/inst/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                          7.679    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  8.822    

Slack (MET) :             8.887ns  (required time - arrival time)
  Source:                 clk_wiz/inst/seq_reg3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.742ns = ( 7.258 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.204ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.402    -3.166    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132    -3.034 r  clk_wiz/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.830    -2.204    clk_wiz/inst/clk_out3_clk_wiz_0_en_clk
    SLICE_X47Y46         FDCE                                         r  clk_wiz/inst/seq_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDCE (Prop_fdce_C_Q)         0.419    -1.785 r  clk_wiz/inst/seq_reg3_reg[1]/Q
                         net (fo=1, routed)           0.382    -1.402    clk_wiz/inst/seq_reg3[1]
    SLICE_X47Y46         FDCE                                         r  clk_wiz/inst/seq_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.262     6.406    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     6.487 r  clk_wiz/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.771     7.258    clk_wiz/inst/clk_out3_clk_wiz_0_en_clk
    SLICE_X47Y46         FDCE                                         r  clk_wiz/inst/seq_reg3_reg[2]/C
                         clock pessimism              0.538     7.796    
                         clock uncertainty           -0.074     7.722    
    SLICE_X47Y46         FDCE (Setup_fdce_C_D)       -0.237     7.485    clk_wiz/inst/seq_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                          7.485    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  8.887    

Slack (MET) :             9.082ns  (required time - arrival time)
  Source:                 clk_wiz/inst/seq_reg3_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg3_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.419ns (72.717%)  route 0.157ns (27.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.742ns = ( 7.258 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.204ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.402    -3.166    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132    -3.034 r  clk_wiz/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.830    -2.204    clk_wiz/inst/clk_out3_clk_wiz_0_en_clk
    SLICE_X47Y46         FDCE                                         r  clk_wiz/inst/seq_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDCE (Prop_fdce_C_Q)         0.419    -1.785 r  clk_wiz/inst/seq_reg3_reg[6]/Q
                         net (fo=1, routed)           0.157    -1.627    clk_wiz/inst/seq_reg3[6]
    SLICE_X47Y46         FDCE                                         r  clk_wiz/inst/seq_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.262     6.406    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     6.487 r  clk_wiz/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.771     7.258    clk_wiz/inst/clk_out3_clk_wiz_0_en_clk
    SLICE_X47Y46         FDCE                                         r  clk_wiz/inst/seq_reg3_reg[7]/C
                         clock pessimism              0.538     7.796    
                         clock uncertainty           -0.074     7.722    
    SLICE_X47Y46         FDCE (Setup_fdce_C_D)       -0.267     7.455    clk_wiz/inst/seq_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                          7.455    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  9.082    

Slack (MET) :             9.233ns  (required time - arrival time)
  Source:                 clk_wiz/inst/seq_reg3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.742ns = ( 7.258 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.204ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.402    -3.166    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132    -3.034 r  clk_wiz/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.830    -2.204    clk_wiz/inst/clk_out3_clk_wiz_0_en_clk
    SLICE_X47Y46         FDCE                                         r  clk_wiz/inst/seq_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDCE (Prop_fdce_C_Q)         0.456    -1.748 r  clk_wiz/inst/seq_reg3_reg[0]/Q
                         net (fo=1, routed)           0.190    -1.558    clk_wiz/inst/seq_reg3[0]
    SLICE_X47Y46         FDCE                                         r  clk_wiz/inst/seq_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.262     6.406    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     6.487 r  clk_wiz/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.771     7.258    clk_wiz/inst/clk_out3_clk_wiz_0_en_clk
    SLICE_X47Y46         FDCE                                         r  clk_wiz/inst/seq_reg3_reg[1]/C
                         clock pessimism              0.538     7.796    
                         clock uncertainty           -0.074     7.722    
    SLICE_X47Y46         FDCE (Setup_fdce_C_D)       -0.047     7.675    clk_wiz/inst/seq_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                          7.675    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  9.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 clk_wiz/inst/seq_reg3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    -0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.398    -1.324    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.304 r  clk_wiz/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.270    -1.034    clk_wiz/inst/clk_out3_clk_wiz_0_en_clk
    SLICE_X47Y46         FDCE                                         r  clk_wiz/inst/seq_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.893 r  clk_wiz/inst/seq_reg3_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.837    clk_wiz/inst/seq_reg3[0]
    SLICE_X47Y46         FDCE                                         r  clk_wiz/inst/seq_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.442    -1.836    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.793 r  clk_wiz/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.494    -1.299    clk_wiz/inst/clk_out3_clk_wiz_0_en_clk
    SLICE_X47Y46         FDCE                                         r  clk_wiz/inst/seq_reg3_reg[1]/C
                         clock pessimism              0.265    -1.034    
    SLICE_X47Y46         FDCE (Hold_fdce_C_D)         0.075    -0.959    clk_wiz/inst/seq_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.959    
                         arrival time                          -0.837    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 clk_wiz/inst/seq_reg3_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg3_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    -0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.398    -1.324    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.304 r  clk_wiz/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.270    -1.034    clk_wiz/inst/clk_out3_clk_wiz_0_en_clk
    SLICE_X47Y46         FDCE                                         r  clk_wiz/inst/seq_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.906 r  clk_wiz/inst/seq_reg3_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.851    clk_wiz/inst/seq_reg3[6]
    SLICE_X47Y46         FDCE                                         r  clk_wiz/inst/seq_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.442    -1.836    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.793 r  clk_wiz/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.494    -1.299    clk_wiz/inst/clk_out3_clk_wiz_0_en_clk
    SLICE_X47Y46         FDCE                                         r  clk_wiz/inst/seq_reg3_reg[7]/C
                         clock pessimism              0.265    -1.034    
    SLICE_X47Y46         FDCE (Hold_fdce_C_D)        -0.006    -1.040    clk_wiz/inst/seq_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                          1.040    
                         arrival time                          -0.851    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 clk_wiz/inst/seq_reg3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    -0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.398    -1.324    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.304 r  clk_wiz/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.270    -1.034    clk_wiz/inst/clk_out3_clk_wiz_0_en_clk
    SLICE_X47Y46         FDCE                                         r  clk_wiz/inst/seq_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.906 r  clk_wiz/inst/seq_reg3_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.787    clk_wiz/inst/seq_reg3[1]
    SLICE_X47Y46         FDCE                                         r  clk_wiz/inst/seq_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.442    -1.836    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.793 r  clk_wiz/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.494    -1.299    clk_wiz/inst/clk_out3_clk_wiz_0_en_clk
    SLICE_X47Y46         FDCE                                         r  clk_wiz/inst/seq_reg3_reg[2]/C
                         clock pessimism              0.265    -1.034    
    SLICE_X47Y46         FDCE (Hold_fdce_C_D)         0.017    -1.017    clk_wiz/inst/seq_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                          1.017    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_wiz/inst/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    -0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.398    -1.324    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.304 r  clk_wiz/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.270    -1.034    clk_wiz/inst/clk_out3_clk_wiz_0_en_clk
    SLICE_X47Y46         FDCE                                         r  clk_wiz/inst/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.893 r  clk_wiz/inst/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.201    -0.692    clk_wiz/inst/seq_reg3[5]
    SLICE_X47Y46         FDCE                                         r  clk_wiz/inst/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.442    -1.836    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.793 r  clk_wiz/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.494    -1.299    clk_wiz/inst/clk_out3_clk_wiz_0_en_clk
    SLICE_X47Y46         FDCE                                         r  clk_wiz/inst/seq_reg3_reg[6]/C
                         clock pessimism              0.265    -1.034    
    SLICE_X47Y46         FDCE (Hold_fdce_C_D)         0.078    -0.956    clk_wiz/inst/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                          0.956    
                         arrival time                          -0.692    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk_wiz/inst/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    -0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.398    -1.324    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.304 r  clk_wiz/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.270    -1.034    clk_wiz/inst/clk_out3_clk_wiz_0_en_clk
    SLICE_X47Y46         FDCE                                         r  clk_wiz/inst/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.893 r  clk_wiz/inst/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.201    -0.692    clk_wiz/inst/seq_reg3[3]
    SLICE_X47Y46         FDCE                                         r  clk_wiz/inst/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.442    -1.836    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.793 r  clk_wiz/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.494    -1.299    clk_wiz/inst/clk_out3_clk_wiz_0_en_clk
    SLICE_X47Y46         FDCE                                         r  clk_wiz/inst/seq_reg3_reg[4]/C
                         clock pessimism              0.265    -1.034    
    SLICE_X47Y46         FDCE (Hold_fdce_C_D)         0.076    -0.958    clk_wiz/inst/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.958    
                         arrival time                          -0.692    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 clk_wiz/inst/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/clkout3_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.169%)  route 0.178ns (55.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.714ns
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    -0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.398    -1.324    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.304 r  clk_wiz/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.270    -1.034    clk_wiz/inst/clk_out3_clk_wiz_0_en_clk
    SLICE_X47Y46         FDCE                                         r  clk_wiz/inst/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.893 r  clk_wiz/inst/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.178    -0.715    clk_wiz/inst/seq_reg3[7]
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  clk_wiz/inst/clkout3_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.564    -1.714    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  clk_wiz/inst/clkout3_buf/I0
                         clock pessimism              0.556    -1.158    
    BUFGCTRL_X0Y2        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.999    clk_wiz/inst/clkout3_buf
  -------------------------------------------------------------------
                         required time                          0.999    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 clk_wiz/inst/seq_reg3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg3_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.919%)  route 0.170ns (57.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    -0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.398    -1.324    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.304 r  clk_wiz/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.270    -1.034    clk_wiz/inst/clk_out3_clk_wiz_0_en_clk
    SLICE_X47Y46         FDCE                                         r  clk_wiz/inst/seq_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.906 r  clk_wiz/inst/seq_reg3_reg[2]/Q
                         net (fo=1, routed)           0.170    -0.736    clk_wiz/inst/seq_reg3[2]
    SLICE_X47Y46         FDCE                                         r  clk_wiz/inst/seq_reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.442    -1.836    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.793 r  clk_wiz/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.494    -1.299    clk_wiz/inst/clk_out3_clk_wiz_0_en_clk
    SLICE_X47Y46         FDCE                                         r  clk_wiz/inst/seq_reg3_reg[3]/C
                         clock pessimism              0.265    -1.034    
    SLICE_X47Y46         FDCE (Hold_fdce_C_D)        -0.006    -1.040    clk_wiz/inst/seq_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                          1.040    
                         arrival time                          -0.736    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 clk_wiz/inst/seq_reg3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg3_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.313%)  route 0.198ns (60.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    -0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.398    -1.324    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.304 r  clk_wiz/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.270    -1.034    clk_wiz/inst/clk_out3_clk_wiz_0_en_clk
    SLICE_X47Y46         FDCE                                         r  clk_wiz/inst/seq_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.906 r  clk_wiz/inst/seq_reg3_reg[4]/Q
                         net (fo=1, routed)           0.198    -0.709    clk_wiz/inst/seq_reg3[4]
    SLICE_X47Y46         FDCE                                         r  clk_wiz/inst/seq_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.442    -1.836    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.793 r  clk_wiz/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.494    -1.299    clk_wiz/inst/clk_out3_clk_wiz_0_en_clk
    SLICE_X47Y46         FDCE                                         r  clk_wiz/inst/seq_reg3_reg[5]/C
                         clock pessimism              0.265    -1.034    
    SLICE_X47Y46         FDCE (Hold_fdce_C_D)        -0.006    -1.040    clk_wiz/inst/seq_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                          1.040    
                         arrival time                          -0.709    
  -------------------------------------------------------------------
                         slack                                  0.332    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_wiz/inst/clkout3_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y2      clk_wiz/inst/clkout3_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X47Y46     clk_wiz/inst/seq_reg3_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X47Y46     clk_wiz/inst/seq_reg3_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X47Y46     clk_wiz/inst/seq_reg3_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X47Y46     clk_wiz/inst/seq_reg3_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X47Y46     clk_wiz/inst/seq_reg3_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X47Y46     clk_wiz/inst/seq_reg3_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X47Y46     clk_wiz/inst/seq_reg3_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y46     clk_wiz/inst/seq_reg3_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y46     clk_wiz/inst/seq_reg3_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y46     clk_wiz/inst/seq_reg3_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y46     clk_wiz/inst/seq_reg3_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y46     clk_wiz/inst/seq_reg3_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y46     clk_wiz/inst/seq_reg3_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y46     clk_wiz/inst/seq_reg3_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y46     clk_wiz/inst/seq_reg3_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y46     clk_wiz/inst/seq_reg3_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y46     clk_wiz/inst/seq_reg3_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y46     clk_wiz/inst/seq_reg3_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y46     clk_wiz/inst/seq_reg3_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y46     clk_wiz/inst/seq_reg3_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y46     clk_wiz/inst/seq_reg3_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y46     clk_wiz/inst/seq_reg3_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y46     clk_wiz/inst/seq_reg3_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y46     clk_wiz/inst/seq_reg3_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y46     clk_wiz/inst/seq_reg3_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y46     clk_wiz/inst/seq_reg3_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y46     clk_wiz/inst/seq_reg3_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.062ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.062ns  (required time - arrival time)
  Source:                 clk_wiz/inst/seq_reg4_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/clkout4_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.456ns (44.789%)  route 0.562ns (55.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.165ns = ( 6.835 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.205ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.402    -3.166    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.132    -3.034 r  clk_wiz/inst/clkout4_buf_en/O
                         net (fo=8, routed)           0.829    -2.205    clk_wiz/inst/clk_out4_clk_wiz_0_en_clk
    SLICE_X49Y46         FDCE                                         r  clk_wiz/inst/seq_reg4_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDCE (Prop_fdce_C_Q)         0.456    -1.749 r  clk_wiz/inst/seq_reg4_reg[7]/Q
                         net (fo=1, routed)           0.562    -1.186    clk_wiz/inst/seq_reg4[7]
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  clk_wiz/inst/clkout4_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438     5.144 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.691     6.835    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  clk_wiz/inst/clkout4_buf/I0
                         clock pessimism              0.288     7.123    
                         clock uncertainty           -0.074     7.049    
    BUFGCTRL_X0Y3        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.174     6.875    clk_wiz/inst/clkout4_buf
  -------------------------------------------------------------------
                         required time                          6.875    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  8.062    

Slack (MET) :             8.630ns  (required time - arrival time)
  Source:                 clk_wiz/inst/seq_reg4_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg4_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.419ns (40.693%)  route 0.611ns (59.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.743ns = ( 7.257 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.205ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.402    -3.166    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.132    -3.034 r  clk_wiz/inst/clkout4_buf_en/O
                         net (fo=8, routed)           0.829    -2.205    clk_wiz/inst/clk_out4_clk_wiz_0_en_clk
    SLICE_X49Y46         FDCE                                         r  clk_wiz/inst/seq_reg4_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDCE (Prop_fdce_C_Q)         0.419    -1.786 r  clk_wiz/inst/seq_reg4_reg[4]/Q
                         net (fo=1, routed)           0.611    -1.175    clk_wiz/inst/seq_reg4[4]
    SLICE_X49Y46         FDCE                                         r  clk_wiz/inst/seq_reg4_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438     5.144 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.262     6.406    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.081     6.487 r  clk_wiz/inst/clkout4_buf_en/O
                         net (fo=8, routed)           0.770     7.257    clk_wiz/inst/clk_out4_clk_wiz_0_en_clk
    SLICE_X49Y46         FDCE                                         r  clk_wiz/inst/seq_reg4_reg[5]/C
                         clock pessimism              0.538     7.795    
                         clock uncertainty           -0.074     7.721    
    SLICE_X49Y46         FDCE (Setup_fdce_C_D)       -0.266     7.455    clk_wiz/inst/seq_reg4_reg[5]
  -------------------------------------------------------------------
                         required time                          7.455    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  8.630    

Slack (MET) :             8.631ns  (required time - arrival time)
  Source:                 clk_wiz/inst/seq_reg4_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg4_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.419ns (40.676%)  route 0.611ns (59.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.743ns = ( 7.257 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.205ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.402    -3.166    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.132    -3.034 r  clk_wiz/inst/clkout4_buf_en/O
                         net (fo=8, routed)           0.829    -2.205    clk_wiz/inst/clk_out4_clk_wiz_0_en_clk
    SLICE_X49Y46         FDCE                                         r  clk_wiz/inst/seq_reg4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDCE (Prop_fdce_C_Q)         0.419    -1.786 r  clk_wiz/inst/seq_reg4_reg[2]/Q
                         net (fo=1, routed)           0.611    -1.175    clk_wiz/inst/seq_reg4[2]
    SLICE_X49Y46         FDCE                                         r  clk_wiz/inst/seq_reg4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438     5.144 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.262     6.406    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.081     6.487 r  clk_wiz/inst/clkout4_buf_en/O
                         net (fo=8, routed)           0.770     7.257    clk_wiz/inst/clk_out4_clk_wiz_0_en_clk
    SLICE_X49Y46         FDCE                                         r  clk_wiz/inst/seq_reg4_reg[3]/C
                         clock pessimism              0.538     7.795    
                         clock uncertainty           -0.074     7.721    
    SLICE_X49Y46         FDCE (Setup_fdce_C_D)       -0.265     7.456    clk_wiz/inst/seq_reg4_reg[3]
  -------------------------------------------------------------------
                         required time                          7.456    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  8.631    

Slack (MET) :             8.773ns  (required time - arrival time)
  Source:                 clk_wiz/inst/seq_reg4_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg4_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.456ns (40.971%)  route 0.657ns (59.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.743ns = ( 7.257 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.205ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.402    -3.166    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.132    -3.034 r  clk_wiz/inst/clkout4_buf_en/O
                         net (fo=8, routed)           0.829    -2.205    clk_wiz/inst/clk_out4_clk_wiz_0_en_clk
    SLICE_X49Y46         FDCE                                         r  clk_wiz/inst/seq_reg4_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDCE (Prop_fdce_C_Q)         0.456    -1.749 r  clk_wiz/inst/seq_reg4_reg[5]/Q
                         net (fo=1, routed)           0.657    -1.092    clk_wiz/inst/seq_reg4[5]
    SLICE_X49Y46         FDCE                                         r  clk_wiz/inst/seq_reg4_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438     5.144 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.262     6.406    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.081     6.487 r  clk_wiz/inst/clkout4_buf_en/O
                         net (fo=8, routed)           0.770     7.257    clk_wiz/inst/clk_out4_clk_wiz_0_en_clk
    SLICE_X49Y46         FDCE                                         r  clk_wiz/inst/seq_reg4_reg[6]/C
                         clock pessimism              0.538     7.795    
                         clock uncertainty           -0.074     7.721    
    SLICE_X49Y46         FDCE (Setup_fdce_C_D)       -0.040     7.681    clk_wiz/inst/seq_reg4_reg[6]
  -------------------------------------------------------------------
                         required time                          7.681    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  8.773    

Slack (MET) :             8.814ns  (required time - arrival time)
  Source:                 clk_wiz/inst/seq_reg4_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg4_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.456ns (42.656%)  route 0.613ns (57.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.743ns = ( 7.257 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.205ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.402    -3.166    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.132    -3.034 r  clk_wiz/inst/clkout4_buf_en/O
                         net (fo=8, routed)           0.829    -2.205    clk_wiz/inst/clk_out4_clk_wiz_0_en_clk
    SLICE_X49Y46         FDCE                                         r  clk_wiz/inst/seq_reg4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDCE (Prop_fdce_C_Q)         0.456    -1.749 r  clk_wiz/inst/seq_reg4_reg[3]/Q
                         net (fo=1, routed)           0.613    -1.136    clk_wiz/inst/seq_reg4[3]
    SLICE_X49Y46         FDCE                                         r  clk_wiz/inst/seq_reg4_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438     5.144 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.262     6.406    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.081     6.487 r  clk_wiz/inst/clkout4_buf_en/O
                         net (fo=8, routed)           0.770     7.257    clk_wiz/inst/clk_out4_clk_wiz_0_en_clk
    SLICE_X49Y46         FDCE                                         r  clk_wiz/inst/seq_reg4_reg[4]/C
                         clock pessimism              0.538     7.795    
                         clock uncertainty           -0.074     7.721    
    SLICE_X49Y46         FDCE (Setup_fdce_C_D)       -0.043     7.678    clk_wiz/inst/seq_reg4_reg[4]
  -------------------------------------------------------------------
                         required time                          7.678    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  8.814    

Slack (MET) :             8.887ns  (required time - arrival time)
  Source:                 clk_wiz/inst/seq_reg4_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg4_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.743ns = ( 7.257 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.205ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.402    -3.166    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.132    -3.034 r  clk_wiz/inst/clkout4_buf_en/O
                         net (fo=8, routed)           0.829    -2.205    clk_wiz/inst/clk_out4_clk_wiz_0_en_clk
    SLICE_X49Y46         FDCE                                         r  clk_wiz/inst/seq_reg4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDCE (Prop_fdce_C_Q)         0.419    -1.786 r  clk_wiz/inst/seq_reg4_reg[1]/Q
                         net (fo=1, routed)           0.382    -1.403    clk_wiz/inst/seq_reg4[1]
    SLICE_X49Y46         FDCE                                         r  clk_wiz/inst/seq_reg4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438     5.144 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.262     6.406    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.081     6.487 r  clk_wiz/inst/clkout4_buf_en/O
                         net (fo=8, routed)           0.770     7.257    clk_wiz/inst/clk_out4_clk_wiz_0_en_clk
    SLICE_X49Y46         FDCE                                         r  clk_wiz/inst/seq_reg4_reg[2]/C
                         clock pessimism              0.538     7.795    
                         clock uncertainty           -0.074     7.721    
    SLICE_X49Y46         FDCE (Setup_fdce_C_D)       -0.237     7.484    clk_wiz/inst/seq_reg4_reg[2]
  -------------------------------------------------------------------
                         required time                          7.484    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  8.887    

Slack (MET) :             9.082ns  (required time - arrival time)
  Source:                 clk_wiz/inst/seq_reg4_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg4_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.419ns (72.717%)  route 0.157ns (27.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.743ns = ( 7.257 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.205ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.402    -3.166    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.132    -3.034 r  clk_wiz/inst/clkout4_buf_en/O
                         net (fo=8, routed)           0.829    -2.205    clk_wiz/inst/clk_out4_clk_wiz_0_en_clk
    SLICE_X49Y46         FDCE                                         r  clk_wiz/inst/seq_reg4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDCE (Prop_fdce_C_Q)         0.419    -1.786 r  clk_wiz/inst/seq_reg4_reg[6]/Q
                         net (fo=1, routed)           0.157    -1.628    clk_wiz/inst/seq_reg4[6]
    SLICE_X49Y46         FDCE                                         r  clk_wiz/inst/seq_reg4_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438     5.144 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.262     6.406    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.081     6.487 r  clk_wiz/inst/clkout4_buf_en/O
                         net (fo=8, routed)           0.770     7.257    clk_wiz/inst/clk_out4_clk_wiz_0_en_clk
    SLICE_X49Y46         FDCE                                         r  clk_wiz/inst/seq_reg4_reg[7]/C
                         clock pessimism              0.538     7.795    
                         clock uncertainty           -0.074     7.721    
    SLICE_X49Y46         FDCE (Setup_fdce_C_D)       -0.267     7.454    clk_wiz/inst/seq_reg4_reg[7]
  -------------------------------------------------------------------
                         required time                          7.454    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  9.082    

Slack (MET) :             9.233ns  (required time - arrival time)
  Source:                 clk_wiz/inst/seq_reg4_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg4_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.743ns = ( 7.257 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.205ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.402    -3.166    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.132    -3.034 r  clk_wiz/inst/clkout4_buf_en/O
                         net (fo=8, routed)           0.829    -2.205    clk_wiz/inst/clk_out4_clk_wiz_0_en_clk
    SLICE_X49Y46         FDCE                                         r  clk_wiz/inst/seq_reg4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDCE (Prop_fdce_C_Q)         0.456    -1.749 r  clk_wiz/inst/seq_reg4_reg[0]/Q
                         net (fo=1, routed)           0.190    -1.559    clk_wiz/inst/seq_reg4[0]
    SLICE_X49Y46         FDCE                                         r  clk_wiz/inst/seq_reg4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438     5.144 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.262     6.406    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.081     6.487 r  clk_wiz/inst/clkout4_buf_en/O
                         net (fo=8, routed)           0.770     7.257    clk_wiz/inst/clk_out4_clk_wiz_0_en_clk
    SLICE_X49Y46         FDCE                                         r  clk_wiz/inst/seq_reg4_reg[1]/C
                         clock pessimism              0.538     7.795    
                         clock uncertainty           -0.074     7.721    
    SLICE_X49Y46         FDCE (Setup_fdce_C_D)       -0.047     7.674    clk_wiz/inst/seq_reg4_reg[1]
  -------------------------------------------------------------------
                         required time                          7.674    
                         arrival time                           1.559    
  -------------------------------------------------------------------
                         slack                                  9.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 clk_wiz/inst/seq_reg4_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg4_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.398    -1.324    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.020    -1.304 r  clk_wiz/inst/clkout4_buf_en/O
                         net (fo=8, routed)           0.269    -1.035    clk_wiz/inst/clk_out4_clk_wiz_0_en_clk
    SLICE_X49Y46         FDCE                                         r  clk_wiz/inst/seq_reg4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.894 r  clk_wiz/inst/seq_reg4_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.838    clk_wiz/inst/seq_reg4[0]
    SLICE_X49Y46         FDCE                                         r  clk_wiz/inst/seq_reg4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.442    -1.836    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.043    -1.793 r  clk_wiz/inst/clkout4_buf_en/O
                         net (fo=8, routed)           0.494    -1.299    clk_wiz/inst/clk_out4_clk_wiz_0_en_clk
    SLICE_X49Y46         FDCE                                         r  clk_wiz/inst/seq_reg4_reg[1]/C
                         clock pessimism              0.264    -1.035    
    SLICE_X49Y46         FDCE (Hold_fdce_C_D)         0.075    -0.960    clk_wiz/inst/seq_reg4_reg[1]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 clk_wiz/inst/seq_reg4_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg4_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.398    -1.324    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.020    -1.304 r  clk_wiz/inst/clkout4_buf_en/O
                         net (fo=8, routed)           0.269    -1.035    clk_wiz/inst/clk_out4_clk_wiz_0_en_clk
    SLICE_X49Y46         FDCE                                         r  clk_wiz/inst/seq_reg4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.907 r  clk_wiz/inst/seq_reg4_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.852    clk_wiz/inst/seq_reg4[6]
    SLICE_X49Y46         FDCE                                         r  clk_wiz/inst/seq_reg4_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.442    -1.836    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.043    -1.793 r  clk_wiz/inst/clkout4_buf_en/O
                         net (fo=8, routed)           0.494    -1.299    clk_wiz/inst/clk_out4_clk_wiz_0_en_clk
    SLICE_X49Y46         FDCE                                         r  clk_wiz/inst/seq_reg4_reg[7]/C
                         clock pessimism              0.264    -1.035    
    SLICE_X49Y46         FDCE (Hold_fdce_C_D)        -0.006    -1.041    clk_wiz/inst/seq_reg4_reg[7]
  -------------------------------------------------------------------
                         required time                          1.041    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 clk_wiz/inst/seq_reg4_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg4_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.398    -1.324    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.020    -1.304 r  clk_wiz/inst/clkout4_buf_en/O
                         net (fo=8, routed)           0.269    -1.035    clk_wiz/inst/clk_out4_clk_wiz_0_en_clk
    SLICE_X49Y46         FDCE                                         r  clk_wiz/inst/seq_reg4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.907 r  clk_wiz/inst/seq_reg4_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.788    clk_wiz/inst/seq_reg4[1]
    SLICE_X49Y46         FDCE                                         r  clk_wiz/inst/seq_reg4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.442    -1.836    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.043    -1.793 r  clk_wiz/inst/clkout4_buf_en/O
                         net (fo=8, routed)           0.494    -1.299    clk_wiz/inst/clk_out4_clk_wiz_0_en_clk
    SLICE_X49Y46         FDCE                                         r  clk_wiz/inst/seq_reg4_reg[2]/C
                         clock pessimism              0.264    -1.035    
    SLICE_X49Y46         FDCE (Hold_fdce_C_D)         0.017    -1.018    clk_wiz/inst/seq_reg4_reg[2]
  -------------------------------------------------------------------
                         required time                          1.018    
                         arrival time                          -0.788    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_wiz/inst/seq_reg4_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg4_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.347%)  route 0.200ns (58.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.398    -1.324    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.020    -1.304 r  clk_wiz/inst/clkout4_buf_en/O
                         net (fo=8, routed)           0.269    -1.035    clk_wiz/inst/clk_out4_clk_wiz_0_en_clk
    SLICE_X49Y46         FDCE                                         r  clk_wiz/inst/seq_reg4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.894 r  clk_wiz/inst/seq_reg4_reg[3]/Q
                         net (fo=1, routed)           0.200    -0.694    clk_wiz/inst/seq_reg4[3]
    SLICE_X49Y46         FDCE                                         r  clk_wiz/inst/seq_reg4_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.442    -1.836    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.043    -1.793 r  clk_wiz/inst/clkout4_buf_en/O
                         net (fo=8, routed)           0.494    -1.299    clk_wiz/inst/clk_out4_clk_wiz_0_en_clk
    SLICE_X49Y46         FDCE                                         r  clk_wiz/inst/seq_reg4_reg[4]/C
                         clock pessimism              0.264    -1.035    
    SLICE_X49Y46         FDCE (Hold_fdce_C_D)         0.076    -0.959    clk_wiz/inst/seq_reg4_reg[4]
  -------------------------------------------------------------------
                         required time                          0.959    
                         arrival time                          -0.694    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 clk_wiz/inst/seq_reg4_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg4_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.108%)  route 0.239ns (62.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.398    -1.324    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.020    -1.304 r  clk_wiz/inst/clkout4_buf_en/O
                         net (fo=8, routed)           0.269    -1.035    clk_wiz/inst/clk_out4_clk_wiz_0_en_clk
    SLICE_X49Y46         FDCE                                         r  clk_wiz/inst/seq_reg4_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.894 r  clk_wiz/inst/seq_reg4_reg[5]/Q
                         net (fo=1, routed)           0.239    -0.655    clk_wiz/inst/seq_reg4[5]
    SLICE_X49Y46         FDCE                                         r  clk_wiz/inst/seq_reg4_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.442    -1.836    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.043    -1.793 r  clk_wiz/inst/clkout4_buf_en/O
                         net (fo=8, routed)           0.494    -1.299    clk_wiz/inst/clk_out4_clk_wiz_0_en_clk
    SLICE_X49Y46         FDCE                                         r  clk_wiz/inst/seq_reg4_reg[6]/C
                         clock pessimism              0.264    -1.035    
    SLICE_X49Y46         FDCE (Hold_fdce_C_D)         0.078    -0.957    clk_wiz/inst/seq_reg4_reg[6]
  -------------------------------------------------------------------
                         required time                          0.957    
                         arrival time                          -0.655    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 clk_wiz/inst/seq_reg4_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/clkout4_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.706%)  route 0.214ns (60.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.714ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.398    -1.324    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.020    -1.304 r  clk_wiz/inst/clkout4_buf_en/O
                         net (fo=8, routed)           0.269    -1.035    clk_wiz/inst/clk_out4_clk_wiz_0_en_clk
    SLICE_X49Y46         FDCE                                         r  clk_wiz/inst/seq_reg4_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.894 r  clk_wiz/inst/seq_reg4_reg[7]/Q
                         net (fo=1, routed)           0.214    -0.680    clk_wiz/inst/seq_reg4[7]
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  clk_wiz/inst/clkout4_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.564    -1.714    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  clk_wiz/inst/clkout4_buf/I0
                         clock pessimism              0.556    -1.158    
    BUFGCTRL_X0Y3        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.999    clk_wiz/inst/clkout4_buf
  -------------------------------------------------------------------
                         required time                          0.999    
                         arrival time                          -0.680    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 clk_wiz/inst/seq_reg4_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg4_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.746%)  route 0.230ns (64.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.398    -1.324    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.020    -1.304 r  clk_wiz/inst/clkout4_buf_en/O
                         net (fo=8, routed)           0.269    -1.035    clk_wiz/inst/clk_out4_clk_wiz_0_en_clk
    SLICE_X49Y46         FDCE                                         r  clk_wiz/inst/seq_reg4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.907 r  clk_wiz/inst/seq_reg4_reg[2]/Q
                         net (fo=1, routed)           0.230    -0.677    clk_wiz/inst/seq_reg4[2]
    SLICE_X49Y46         FDCE                                         r  clk_wiz/inst/seq_reg4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.442    -1.836    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.043    -1.793 r  clk_wiz/inst/clkout4_buf_en/O
                         net (fo=8, routed)           0.494    -1.299    clk_wiz/inst/clk_out4_clk_wiz_0_en_clk
    SLICE_X49Y46         FDCE                                         r  clk_wiz/inst/seq_reg4_reg[3]/C
                         clock pessimism              0.264    -1.035    
    SLICE_X49Y46         FDCE (Hold_fdce_C_D)        -0.006    -1.041    clk_wiz/inst/seq_reg4_reg[3]
  -------------------------------------------------------------------
                         required time                          1.041    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 clk_wiz/inst/seq_reg4_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/seq_reg4_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.490%)  route 0.233ns (64.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.398    -1.324    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.020    -1.304 r  clk_wiz/inst/clkout4_buf_en/O
                         net (fo=8, routed)           0.269    -1.035    clk_wiz/inst/clk_out4_clk_wiz_0_en_clk
    SLICE_X49Y46         FDCE                                         r  clk_wiz/inst/seq_reg4_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.907 r  clk_wiz/inst/seq_reg4_reg[4]/Q
                         net (fo=1, routed)           0.233    -0.674    clk_wiz/inst/seq_reg4[4]
    SLICE_X49Y46         FDCE                                         r  clk_wiz/inst/seq_reg4_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.442    -1.836    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.043    -1.793 r  clk_wiz/inst/clkout4_buf_en/O
                         net (fo=8, routed)           0.494    -1.299    clk_wiz/inst/clk_out4_clk_wiz_0_en_clk
    SLICE_X49Y46         FDCE                                         r  clk_wiz/inst/seq_reg4_reg[5]/C
                         clock pessimism              0.264    -1.035    
    SLICE_X49Y46         FDCE (Hold_fdce_C_D)        -0.006    -1.041    clk_wiz/inst/seq_reg4_reg[5]
  -------------------------------------------------------------------
                         required time                          1.041    
                         arrival time                          -0.674    
  -------------------------------------------------------------------
                         slack                                  0.367    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clk_wiz/inst/clkout4_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y3      clk_wiz/inst/clkout4_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X49Y46     clk_wiz/inst/seq_reg4_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X49Y46     clk_wiz/inst/seq_reg4_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X49Y46     clk_wiz/inst/seq_reg4_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X49Y46     clk_wiz/inst/seq_reg4_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X49Y46     clk_wiz/inst/seq_reg4_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X49Y46     clk_wiz/inst/seq_reg4_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X49Y46     clk_wiz/inst/seq_reg4_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y46     clk_wiz/inst/seq_reg4_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y46     clk_wiz/inst/seq_reg4_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y46     clk_wiz/inst/seq_reg4_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y46     clk_wiz/inst/seq_reg4_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y46     clk_wiz/inst/seq_reg4_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y46     clk_wiz/inst/seq_reg4_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y46     clk_wiz/inst/seq_reg4_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y46     clk_wiz/inst/seq_reg4_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y46     clk_wiz/inst/seq_reg4_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y46     clk_wiz/inst/seq_reg4_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y46     clk_wiz/inst/seq_reg4_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y46     clk_wiz/inst/seq_reg4_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y46     clk_wiz/inst/seq_reg4_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y46     clk_wiz/inst/seq_reg4_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y46     clk_wiz/inst/seq_reg4_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y46     clk_wiz/inst/seq_reg4_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y46     clk_wiz/inst/seq_reg4_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y46     clk_wiz/inst/seq_reg4_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y46     clk_wiz/inst/seq_reg4_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y46     clk_wiz/inst/seq_reg4_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



