

================================================================
== Vivado HLS Report for 'rms_norm_1536_s'
================================================================
* Date:           Wed Nov 27 14:05:53 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.731 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    24636|    24636| 0.246 ms | 0.246 ms |  24636|  24636|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RMS_NORM_LOOP_1  |     6144|     6144|         4|          -|          -|  1536|    no    |
        |- RMS_NORM_LOOP_2  |    18432|    18432|        12|          -|          -|  1536|    no    |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 75
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 64 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 76 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:88]   --->   Operation 76 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i40 [ 0, %0 ], [ %variance_V, %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ]"   --->   Operation 77 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%i_0 = phi i11 [ 0, %0 ], [ %i, %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ]"   --->   Operation 78 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.88ns)   --->   "%icmp_ln88 = icmp eq i11 %i_0, -512" [./layer.h:88]   --->   Operation 79 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)"   --->   Operation 80 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (1.63ns)   --->   "%i = add i11 %i_0, 1" [./layer.h:88]   --->   Operation 81 'add' 'i' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %icmp_ln88, label %ap_fixed_base.1.exit, label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [./layer.h:88]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i11 %i_0 to i64" [./layer.h:89]   --->   Operation 83 'zext' 'zext_ln89' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%input_0_V_addr = getelementptr [1536 x i40]* %input_0_V, i64 0, i64 %zext_ln89" [./layer.h:89]   --->   Operation 84 'getelementptr' 'input_0_V_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 85 [2/2] (3.25ns)   --->   "%input_0_V_load = load i40* %input_0_V_addr, align 8" [./layer.h:89]   --->   Operation 85 'load' 'input_0_V_load' <Predicate = (!icmp_ln88)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i40 %p_Val2_s to i81" [./layer.h:92]   --->   Operation 86 'sext' 'sext_ln1148' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 87 [2/2] (6.91ns)   --->   "%mul_ln1148 = mul i81 %sext_ln1148, 1466015503702" [./layer.h:92]   --->   Operation 87 'mul' 'mul_ln1148' <Predicate = (icmp_ln88)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 88 [1/2] (3.25ns)   --->   "%input_0_V_load = load i40* %input_0_V_addr, align 8" [./layer.h:89]   --->   Operation 88 'load' 'input_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>

State 4 <SV = 3> <Delay = 8.51>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i40 %input_0_V_load to i56" [./layer.h:89]   --->   Operation 89 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (8.51ns)   --->   "%mul_ln1192 = mul i56 %sext_ln1118_1, %sext_ln1118_1" [./layer.h:89]   --->   Operation 90 'mul' 'mul_ln1192' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.31>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str) nounwind" [./layer.h:88]   --->   Operation 91 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%lhs_V = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %p_Val2_s, i16 0)" [./layer.h:89]   --->   Operation 92 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (3.31ns)   --->   "%ret_V = add i56 %mul_ln1192, %lhs_V" [./layer.h:89]   --->   Operation 93 'add' 'ret_V' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%variance_V = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %ret_V, i32 16, i32 55)" [./layer.h:89]   --->   Operation 94 'partselect' 'variance_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "br label %1" [./layer.h:88]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 6.91>
ST_6 : Operation 96 [1/2] (6.91ns)   --->   "%mul_ln1148 = mul i81 %sext_ln1148, 1466015503702" [./layer.h:92]   --->   Operation 96 'mul' 'mul_ln1148' <Predicate = true> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_73 = call i30 @_ssdm_op_PartSelect.i30.i81.i32.i32(i81 %mul_ln1148, i32 51, i32 80)" [./layer.h:92]   --->   Operation 97 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 7.26>
ST_7 : Operation 98 [1/1] (4.00ns)   --->   "%sub_ln1148 = sub i81 0, %mul_ln1148" [./layer.h:92]   --->   Operation 98 'sub' 'sub_ln1148' <Predicate = true> <Delay = 4.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %p_Val2_s, i32 39)" [./layer.h:92]   --->   Operation 99 'bitselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1227)   --->   "%tmp_72 = call i30 @_ssdm_op_PartSelect.i30.i81.i32.i32(i81 %sub_ln1148, i32 51, i32 80)" [./layer.h:92]   --->   Operation 100 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1227)   --->   "%select_ln1148 = select i1 %tmp_71, i30 %tmp_72, i30 %tmp_73" [./layer.h:92]   --->   Operation 101 'select' 'select_ln1148' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (2.49ns) (out node of the LUT)   --->   "%sub_ln1227 = sub i30 0, %select_ln1148" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92]   --->   Operation 102 'sub' 'sub_ln1227' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.76ns)   --->   "%select_ln1148_1 = select i1 %tmp_71, i30 %sub_ln1227, i30 %tmp_73" [./layer.h:92]   --->   Operation 103 'select' 'select_ln1148_1' <Predicate = true> <Delay = 0.76> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 4> <Delay = 8.73>
ST_8 : Operation 104 [19/19] (8.73ns)   --->   "%agg_result_V_i = call fastcc i29 @"sqrt_fixed<42, 26>"(i30 %select_ln1148_1)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92]   --->   Operation 104 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 5> <Delay = 8.73>
ST_9 : Operation 105 [18/19] (8.73ns)   --->   "%agg_result_V_i = call fastcc i29 @"sqrt_fixed<42, 26>"(i30 %select_ln1148_1)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92]   --->   Operation 105 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 6> <Delay = 8.73>
ST_10 : Operation 106 [17/19] (8.73ns)   --->   "%agg_result_V_i = call fastcc i29 @"sqrt_fixed<42, 26>"(i30 %select_ln1148_1)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92]   --->   Operation 106 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 7> <Delay = 8.73>
ST_11 : Operation 107 [16/19] (8.73ns)   --->   "%agg_result_V_i = call fastcc i29 @"sqrt_fixed<42, 26>"(i30 %select_ln1148_1)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92]   --->   Operation 107 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 8> <Delay = 8.73>
ST_12 : Operation 108 [15/19] (8.73ns)   --->   "%agg_result_V_i = call fastcc i29 @"sqrt_fixed<42, 26>"(i30 %select_ln1148_1)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92]   --->   Operation 108 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 9> <Delay = 8.73>
ST_13 : Operation 109 [14/19] (8.73ns)   --->   "%agg_result_V_i = call fastcc i29 @"sqrt_fixed<42, 26>"(i30 %select_ln1148_1)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92]   --->   Operation 109 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 10> <Delay = 8.73>
ST_14 : Operation 110 [13/19] (8.73ns)   --->   "%agg_result_V_i = call fastcc i29 @"sqrt_fixed<42, 26>"(i30 %select_ln1148_1)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92]   --->   Operation 110 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 11> <Delay = 8.73>
ST_15 : Operation 111 [12/19] (8.73ns)   --->   "%agg_result_V_i = call fastcc i29 @"sqrt_fixed<42, 26>"(i30 %select_ln1148_1)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92]   --->   Operation 111 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 12> <Delay = 8.73>
ST_16 : Operation 112 [11/19] (8.73ns)   --->   "%agg_result_V_i = call fastcc i29 @"sqrt_fixed<42, 26>"(i30 %select_ln1148_1)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92]   --->   Operation 112 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 13> <Delay = 8.73>
ST_17 : Operation 113 [10/19] (8.73ns)   --->   "%agg_result_V_i = call fastcc i29 @"sqrt_fixed<42, 26>"(i30 %select_ln1148_1)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92]   --->   Operation 113 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 14> <Delay = 8.73>
ST_18 : Operation 114 [9/19] (8.73ns)   --->   "%agg_result_V_i = call fastcc i29 @"sqrt_fixed<42, 26>"(i30 %select_ln1148_1)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92]   --->   Operation 114 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 15> <Delay = 8.73>
ST_19 : Operation 115 [8/19] (8.73ns)   --->   "%agg_result_V_i = call fastcc i29 @"sqrt_fixed<42, 26>"(i30 %select_ln1148_1)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92]   --->   Operation 115 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 16> <Delay = 8.73>
ST_20 : Operation 116 [7/19] (8.73ns)   --->   "%agg_result_V_i = call fastcc i29 @"sqrt_fixed<42, 26>"(i30 %select_ln1148_1)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92]   --->   Operation 116 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 17> <Delay = 8.73>
ST_21 : Operation 117 [6/19] (8.73ns)   --->   "%agg_result_V_i = call fastcc i29 @"sqrt_fixed<42, 26>"(i30 %select_ln1148_1)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92]   --->   Operation 117 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 18> <Delay = 8.73>
ST_22 : Operation 118 [5/19] (8.73ns)   --->   "%agg_result_V_i = call fastcc i29 @"sqrt_fixed<42, 26>"(i30 %select_ln1148_1)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92]   --->   Operation 118 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 19> <Delay = 8.73>
ST_23 : Operation 119 [4/19] (8.73ns)   --->   "%agg_result_V_i = call fastcc i29 @"sqrt_fixed<42, 26>"(i30 %select_ln1148_1)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92]   --->   Operation 119 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 20> <Delay = 8.73>
ST_24 : Operation 120 [3/19] (8.73ns)   --->   "%agg_result_V_i = call fastcc i29 @"sqrt_fixed<42, 26>"(i30 %select_ln1148_1)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92]   --->   Operation 120 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 21> <Delay = 8.73>
ST_25 : Operation 121 [2/19] (8.73ns)   --->   "%agg_result_V_i = call fastcc i29 @"sqrt_fixed<42, 26>"(i30 %select_ln1148_1)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92]   --->   Operation 121 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 22> <Delay = 7.93>
ST_26 : Operation 122 [1/19] (7.93ns)   --->   "%agg_result_V_i = call fastcc i29 @"sqrt_fixed<42, 26>"(i30 %select_ln1148_1)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92]   --->   Operation 122 'call' 'agg_result_V_i' <Predicate = true> <Delay = 7.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 23> <Delay = 4.16>
ST_27 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i29 %agg_result_V_i to i33" [./layer.h:92]   --->   Operation 123 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 124 [37/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 124 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 24> <Delay = 4.16>
ST_28 : Operation 125 [36/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 125 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 25> <Delay = 4.16>
ST_29 : Operation 126 [35/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 126 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 26> <Delay = 4.16>
ST_30 : Operation 127 [34/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 127 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 27> <Delay = 4.16>
ST_31 : Operation 128 [33/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 128 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 28> <Delay = 4.16>
ST_32 : Operation 129 [32/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 129 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 29> <Delay = 4.16>
ST_33 : Operation 130 [31/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 130 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 30> <Delay = 4.16>
ST_34 : Operation 131 [30/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 131 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 31> <Delay = 4.16>
ST_35 : Operation 132 [29/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 132 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 32> <Delay = 4.16>
ST_36 : Operation 133 [28/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 133 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 33> <Delay = 4.16>
ST_37 : Operation 134 [27/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 134 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 34> <Delay = 4.16>
ST_38 : Operation 135 [26/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 135 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 35> <Delay = 4.16>
ST_39 : Operation 136 [25/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 136 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 36> <Delay = 4.16>
ST_40 : Operation 137 [24/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 137 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 37> <Delay = 4.16>
ST_41 : Operation 138 [23/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 138 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 38> <Delay = 4.16>
ST_42 : Operation 139 [22/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 139 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 39> <Delay = 4.16>
ST_43 : Operation 140 [21/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 140 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 40> <Delay = 4.16>
ST_44 : Operation 141 [20/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 141 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 41> <Delay = 4.16>
ST_45 : Operation 142 [19/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 142 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 42> <Delay = 4.16>
ST_46 : Operation 143 [18/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 143 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 43> <Delay = 4.16>
ST_47 : Operation 144 [17/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 144 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 44> <Delay = 4.16>
ST_48 : Operation 145 [16/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 145 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 45> <Delay = 4.16>
ST_49 : Operation 146 [15/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 146 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 46> <Delay = 4.16>
ST_50 : Operation 147 [14/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 147 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 47> <Delay = 4.16>
ST_51 : Operation 148 [13/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 148 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 48> <Delay = 4.16>
ST_52 : Operation 149 [12/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 149 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 49> <Delay = 4.16>
ST_53 : Operation 150 [11/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 150 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 50> <Delay = 4.16>
ST_54 : Operation 151 [10/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 151 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 51> <Delay = 4.16>
ST_55 : Operation 152 [9/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 152 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 52> <Delay = 4.16>
ST_56 : Operation 153 [8/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 153 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 53> <Delay = 4.16>
ST_57 : Operation 154 [7/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 154 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 54> <Delay = 4.16>
ST_58 : Operation 155 [6/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 155 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 55> <Delay = 4.16>
ST_59 : Operation 156 [5/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 156 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 56> <Delay = 4.16>
ST_60 : Operation 157 [4/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 157 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 57> <Delay = 4.16>
ST_61 : Operation 158 [3/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 158 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 58> <Delay = 4.16>
ST_62 : Operation 159 [2/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 159 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 59> <Delay = 4.16>
ST_63 : Operation 160 [1/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 160 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i33 %udiv_ln703 to i72" [./layer.h:94]   --->   Operation 161 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 162 [1/1] (1.76ns)   --->   "br label %2" [./layer.h:93]   --->   Operation 162 'br' <Predicate = true> <Delay = 1.76>

State 64 <SV = 60> <Delay = 3.25>
ST_64 : Operation 163 [1/1] (0.00ns)   --->   "%i1_0 = phi i11 [ 0, %ap_fixed_base.1.exit ], [ %i_1, %_ifconv ]"   --->   Operation 163 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 164 [1/1] (1.88ns)   --->   "%icmp_ln93 = icmp eq i11 %i1_0, -512" [./layer.h:93]   --->   Operation 164 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 165 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)"   --->   Operation 165 'speclooptripcount' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 166 [1/1] (1.63ns)   --->   "%i_1 = add i11 %i1_0, 1" [./layer.h:93]   --->   Operation 166 'add' 'i_1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 167 [1/1] (0.00ns)   --->   "br i1 %icmp_ln93, label %3, label %_ifconv" [./layer.h:93]   --->   Operation 167 'br' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i11 %i1_0 to i64" [./layer.h:94]   --->   Operation 168 'zext' 'zext_ln94' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_64 : Operation 169 [1/1] (0.00ns)   --->   "%weight_addr = getelementptr [1536 x float]* %weight, i64 0, i64 %zext_ln94" [./layer.h:94]   --->   Operation 169 'getelementptr' 'weight_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_64 : Operation 170 [2/2] (3.25ns)   --->   "%weight_load = load float* %weight_addr, align 4" [./layer.h:94]   --->   Operation 170 'load' 'weight_load' <Predicate = (!icmp_ln93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_64 : Operation 171 [1/1] (0.00ns)   --->   "%input_0_V_addr_4 = getelementptr [1536 x i40]* %input_0_V, i64 0, i64 %zext_ln94" [./layer.h:94]   --->   Operation 171 'getelementptr' 'input_0_V_addr_4' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_64 : Operation 172 [1/1] (0.00ns)   --->   "ret void" [./layer.h:95]   --->   Operation 172 'ret' <Predicate = (icmp_ln93)> <Delay = 0.00>

State 65 <SV = 61> <Delay = 7.69>
ST_65 : Operation 173 [1/2] (3.25ns)   --->   "%weight_load = load float* %weight_addr, align 4" [./layer.h:94]   --->   Operation 173 'load' 'weight_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_65 : Operation 174 [2/2] (4.43ns)   --->   "%d_assign = fpext float %weight_load to double" [./layer.h:94]   --->   Operation 174 'fpext' 'd_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 66 <SV = 62> <Delay = 8.67>
ST_66 : Operation 175 [1/2] (4.43ns)   --->   "%d_assign = fpext float %weight_load to double" [./layer.h:94]   --->   Operation 175 'fpext' 'd_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 176 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [./layer.h:94]   --->   Operation 176 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [./layer.h:94]   --->   Operation 177 'trunc' 'trunc_ln556' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 178 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [./layer.h:94]   --->   Operation 178 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 179 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [./layer.h:94]   --->   Operation 179 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V to i12" [./layer.h:94]   --->   Operation 180 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [./layer.h:94]   --->   Operation 181 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 182 [1/1] (0.00ns)   --->   "%tmp = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [./layer.h:94]   --->   Operation 182 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 183 [1/1] (0.00ns)   --->   "%p_Result_4 = zext i53 %tmp to i54" [./layer.h:94]   --->   Operation 183 'zext' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 184 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, %p_Result_4" [./layer.h:94]   --->   Operation 184 'sub' 'man_V_1' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 185 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %p_Result_s, i54 %man_V_1, i54 %p_Result_4" [./layer.h:94]   --->   Operation 185 'select' 'man_V_2' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 186 [1/1] (2.78ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [./layer.h:94]   --->   Operation 186 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 187 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [./layer.h:94]   --->   Operation 187 'sub' 'F2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 188 [1/1] (1.99ns)   --->   "%icmp_ln581 = icmp sgt i12 %F2, 16" [./layer.h:94]   --->   Operation 188 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 189 [1/1] (1.54ns)   --->   "%add_ln581 = add i12 -16, %F2" [./layer.h:94]   --->   Operation 189 'add' 'add_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 190 [1/1] (1.54ns)   --->   "%sub_ln581 = sub i12 16, %F2" [./layer.h:94]   --->   Operation 190 'sub' 'sub_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 191 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [./layer.h:94]   --->   Operation 191 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 192 [1/1] (1.99ns)   --->   "%icmp_ln582 = icmp eq i12 %F2, 16" [./layer.h:94]   --->   Operation 192 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_2 to i40" [./layer.h:94]   --->   Operation 193 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>

State 67 <SV = 63> <Delay = 7.60>
ST_67 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [./layer.h:94]   --->   Operation 194 'sext' 'sext_ln581' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 195 [1/1] (1.99ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt, 54" [./layer.h:94]   --->   Operation 195 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 196 [1/1] (1.99ns)   --->   "%icmp_ln603 = icmp ult i12 %sh_amt, 40" [./layer.h:94]   --->   Operation 196 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [./layer.h:94]   --->   Operation 197 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%ashr_ln586 = ashr i54 %man_V_2, %zext_ln586" [./layer.h:94]   --->   Operation 198 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.63> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i40" [./layer.h:94]   --->   Operation 199 'trunc' 'trunc_ln586' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%bitcast_ln696 = bitcast float %weight_load to i32" [./layer.h:94]   --->   Operation 200 'bitcast' 'bitcast_ln696' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)" [./layer.h:94]   --->   Operation 201 'bitselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%select_ln588 = select i1 %tmp_75, i40 -1, i40 0" [./layer.h:94]   --->   Operation 202 'select' 'select_ln588' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%zext_ln604 = zext i32 %sext_ln581 to i40" [./layer.h:94]   --->   Operation 203 'zext' 'zext_ln604' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%shl_ln604 = shl i40 %trunc_ln583, %zext_ln604" [./layer.h:94]   --->   Operation 204 'shl' 'shl_ln604' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.63> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [./layer.h:94]   --->   Operation 205 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [./layer.h:94]   --->   Operation 206 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 207 [1/1] (0.97ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [./layer.h:94]   --->   Operation 207 'or' 'or_ln582' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [./layer.h:94]   --->   Operation 208 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 209 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [./layer.h:94]   --->   Operation 209 'and' 'and_ln581' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node and_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585, true" [./layer.h:94]   --->   Operation 210 'xor' 'xor_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 211 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [./layer.h:94]   --->   Operation 211 'and' 'and_ln585' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_1 = and i1 %and_ln581, %icmp_ln585" [./layer.h:94]   --->   Operation 212 'and' 'and_ln585_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [./layer.h:94]   --->   Operation 213 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [./layer.h:94]   --->   Operation 214 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 215 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [./layer.h:94]   --->   Operation 215 'and' 'and_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 216 [1/1] (4.63ns) (out node of the LUT)   --->   "%select_ln603 = select i1 %and_ln603, i40 %shl_ln604, i40 %trunc_ln586" [./layer.h:94]   --->   Operation 216 'select' 'select_ln603' <Predicate = true> <Delay = 4.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 217 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, %and_ln585_1" [./layer.h:94]   --->   Operation 217 'or' 'or_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 218 [1/1] (1.56ns) (out node of the LUT)   --->   "%select_ln603_1 = select i1 %and_ln585, i40 %select_ln588, i40 %trunc_ln583" [./layer.h:94]   --->   Operation 218 'select' 'select_ln603_1' <Predicate = true> <Delay = 1.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%or_ln603_1 = or i1 %and_ln585, %and_ln582" [./layer.h:94]   --->   Operation 219 'or' 'or_ln603_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 220 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_2 = or i1 %or_ln603, %or_ln603_1" [./layer.h:94]   --->   Operation 220 'or' 'or_ln603_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 64> <Delay = 3.25>
ST_68 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_3)   --->   "%select_ln603_2 = select i1 %or_ln603, i40 %select_ln603, i40 %select_ln603_1" [./layer.h:94]   --->   Operation 221 'select' 'select_ln603_2' <Predicate = (or_ln603_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 222 [1/1] (1.56ns) (out node of the LUT)   --->   "%select_ln603_3 = select i1 %or_ln603_2, i40 %select_ln603_2, i40 0" [./layer.h:94]   --->   Operation 222 'select' 'select_ln603_3' <Predicate = true> <Delay = 1.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 223 [2/2] (3.25ns)   --->   "%input_0_V_load_4 = load i40* %input_0_V_addr_4, align 8" [./layer.h:94]   --->   Operation 223 'load' 'input_0_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>

State 69 <SV = 65> <Delay = 8.51>
ST_69 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i40 %select_ln603_3 to i72" [./layer.h:94]   --->   Operation 224 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 225 [1/1] (8.51ns)   --->   "%mul_ln1118 = mul i72 %zext_ln1118, %sext_ln1118" [./layer.h:94]   --->   Operation 225 'mul' 'mul_ln1118' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 226 [1/2] (3.25ns)   --->   "%input_0_V_load_4 = load i40* %input_0_V_addr_4, align 8" [./layer.h:94]   --->   Operation 226 'load' 'input_0_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>

State 70 <SV = 66> <Delay = 6.97>
ST_70 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i40 %input_0_V_load_4 to i72" [./layer.h:94]   --->   Operation 227 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 228 [5/5] (6.97ns)   --->   "%r_V = mul i72 %mul_ln1118, %sext_ln1116" [./layer.h:94]   --->   Operation 228 'mul' 'r_V' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 67> <Delay = 6.97>
ST_71 : Operation 229 [4/5] (6.97ns)   --->   "%r_V = mul i72 %mul_ln1118, %sext_ln1116" [./layer.h:94]   --->   Operation 229 'mul' 'r_V' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 68> <Delay = 6.97>
ST_72 : Operation 230 [3/5] (6.97ns)   --->   "%r_V = mul i72 %mul_ln1118, %sext_ln1116" [./layer.h:94]   --->   Operation 230 'mul' 'r_V' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 69> <Delay = 6.97>
ST_73 : Operation 231 [2/5] (6.97ns)   --->   "%r_V = mul i72 %mul_ln1118, %sext_ln1116" [./layer.h:94]   --->   Operation 231 'mul' 'r_V' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 70> <Delay = 6.97>
ST_74 : Operation 232 [1/5] (6.97ns)   --->   "%r_V = mul i72 %mul_ln1118, %sext_ln1116" [./layer.h:94]   --->   Operation 232 'mul' 'r_V' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln5 = call i40 @_ssdm_op_PartSelect.i40.i72.i32.i32(i72 %r_V, i32 32, i32 71)" [./layer.h:94]   --->   Operation 233 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>

State 75 <SV = 71> <Delay = 3.25>
ST_75 : Operation 234 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str16) nounwind" [./layer.h:94]   --->   Operation 234 'specloopname' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 235 [1/1] (3.25ns)   --->   "store i40 %trunc_ln5, i40* %input_0_V_addr_4, align 8" [./layer.h:94]   --->   Operation 235 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_75 : Operation 236 [1/1] (0.00ns)   --->   "br label %2" [./layer.h:93]   --->   Operation 236 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('variance.V') with incoming values : ('variance.V', ./layer.h:89) [5]  (1.77 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'phi' operation ('variance.V') with incoming values : ('variance.V', ./layer.h:89) [5]  (0 ns)
	'mul' operation ('mul_ln1148', ./layer.h:92) [24]  (6.91 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_0_V_load', ./layer.h:89) on array 'input_0_V' [15]  (3.25 ns)

 <State 4>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192', ./layer.h:89) [18]  (8.51 ns)

 <State 5>: 3.31ns
The critical path consists of the following:
	'add' operation ('ret.V', ./layer.h:89) [19]  (3.31 ns)

 <State 6>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1148', ./layer.h:92) [24]  (6.91 ns)

 <State 7>: 7.27ns
The critical path consists of the following:
	'sub' operation ('sub_ln1148', ./layer.h:92) [25]  (4.01 ns)
	'select' operation ('select_ln1148', ./layer.h:92) [29]  (0 ns)
	'sub' operation ('sub_ln1227', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92) [30]  (2.49 ns)
	'select' operation ('select_ln1148_1', ./layer.h:92) [31]  (0.768 ns)

 <State 8>: 8.73ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92) to 'sqrt_fixed<42, 26>' [32]  (8.73 ns)

 <State 9>: 8.73ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92) to 'sqrt_fixed<42, 26>' [32]  (8.73 ns)

 <State 10>: 8.73ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92) to 'sqrt_fixed<42, 26>' [32]  (8.73 ns)

 <State 11>: 8.73ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92) to 'sqrt_fixed<42, 26>' [32]  (8.73 ns)

 <State 12>: 8.73ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92) to 'sqrt_fixed<42, 26>' [32]  (8.73 ns)

 <State 13>: 8.73ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92) to 'sqrt_fixed<42, 26>' [32]  (8.73 ns)

 <State 14>: 8.73ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92) to 'sqrt_fixed<42, 26>' [32]  (8.73 ns)

 <State 15>: 8.73ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92) to 'sqrt_fixed<42, 26>' [32]  (8.73 ns)

 <State 16>: 8.73ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92) to 'sqrt_fixed<42, 26>' [32]  (8.73 ns)

 <State 17>: 8.73ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92) to 'sqrt_fixed<42, 26>' [32]  (8.73 ns)

 <State 18>: 8.73ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92) to 'sqrt_fixed<42, 26>' [32]  (8.73 ns)

 <State 19>: 8.73ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92) to 'sqrt_fixed<42, 26>' [32]  (8.73 ns)

 <State 20>: 8.73ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92) to 'sqrt_fixed<42, 26>' [32]  (8.73 ns)

 <State 21>: 8.73ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92) to 'sqrt_fixed<42, 26>' [32]  (8.73 ns)

 <State 22>: 8.73ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92) to 'sqrt_fixed<42, 26>' [32]  (8.73 ns)

 <State 23>: 8.73ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92) to 'sqrt_fixed<42, 26>' [32]  (8.73 ns)

 <State 24>: 8.73ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92) to 'sqrt_fixed<42, 26>' [32]  (8.73 ns)

 <State 25>: 8.73ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92) to 'sqrt_fixed<42, 26>' [32]  (8.73 ns)

 <State 26>: 7.94ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92) to 'sqrt_fixed<42, 26>' [32]  (7.94 ns)

 <State 27>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [34]  (4.16 ns)

 <State 28>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [34]  (4.16 ns)

 <State 29>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [34]  (4.16 ns)

 <State 30>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [34]  (4.16 ns)

 <State 31>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [34]  (4.16 ns)

 <State 32>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [34]  (4.16 ns)

 <State 33>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [34]  (4.16 ns)

 <State 34>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [34]  (4.16 ns)

 <State 35>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [34]  (4.16 ns)

 <State 36>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [34]  (4.16 ns)

 <State 37>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [34]  (4.16 ns)

 <State 38>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [34]  (4.16 ns)

 <State 39>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [34]  (4.16 ns)

 <State 40>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [34]  (4.16 ns)

 <State 41>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [34]  (4.16 ns)

 <State 42>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [34]  (4.16 ns)

 <State 43>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [34]  (4.16 ns)

 <State 44>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [34]  (4.16 ns)

 <State 45>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [34]  (4.16 ns)

 <State 46>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [34]  (4.16 ns)

 <State 47>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [34]  (4.16 ns)

 <State 48>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [34]  (4.16 ns)

 <State 49>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [34]  (4.16 ns)

 <State 50>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [34]  (4.16 ns)

 <State 51>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [34]  (4.16 ns)

 <State 52>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [34]  (4.16 ns)

 <State 53>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [34]  (4.16 ns)

 <State 54>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [34]  (4.16 ns)

 <State 55>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [34]  (4.16 ns)

 <State 56>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [34]  (4.16 ns)

 <State 57>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [34]  (4.16 ns)

 <State 58>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [34]  (4.16 ns)

 <State 59>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [34]  (4.16 ns)

 <State 60>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [34]  (4.16 ns)

 <State 61>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [34]  (4.16 ns)

 <State 62>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [34]  (4.16 ns)

 <State 63>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [34]  (4.16 ns)

 <State 64>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./layer.h:93) [38]  (0 ns)
	'getelementptr' operation ('weight_addr', ./layer.h:94) [46]  (0 ns)
	'load' operation ('v', ./layer.h:94) on array 'weight' [47]  (3.25 ns)

 <State 65>: 7.69ns
The critical path consists of the following:
	'load' operation ('v', ./layer.h:94) on array 'weight' [47]  (3.25 ns)
	'fpext' operation ('d', ./layer.h:94) [48]  (4.44 ns)

 <State 66>: 8.67ns
The critical path consists of the following:
	'fpext' operation ('d', ./layer.h:94) [48]  (4.44 ns)
	'sub' operation ('F2', ./layer.h:94) [60]  (1.55 ns)
	'icmp' operation ('icmp_ln581', ./layer.h:94) [61]  (1.99 ns)
	'select' operation ('sh_amt', ./layer.h:94) [64]  (0.697 ns)

 <State 67>: 7.6ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln603', ./layer.h:94) [69]  (1.99 ns)
	'and' operation ('and_ln603', ./layer.h:94) [88]  (0.978 ns)
	'select' operation ('select_ln603', ./layer.h:94) [89]  (4.64 ns)

 <State 68>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_0_V_load_4', ./layer.h:94) on array 'input_0_V' [99]  (3.25 ns)

 <State 69>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118', ./layer.h:94) [97]  (8.51 ns)

 <State 70>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V', ./layer.h:94) [101]  (6.98 ns)

 <State 71>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V', ./layer.h:94) [101]  (6.98 ns)

 <State 72>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V', ./layer.h:94) [101]  (6.98 ns)

 <State 73>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V', ./layer.h:94) [101]  (6.98 ns)

 <State 74>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V', ./layer.h:94) [101]  (6.98 ns)

 <State 75>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln94', ./layer.h:94) of variable 'trunc_ln5', ./layer.h:94 on array 'input_0_V' [103]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
