{
    "DESIGN_NAME": "y_huff",
    "VERILOG_FILES": "dir::src/y_huff.v",
    "CLOCK_PORT": "clk",
    "CLOCK_NET": "clk",
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 700 700",
    "pdk::sky130A": {
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": "14",
            "FP_CORE_UTIL": "40",
            "SYNTH_MAX_FANOUT": "6"
        },
        "scl::sky130_fd_sc_hdll": {
            "CLOCK_PERIOD": "11.35",
            "FP_CORE_UTIL": "40",
            "SYNTH_MAX_FANOUT": "6"
        },
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": "11.35",
            "FP_CORE_UTIL": "30",
            "SYNTH_MAX_FANOUT": "6"
        },
        "scl::sky130_fd_sc_ls": {
            "CLOCK_PERIOD": "11.35",
            "FP_CORE_UTIL": "35",
            "SYNTH_MAX_FANOUT": "6"
        },
        "scl::sky130_fd_sc_ms": {
            "CLOCK_PERIOD": "11.35",
            "FP_CORE_UTIL": "30",
            "SYNTH_MAX_FANOUT": "6"
        }
    }
}