#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x56515bd12ed0 .scope module, "ex_mem" "ex_mem" 2 66;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "i_rs_1"
    .port_info 2 /INPUT 32 "i_rs_2"
    .port_info 3 /INPUT 5 "i_rd_num"
    .port_info 4 /INPUT 32 "i_alu_out"
    .port_info 5 /INPUT 7 "i_opcode"
    .port_info 6 /INPUT 3 "i_func_3"
    .port_info 7 /INPUT 1 "i_op_type"
    .port_info 8 /OUTPUT 32 "rs_1"
    .port_info 9 /OUTPUT 32 "rs_2"
    .port_info 10 /OUTPUT 5 "rd_num"
    .port_info 11 /OUTPUT 32 "alu_out"
    .port_info 12 /OUTPUT 7 "opcode"
    .port_info 13 /OUTPUT 3 "func_3"
    .port_info 14 /OUTPUT 1 "op_type"
v0x56515bd08400_0 .var "alu_out", 31 0;
o0x7fb3b65d1048 .functor BUFZ 1, C4<z>; HiZ drive
v0x56515bd0ace0_0 .net "clk", 0 0, o0x7fb3b65d1048;  0 drivers
v0x56515bd37a20_0 .var "func_3", 2 0;
o0x7fb3b65d10a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56515bd118e0_0 .net "i_alu_out", 31 0, o0x7fb3b65d10a8;  0 drivers
o0x7fb3b65d10d8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x56515bd58830_0 .net "i_func_3", 2 0, o0x7fb3b65d10d8;  0 drivers
o0x7fb3b65d1108 .functor BUFZ 1, C4<z>; HiZ drive
v0x56515bd58910_0 .net "i_op_type", 0 0, o0x7fb3b65d1108;  0 drivers
o0x7fb3b65d1138 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0x56515bd589d0_0 .net "i_opcode", 6 0, o0x7fb3b65d1138;  0 drivers
o0x7fb3b65d1168 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x56515bd58ab0_0 .net "i_rd_num", 4 0, o0x7fb3b65d1168;  0 drivers
o0x7fb3b65d1198 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56515bd58b90_0 .net "i_rs_1", 31 0, o0x7fb3b65d1198;  0 drivers
o0x7fb3b65d11c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56515bd58c70_0 .net "i_rs_2", 31 0, o0x7fb3b65d11c8;  0 drivers
v0x56515bd58d50_0 .var "op_type", 0 0;
v0x56515bd58e10_0 .var "opcode", 6 0;
v0x56515bd58ef0_0 .var "rd_num", 4 0;
v0x56515bd58fd0_0 .var "rs_1", 31 0;
v0x56515bd590b0_0 .var "rs_2", 31 0;
E_0x56515bd21700 .event posedge, v0x56515bd0ace0_0;
S_0x56515bd13050 .scope module, "id_ex" "id_ex" 2 33;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "i_pc"
    .port_info 2 /INPUT 32 "i_rs_1"
    .port_info 3 /INPUT 32 "i_rs_2"
    .port_info 4 /INPUT 5 "i_rd_num"
    .port_info 5 /INPUT 12 "i_imm_12"
    .port_info 6 /INPUT 20 "i_imm_20"
    .port_info 7 /INPUT 7 "i_opcode"
    .port_info 8 /INPUT 3 "i_func_3"
    .port_info 9 /INPUT 7 "i_func_7"
    .port_info 10 /OUTPUT 32 "pc"
    .port_info 11 /OUTPUT 32 "rs_1"
    .port_info 12 /OUTPUT 32 "rs_2"
    .port_info 13 /OUTPUT 5 "rd_num"
    .port_info 14 /OUTPUT 12 "imm_12"
    .port_info 15 /OUTPUT 20 "imm_20"
    .port_info 16 /OUTPUT 7 "opcode"
    .port_info 17 /OUTPUT 3 "func_3"
    .port_info 18 /OUTPUT 7 "func_7"
o0x7fb3b65d15b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56515bd59430_0 .net "clk", 0 0, o0x7fb3b65d15b8;  0 drivers
v0x56515bd59510_0 .var "func_3", 2 0;
v0x56515bd595f0_0 .var "func_7", 6 0;
o0x7fb3b65d1648 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x56515bd596b0_0 .net "i_func_3", 2 0, o0x7fb3b65d1648;  0 drivers
o0x7fb3b65d1678 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0x56515bd59790_0 .net "i_func_7", 6 0, o0x7fb3b65d1678;  0 drivers
o0x7fb3b65d16a8 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v0x56515bd59870_0 .net "i_imm_12", 11 0, o0x7fb3b65d16a8;  0 drivers
o0x7fb3b65d16d8 .functor BUFZ 20, C4<zzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56515bd59950_0 .net "i_imm_20", 19 0, o0x7fb3b65d16d8;  0 drivers
o0x7fb3b65d1708 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0x56515bd59a30_0 .net "i_opcode", 6 0, o0x7fb3b65d1708;  0 drivers
o0x7fb3b65d1738 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56515bd59b10_0 .net "i_pc", 31 0, o0x7fb3b65d1738;  0 drivers
o0x7fb3b65d1768 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x56515bd59c80_0 .net "i_rd_num", 4 0, o0x7fb3b65d1768;  0 drivers
o0x7fb3b65d1798 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56515bd59d60_0 .net "i_rs_1", 31 0, o0x7fb3b65d1798;  0 drivers
o0x7fb3b65d17c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56515bd59e40_0 .net "i_rs_2", 31 0, o0x7fb3b65d17c8;  0 drivers
v0x56515bd59f20_0 .var "imm_12", 11 0;
v0x56515bd5a000_0 .var "imm_20", 19 0;
v0x56515bd5a0e0_0 .var "opcode", 6 0;
v0x56515bd5a1c0_0 .var "pc", 31 0;
v0x56515bd5a2a0_0 .var "rd_num", 4 0;
v0x56515bd5a380_0 .var "rs_1", 31 0;
v0x56515bd5a460_0 .var "rs_2", 31 0;
E_0x56515bd212f0 .event posedge, v0x56515bd59430_0;
S_0x56515bd0cc10 .scope module, "mem_wb" "mem_wb" 2 93;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "i_mem_out"
    .port_info 2 /INPUT 5 "i_rd_num"
    .port_info 3 /INPUT 32 "i_alu_out"
    .port_info 4 /INPUT 1 "i_op_type"
    .port_info 5 /OUTPUT 32 "mem_out"
    .port_info 6 /OUTPUT 5 "rd_num"
    .port_info 7 /OUTPUT 32 "alu_out"
    .port_info 8 /OUTPUT 1 "op_type"
v0x56515bd3b560_0 .var "alu_out", 31 0;
o0x7fb3b65d1d08 .functor BUFZ 1, C4<z>; HiZ drive
v0x56515bd5a8e0_0 .net "clk", 0 0, o0x7fb3b65d1d08;  0 drivers
o0x7fb3b65d1d38 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56515bd5a9a0_0 .net "i_alu_out", 31 0, o0x7fb3b65d1d38;  0 drivers
o0x7fb3b65d1d68 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56515bd5aa60_0 .net "i_mem_out", 31 0, o0x7fb3b65d1d68;  0 drivers
o0x7fb3b65d1d98 .functor BUFZ 1, C4<z>; HiZ drive
v0x56515bd5ab40_0 .net "i_op_type", 0 0, o0x7fb3b65d1d98;  0 drivers
o0x7fb3b65d1dc8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x56515bd5ac00_0 .net "i_rd_num", 4 0, o0x7fb3b65d1dc8;  0 drivers
v0x56515bd5ace0_0 .var "mem_out", 31 0;
v0x56515bd5adc0_0 .var "op_type", 0 0;
v0x56515bd5ae80_0 .var "rd_num", 4 0;
E_0x56515bd20ee0 .event posedge, v0x56515bd5a8e0_0;
S_0x56515bcd6190 .scope module, "top" "top" 3 6;
 .timescale 0 0;
v0x56515bd5f550_0 .var "clk", 0 0;
v0x56515bd5f5f0_0 .var "counter", 31 0;
v0x56515bd5f6d0_0 .var "rst", 0 0;
S_0x56515bd5b080 .scope module, "verilog_riscv_0" "verilog_riscv" 3 11, 4 9 0, S_0x56515bcd6190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 3 "leds"
v0x56515bd5e8d0_0 .net "clk", 0 0, v0x56515bd5f550_0;  1 drivers
v0x56515bd5e990_0 .net "if_id_instr_wire", 31 0, v0x56515bd5e190_0;  1 drivers
v0x56515bd5ea50_0 .net "if_id_pc_wire", 31 0, v0x56515bd5e260_0;  1 drivers
o0x7fb3b65d29c8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x56515bd5eb40_0 .net "leds", 3 1, o0x7fb3b65d29c8;  0 drivers
v0x56515bd5ec20_0 .net "mem_con_address_1", 31 0, v0x56515bd5e440_0;  1 drivers
v0x56515bd5ed30_0 .net "mem_con_o_val_1", 31 0, v0x56515bd5d0a0_0;  1 drivers
v0x56515bd5edf0_0 .net "rst", 0 0, v0x56515bd5f6d0_0;  1 drivers
v0x56515bd5ee90_0 .var "tmp_address_0", 31 0;
o0x7fb3b65d2788 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56515bd5efa0_0 .net "tmp_b_pc", 31 0, o0x7fb3b65d2788;  0 drivers
v0x56515bd5f0f0_0 .var "tmp_i_val_0", 31 0;
v0x56515bd5f190_0 .net "tmp_if_id_instr", 31 0, v0x56515bd5b790_0;  1 drivers
v0x56515bd5f250_0 .net "tmp_if_id_pc", 31 0, v0x56515bd5b870_0;  1 drivers
v0x56515bd5f2f0_0 .net "tmp_o_val_0", 31 0, v0x56515bd5c5a0_0;  1 drivers
v0x56515bd5f3e0_0 .var "tmp_op_type_0", 0 0;
S_0x56515bd5b240 .scope module, "if_id_0" "if_id" 4 29, 2 20 0, S_0x56515bd5b080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 32 "i_pc"
    .port_info 3 /INPUT 32 "i_instr"
    .port_info 4 /OUTPUT 32 "pc"
    .port_info 5 /OUTPUT 32 "instr"
v0x56515bd5b510_0 .net "clk", 0 0, v0x56515bd5f550_0;  alias, 1 drivers
v0x56515bd5b5f0_0 .net "i_instr", 31 0, v0x56515bd5e190_0;  alias, 1 drivers
v0x56515bd5b6d0_0 .net "i_pc", 31 0, v0x56515bd5e260_0;  alias, 1 drivers
v0x56515bd5b790_0 .var "instr", 31 0;
v0x56515bd5b870_0 .var "pc", 31 0;
v0x56515bd5b9a0_0 .net "rst", 0 0, v0x56515bd5f6d0_0;  alias, 1 drivers
E_0x56515bd3b490 .event posedge, v0x56515bd5b510_0;
S_0x56515bd5bb20 .scope module, "memory_controller_0" "memory_controller" 4 46, 5 7 0, S_0x56515bd5b080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 32 "address_0"
    .port_info 2 /INPUT 32 "i_val_0"
    .port_info 3 /INPUT 1 "op_type_0"
    .port_info 4 /INPUT 32 "address_1"
    .port_info 5 /INPUT 32 "i_val_1"
    .port_info 6 /INPUT 1 "op_type_1"
    .port_info 7 /OUTPUT 32 "o_val_0"
    .port_info 8 /OUTPUT 32 "o_val_1"
v0x56515bd5d420_0 .net "address_0", 31 0, v0x56515bd5ee90_0;  1 drivers
v0x56515bd5d500_0 .net "address_1", 31 0, v0x56515bd5e440_0;  alias, 1 drivers
v0x56515bd5d5a0_0 .net "i_val_0", 31 0, v0x56515bd5f0f0_0;  1 drivers
L_0x7fb3b65880a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56515bd5d6a0_0 .net "i_val_1", 31 0, L_0x7fb3b65880a8;  1 drivers
v0x56515bd5d770_0 .net "o_val_0", 31 0, v0x56515bd5c5a0_0;  alias, 1 drivers
v0x56515bd5d860_0 .net "o_val_1", 31 0, v0x56515bd5d0a0_0;  alias, 1 drivers
v0x56515bd5d930_0 .net "op_type_0", 0 0, v0x56515bd5f3e0_0;  1 drivers
L_0x7fb3b65880f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56515bd5da00_0 .net "op_type_1", 0 0, L_0x7fb3b65880f0;  1 drivers
v0x56515bd5dad0_0 .net "rst", 0 0, v0x56515bd5f6d0_0;  alias, 1 drivers
S_0x56515bd5be40 .scope module, "cache_0" "cache" 5 21, 6 6 0, S_0x56515bd5bb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /INPUT 32 "i_val"
    .port_info 3 /INPUT 1 "op_type"
    .port_info 4 /OUTPUT 32 "o_val"
P_0x56515bd5c010 .param/l "CACHE_OFFSET" 0 6 8, C4<00000000000000000000000111101100>;
P_0x56515bd5c050 .param/l "CACHE_SIZE" 0 6 6, C4<00000000000000000000000100000000>;
P_0x56515bd5c090 .param/l "CACHE_TYPE" 0 6 7, C4<0>;
v0x56515bd5c320_0 .net "address", 31 0, v0x56515bd5ee90_0;  alias, 1 drivers
v0x56515bd5c420_0 .net "i_val", 31 0, v0x56515bd5f0f0_0;  alias, 1 drivers
v0x56515bd5c500 .array "mem_cell", 0 256, 7 0;
v0x56515bd5c5a0_0 .var "o_val", 31 0;
v0x56515bd5c680_0 .net "op_type", 0 0, v0x56515bd5f3e0_0;  alias, 1 drivers
v0x56515bd5c790_0 .net "rst", 0 0, v0x56515bd5f6d0_0;  alias, 1 drivers
E_0x56515bd204d0 .event edge, v0x56515bd5c420_0, v0x56515bd5c320_0, v0x56515bd5c680_0;
E_0x56515bd5c2c0 .event edge, v0x56515bd5b9a0_0;
S_0x56515bd5c8e0 .scope module, "cache_1" "cache" 5 31, 6 6 0, S_0x56515bd5bb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /INPUT 32 "i_val"
    .port_info 3 /INPUT 1 "op_type"
    .port_info 4 /OUTPUT 32 "o_val"
P_0x56515bd5cad0 .param/l "CACHE_OFFSET" 0 6 8, C4<00000000000000000000000000000000>;
P_0x56515bd5cb10 .param/l "CACHE_SIZE" 0 6 6, C4<00000000000000000000000111101100>;
P_0x56515bd5cb50 .param/l "CACHE_TYPE" 0 6 7, C4<1>;
v0x56515bd5cdf0_0 .net "address", 31 0, v0x56515bd5e440_0;  alias, 1 drivers
v0x56515bd5cef0_0 .net "i_val", 31 0, L_0x7fb3b65880a8;  alias, 1 drivers
v0x56515bd5cfd0 .array "mem_cell", 0 492, 7 0;
v0x56515bd5d0a0_0 .var "o_val", 31 0;
v0x56515bd5d180_0 .net "op_type", 0 0, L_0x7fb3b65880f0;  alias, 1 drivers
v0x56515bd5d290_0 .net "rst", 0 0, v0x56515bd5f6d0_0;  alias, 1 drivers
E_0x56515bd5cd90 .event edge, v0x56515bd5cef0_0, v0x56515bd5cdf0_0, v0x56515bd5d180_0;
S_0x56515bd5dc10 .scope module, "stage_1_0" "stage_1" 4 36, 7 6 0, S_0x56515bd5b080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "stall"
    .port_info 3 /INPUT 1 "b_taken"
    .port_info 4 /INPUT 32 "instr"
    .port_info 5 /INPUT 32 "b_pc"
    .port_info 6 /OUTPUT 32 "pc"
    .port_info 7 /OUTPUT 32 "if_id_pc"
    .port_info 8 /OUTPUT 32 "if_id_instr"
v0x56515bd5def0_0 .net "b_pc", 31 0, o0x7fb3b65d2788;  alias, 0 drivers
L_0x7fb3b6588060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56515bd5dfd0_0 .net "b_taken", 0 0, L_0x7fb3b6588060;  1 drivers
v0x56515bd5e090_0 .net "clk", 0 0, v0x56515bd5f550_0;  alias, 1 drivers
v0x56515bd5e190_0 .var "if_id_instr", 31 0;
v0x56515bd5e260_0 .var "if_id_pc", 31 0;
v0x56515bd5e350_0 .net "instr", 31 0, v0x56515bd5d0a0_0;  alias, 1 drivers
v0x56515bd5e440_0 .var "pc", 31 0;
v0x56515bd5e530_0 .net "rst", 0 0, v0x56515bd5f6d0_0;  alias, 1 drivers
L_0x7fb3b6588018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56515bd5e660_0 .net "stall", 0 0, L_0x7fb3b6588018;  1 drivers
    .scope S_0x56515bd12ed0;
T_0 ;
    %wait E_0x56515bd21700;
    %load/vec4 v0x56515bd58b90_0;
    %assign/vec4 v0x56515bd58fd0_0, 0;
    %load/vec4 v0x56515bd58c70_0;
    %assign/vec4 v0x56515bd590b0_0, 0;
    %load/vec4 v0x56515bd58ab0_0;
    %assign/vec4 v0x56515bd58ef0_0, 0;
    %load/vec4 v0x56515bd118e0_0;
    %assign/vec4 v0x56515bd08400_0, 0;
    %load/vec4 v0x56515bd589d0_0;
    %assign/vec4 v0x56515bd58e10_0, 0;
    %load/vec4 v0x56515bd37a20_0;
    %assign/vec4 v0x56515bd37a20_0, 0;
    %load/vec4 v0x56515bd58910_0;
    %assign/vec4 v0x56515bd58d50_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x56515bd13050;
T_1 ;
    %wait E_0x56515bd212f0;
    %load/vec4 v0x56515bd59b10_0;
    %assign/vec4 v0x56515bd5a1c0_0, 0;
    %load/vec4 v0x56515bd59d60_0;
    %assign/vec4 v0x56515bd5a380_0, 0;
    %load/vec4 v0x56515bd59e40_0;
    %assign/vec4 v0x56515bd5a460_0, 0;
    %load/vec4 v0x56515bd59c80_0;
    %assign/vec4 v0x56515bd5a2a0_0, 0;
    %load/vec4 v0x56515bd59870_0;
    %assign/vec4 v0x56515bd59f20_0, 0;
    %load/vec4 v0x56515bd59950_0;
    %assign/vec4 v0x56515bd5a000_0, 0;
    %load/vec4 v0x56515bd59a30_0;
    %assign/vec4 v0x56515bd5a0e0_0, 0;
    %load/vec4 v0x56515bd596b0_0;
    %assign/vec4 v0x56515bd59510_0, 0;
    %load/vec4 v0x56515bd59790_0;
    %assign/vec4 v0x56515bd595f0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x56515bd0cc10;
T_2 ;
    %wait E_0x56515bd20ee0;
    %load/vec4 v0x56515bd5aa60_0;
    %assign/vec4 v0x56515bd5ace0_0, 0;
    %load/vec4 v0x56515bd5ac00_0;
    %assign/vec4 v0x56515bd5ae80_0, 0;
    %load/vec4 v0x56515bd5a9a0_0;
    %assign/vec4 v0x56515bd3b560_0, 0;
    %load/vec4 v0x56515bd5ab40_0;
    %assign/vec4 v0x56515bd5adc0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x56515bd5b240;
T_3 ;
    %wait E_0x56515bd3b490;
    %load/vec4 v0x56515bd5b6d0_0;
    %assign/vec4 v0x56515bd5b870_0, 0;
    %load/vec4 v0x56515bd5b5f0_0;
    %assign/vec4 v0x56515bd5b790_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56515bd5dc10;
T_4 ;
    %wait E_0x56515bd5c2c0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56515bd5e440_0, 0;
    %vpi_call 7 18 "$display", "reset stage_1" {0 0 0};
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x56515bd5dc10;
T_5 ;
    %wait E_0x56515bd3b490;
    %vpi_call 7 22 "$display", "---begin fetch---" {0 0 0};
    %load/vec4 v0x56515bd5e660_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x56515bd5dfd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %vpi_call 7 25 "$display", "sssssssssssssssssssssssssssssssssssss" {0 0 0};
    %load/vec4 v0x56515bd5def0_0;
    %assign/vec4 v0x56515bd5e440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56515bd5e260_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56515bd5e190_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x56515bd5e440_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x56515bd5e440_0, 0;
    %load/vec4 v0x56515bd5e440_0;
    %assign/vec4 v0x56515bd5e260_0, 0;
    %load/vec4 v0x56515bd5e350_0;
    %assign/vec4 v0x56515bd5e190_0, 0;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x56515bd5e440_0;
    %assign/vec4 v0x56515bd5e260_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56515bd5e190_0, 0;
T_5.1 ;
    %vpi_call 7 40 "$display", "stall is %d ", v0x56515bd5e660_0 {0 0 0};
    %vpi_call 7 41 "$display", "instr is %0h ", v0x56515bd5e350_0 {0 0 0};
    %vpi_call 7 42 "$display", "pc is %0h ", v0x56515bd5e440_0 {0 0 0};
    %vpi_call 7 43 "$display", "---end fetch---" {0 0 0};
    %jmp T_5;
    .thread T_5;
    .scope S_0x56515bd5be40;
T_6 ;
    %wait E_0x56515bd5c2c0;
    %vpi_call 6 18 "$display", "reset cache" {0 0 0};
    %load/vec4 v0x56515bd5c790_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 0, 1;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56515bd5c500, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56515bd5c500, 0, 4;
    %pushi/vec4 3, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56515bd5c500, 0, 4;
    %pushi/vec4 4, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56515bd5c500, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56515bd5c500, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x56515bd5c790_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 1;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56515bd5c500, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56515bd5c500, 0, 4;
    %pushi/vec4 3, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56515bd5c500, 0, 4;
    %pushi/vec4 4, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56515bd5c500, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56515bd5c500, 0, 4;
    %vpi_call 6 28 "$display", "init inst cache" {0 0 0};
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x56515bd5be40;
T_7 ;
    %wait E_0x56515bd204d0;
    %load/vec4 v0x56515bd5c680_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x56515bd5c320_0;
    %pad/u 34;
    %subi 489, 0, 34;
    %ix/vec4 4;
    %load/vec4a v0x56515bd5c500, 4;
    %load/vec4 v0x56515bd5c320_0;
    %pad/u 34;
    %subi 490, 0, 34;
    %ix/vec4 4;
    %load/vec4a v0x56515bd5c500, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56515bd5c320_0;
    %pad/u 34;
    %subi 491, 0, 34;
    %ix/vec4 4;
    %load/vec4a v0x56515bd5c500, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56515bd5c320_0;
    %pad/u 33;
    %subi 492, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x56515bd5c500, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56515bd5c5a0_0, 0;
    %vpi_call 6 38 "$display", "--------------address is %0h ", v0x56515bd5c320_0 {0 0 0};
    %vpi_call 6 39 "$display", "--------------o_val is %0h ", v0x56515bd5c5a0_0 {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x56515bd5c680_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x56515bd5c420_0;
    %pad/u 8;
    %load/vec4 v0x56515bd5c320_0;
    %pad/u 33;
    %subi 492, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56515bd5c500, 0, 4;
    %pushi/vec4 2147483647, 2147483647, 32;
    %assign/vec4 v0x56515bd5c5a0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x56515bd5c8e0;
T_8 ;
    %wait E_0x56515bd5c2c0;
    %vpi_call 6 18 "$display", "reset cache" {0 0 0};
    %load/vec4 v0x56515bd5d290_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 1;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56515bd5cfd0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56515bd5cfd0, 0, 4;
    %pushi/vec4 3, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56515bd5cfd0, 0, 4;
    %pushi/vec4 4, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56515bd5cfd0, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56515bd5cfd0, 0, 4;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x56515bd5d290_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 0, 1;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56515bd5cfd0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56515bd5cfd0, 0, 4;
    %pushi/vec4 3, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56515bd5cfd0, 0, 4;
    %pushi/vec4 4, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56515bd5cfd0, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56515bd5cfd0, 0, 4;
    %vpi_call 6 28 "$display", "init inst cache" {0 0 0};
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x56515bd5c8e0;
T_9 ;
    %wait E_0x56515bd5cd90;
    %load/vec4 v0x56515bd5d180_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x56515bd5cdf0_0;
    %pad/u 34;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 1, 0, 2;
    %sub;
    %ix/vec4 4;
    %load/vec4a v0x56515bd5cfd0, 4;
    %load/vec4 v0x56515bd5cdf0_0;
    %pad/u 34;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 2, 0, 2;
    %sub;
    %ix/vec4 4;
    %load/vec4a v0x56515bd5cfd0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56515bd5cdf0_0;
    %pad/u 34;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 3, 0, 2;
    %sub;
    %ix/vec4 4;
    %load/vec4a v0x56515bd5cfd0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56515bd5cdf0_0;
    %pad/u 33;
    %subi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x56515bd5cfd0, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56515bd5d0a0_0, 0;
    %vpi_call 6 38 "$display", "--------------address is %0h ", v0x56515bd5cdf0_0 {0 0 0};
    %vpi_call 6 39 "$display", "--------------o_val is %0h ", v0x56515bd5d0a0_0 {0 0 0};
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x56515bd5d180_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x56515bd5cef0_0;
    %pad/u 8;
    %load/vec4 v0x56515bd5cdf0_0;
    %pad/u 33;
    %subi 0, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56515bd5cfd0, 0, 4;
    %pushi/vec4 2147483647, 2147483647, 32;
    %assign/vec4 v0x56515bd5d0a0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x56515bcd6190;
T_10 ;
    %delay 5, 0;
    %load/vec4 v0x56515bd5f550_0;
    %inv;
    %store/vec4 v0x56515bd5f550_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x56515bcd6190;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56515bd5f550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56515bd5f6d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56515bd5f5f0_0, 0;
    %end;
    .thread T_11;
    .scope S_0x56515bcd6190;
T_12 ;
    %wait E_0x56515bd3b490;
    %load/vec4 v0x56515bd5f6d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56515bd5f6d0_0, 0;
T_12.0 ;
    %load/vec4 v0x56515bd5f5f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x56515bd5f5f0_0, 0;
    %load/vec4 v0x56515bd5f5f0_0;
    %cmpi/e 20, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_call 3 24 "$finish" {0 0 0};
T_12.2 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "./pipe_regs.v";
    "top.v";
    "./verilog_riscv.v";
    "./memory_controller.v";
    "./cache.v";
    "./stage_1.v";
