#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Jun 23 11:37:52 2024
# Process ID: 1508
# Current directory: D:/work_directory/TDC/Channel/Channel
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1452 D:\work_directory\TDC\Channel\Channel\Channel.xpr
# Log file: D:/work_directory/TDC/Channel/Channel/vivado.log
# Journal file: D:/work_directory/TDC/Channel/Channel\vivado.jou
# Running On: LAPTOP-UQD20HRI, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 16952 MB
#-----------------------------------------------------------
start_gui
open_project D:/work_directory/TDC/Channel/Channel/Channel.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/work_directory/TDC/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 1483.039 ; gain = 388.566
update_compile_order -fileset sources_1
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_channel'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xck26-sfvc784-2LV-c
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Project 1-454] Reading design checkpoint 'd:/work_directory/TDC/Channel/Channel/Channel.gen/sources_1/bd/Channel/ip/Channel_Eliminator_0_0/Channel_Eliminator_0_0.dcp' for cell 'Channel_i/Eliminator_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/work_directory/TDC/Channel/Channel/Channel.gen/sources_1/bd/Channel/ip/Channel_Encoder_0_0/Channel_Encoder_0_0.dcp' for cell 'Channel_i/Encoder_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/work_directory/TDC/Channel/Channel/Channel.gen/sources_1/bd/Channel/ip/Channel_Main_Counter_0_0/Channel_Main_Counter_0_0.dcp' for cell 'Channel_i/Main_Counter_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/work_directory/TDC/Channel/Channel/Channel.gen/sources_1/bd/Channel/ip/Channel_Pipe_0_0/Channel_Pipe_0_0.dcp' for cell 'Channel_i/Pipe_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2678.324 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/work_directory/TDC/Channel/Channel/Channel.gen/sources_1/bd/Channel/ip/Channel_Pipe_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'Channel_i/Pipe_0/U0/fifo/U0'
Finished Parsing XDC File [d:/work_directory/TDC/Channel/Channel/Channel.gen/sources_1/bd/Channel/ip/Channel_Pipe_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'Channel_i/Pipe_0/U0/fifo/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2678.324 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 25 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 2 instances

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3212.926 ; gain = 1526.777
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim/tb_channel_time_synth.v"
write_verilog: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 3777.836 ; gain = 548.234
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim/tb_channel_time_synth.sdf"
write_sdf: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 4787.004 ; gain = 1009.168
INFO: [SIM-utils-36] Netlist generated:D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim/tb_channel_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim/tb_channel_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_channel' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj tb_channel_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim/tb_channel_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD10
INFO: [VRFC 10-311] analyzing module IBUF_HD11
INFO: [VRFC 10-311] analyzing module IBUF_HD12
INFO: [VRFC 10-311] analyzing module IBUF_HD13
INFO: [VRFC 10-311] analyzing module IBUF_HD14
INFO: [VRFC 10-311] analyzing module IBUF_HD15
INFO: [VRFC 10-311] analyzing module IBUF_HD16
INFO: [VRFC 10-311] analyzing module IBUF_HD17
INFO: [VRFC 10-311] analyzing module IBUF_HD18
INFO: [VRFC 10-311] analyzing module IBUF_HD19
INFO: [VRFC 10-311] analyzing module IBUF_HD2
INFO: [VRFC 10-311] analyzing module IBUF_HD20
INFO: [VRFC 10-311] analyzing module IBUF_HD21
INFO: [VRFC 10-311] analyzing module IBUF_HD22
INFO: [VRFC 10-311] analyzing module IBUF_HD23
INFO: [VRFC 10-311] analyzing module IBUF_HD24
INFO: [VRFC 10-311] analyzing module IBUF_HD25
INFO: [VRFC 10-311] analyzing module IBUF_HD3
INFO: [VRFC 10-311] analyzing module IBUF_HD4
INFO: [VRFC 10-311] analyzing module IBUF_HD5
INFO: [VRFC 10-311] analyzing module IBUF_HD6
INFO: [VRFC 10-311] analyzing module IBUF_HD7
INFO: [VRFC 10-311] analyzing module IBUF_HD8
INFO: [VRFC 10-311] analyzing module IBUF_HD9
INFO: [VRFC 10-311] analyzing module RAM32M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M16_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M16_HD1
INFO: [VRFC 10-311] analyzing module Channel
INFO: [VRFC 10-311] analyzing module Channel_Eliminator_0_0
INFO: [VRFC 10-311] analyzing module Channel_Eliminator_0_0_Eliminator
INFO: [VRFC 10-311] analyzing module Channel_Encoder_0_0
INFO: [VRFC 10-311] analyzing module Channel_Encoder_0_0_Encoder
INFO: [VRFC 10-311] analyzing module Channel_Main_Counter_0_0
INFO: [VRFC 10-311] analyzing module Channel_Main_Counter_0_0_Main_Counter
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_Pipe
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_0
INFO: [VRFC 10-311] analyzing module Channel_wrapper
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_bram_fifo_rstlogic
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_dc_ss_fwft
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_dmem
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_top
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_v13_2_9
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_v13_2_9_synth
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_memory
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_rd_fwft
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_rd_logic
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_updn_cntr
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_wr_logic
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_channel_vhdl.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 4787.004 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_channel_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_channel xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_channel_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_channel xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9180] module 'LUT6' is instantiated multiple times from VHDL or from both Verilog and VHDL; elaboration result may be incorrect [/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/LUT6.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_channel_time_synth.sdf", for root module "tb_channel/cha".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_channel_time_synth.sdf", for root module "tb_channel/cha".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.Channel_Eliminator_0_0_Eliminato...
Compiling module xil_defaultlib.Channel_Eliminator_0_0
Compiling module simprims_ver.GND
Compiling module simprims_ver.FDSE_default
Compiling module xil_defaultlib.Channel_Encoder_0_0_Encoder
Compiling module xil_defaultlib.Channel_Encoder_0_0
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.Channel_Main_Counter_0_0_Main_Co...
Compiling module xil_defaultlib.Channel_Main_Counter_0_0
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32M16_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32M16_HD1
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module simprims_ver.FDRE(XON="FALSE")
Compiling module xil_defaultlib.Channel_Pipe_0_0_fifo_generator_...
Compiling module xil_defaultlib.Channel_Pipe_0_0_Pipe
Compiling module xil_defaultlib.Channel_Pipe_0_0
Compiling module xil_defaultlib.Channel
Compiling module simprims_ver.IBUFCTRL_default
Compiling module simprims_ver.INBUF_default
Compiling module xil_defaultlib.IBUF_UNIQ_BASE_
Compiling module xil_defaultlib.IBUF_HD2
Compiling module xil_defaultlib.IBUF_HD3
Compiling module xil_defaultlib.IBUF_HD4
Compiling module xil_defaultlib.IBUF_HD5
Compiling module xil_defaultlib.IBUF_HD6
Compiling module xil_defaultlib.IBUF_HD7
Compiling module xil_defaultlib.IBUF_HD8
Compiling module xil_defaultlib.IBUF_HD9
Compiling module xil_defaultlib.IBUF_HD10
Compiling module xil_defaultlib.IBUF_HD11
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.IBUF_HD12
Compiling module xil_defaultlib.IBUF_HD13
Compiling module xil_defaultlib.IBUF_HD14
Compiling module xil_defaultlib.IBUF_HD15
Compiling module xil_defaultlib.IBUF_HD16
Compiling module xil_defaultlib.IBUF_HD17
Compiling module xil_defaultlib.IBUF_HD18
Compiling module xil_defaultlib.IBUF_HD19
Compiling module xil_defaultlib.IBUF_HD20
Compiling module xil_defaultlib.IBUF_HD21
Compiling module xil_defaultlib.IBUF_HD22
Compiling module xil_defaultlib.IBUF_HD23
Compiling module xil_defaultlib.IBUF_HD24
Compiling module xil_defaultlib.IBUF_HD25
Compiling module xil_defaultlib.Channel_wrapper
Compiling architecture behavioral of entity xil_defaultlib.tb_channel
Built simulation snapshot tb_channel_time_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 4787.004 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_channel_time_synth -key {Post-Synthesis:sim_1:Timing:tb_channel} -tclbatch {tb_channel.tcl} -protoinst "protoinst_files/Channel.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/Channel.protoinst
Time resolution is 1 ps
source tb_channel.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4787.004 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_channel_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ns
launch_simulation: Time (s): cpu = 00:01:10 ; elapsed = 00:01:31 . Memory (MB): peak = 4787.004 ; gain = 3100.855
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_channel/cha/Channel_i/Eliminator_0}} 
run 100 ns
run 100 ns
run 100 ns
run 100 ns
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Encoder_0/U0/FSM_onehot_state_reg[0]/TChk154_3488 at time 403788 ps $setuphold (posedge C,posedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $hold violation detected. Time: 403788 ps, Ref Event Time Stamp: 399788 ps, Data Event Time Stamp: 403682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Encoder_0/U0/FSM_onehot_state_reg[0]/TChk154_3488 at time 403788 ps $setuphold (posedge C,posedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403682 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Encoder_0/U0/debug_reg[0]/TChk154_1625 at time 403788 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $hold violation detected. Time: 403788 ps, Ref Event Time Stamp: 399788 ps, Data Event Time Stamp: 403682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Encoder_0/U0/debug_reg[0]/TChk154_1625 at time 403788 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403682 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[0]/TChk154_1625 at time 403788 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $hold violation detected. Time: 403788 ps, Ref Event Time Stamp: 395788 ps, Data Event Time Stamp: 403682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[0]/TChk154_1625 at time 403788 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403682 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[1]/TChk154_1625 at time 403788 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $hold violation detected. Time: 403788 ps, Ref Event Time Stamp: 399788 ps, Data Event Time Stamp: 403682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[1]/TChk154_1625 at time 403788 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403682 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[3]/TChk154_1625 at time 403788 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $hold violation detected. Time: 403788 ps, Ref Event Time Stamp: 399788 ps, Data Event Time Stamp: 403682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[3]/TChk154_1625 at time 403788 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403682 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[6]/TChk154_1625 at time 403788 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $hold violation detected. Time: 403788 ps, Ref Event Time Stamp: 399788 ps, Data Event Time Stamp: 403682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[6]/TChk154_1625 at time 403788 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403682 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/TChk154_3488 at time 403788 ps $setuphold (posedge C,posedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403785 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/TChk154_3488 at time 403788 ps $setuphold (posedge C,posedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403785 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/TChk154_3488 at time 403788 ps $setuphold (posedge C,posedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403785 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/TChk154_3488 at time 403788 ps $setuphold (posedge C,posedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403785 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/TChk154_3488 at time 403788 ps $setuphold (posedge C,posedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403785 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/TChk154_3488 at time 403788 ps $setuphold (posedge C,posedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403785 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/TChk154_3488 at time 403788 ps $setuphold (posedge C,posedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403785 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 151: Timing violation in scope /tb_channel/cha/Channel_i/Encoder_0/U0/FSM_onehot_state_reg[0]/TChk151_3485 at time 407788 ps $setuphold (posedge C,negedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $hold violation detected. Time: 407788 ps, Ref Event Time Stamp: 403788 ps, Data Event Time Stamp: 407682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 151: Timing violation in scope /tb_channel/cha/Channel_i/Encoder_0/U0/FSM_onehot_state_reg[0]/TChk151_3485 at time 407788 ps $setuphold (posedge C,negedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $setup violation detected. Time: 407788 ps, Data Event Time Stamp: 407682 ps, Ref Event Time Stamp: 407788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb_channel/cha/Channel_i/Encoder_0/U0/debug_reg[0]/TChk151_1622 at time 407788 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $hold violation detected. Time: 407788 ps, Ref Event Time Stamp: 403788 ps, Data Event Time Stamp: 407682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb_channel/cha/Channel_i/Encoder_0/U0/debug_reg[0]/TChk151_1622 at time 407788 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $setup violation detected. Time: 407788 ps, Data Event Time Stamp: 407682 ps, Ref Event Time Stamp: 407788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[2]/TChk151_1622 at time 407788 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $hold violation detected. Time: 407788 ps, Ref Event Time Stamp: 387788 ps, Data Event Time Stamp: 407682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[2]/TChk151_1622 at time 407788 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $setup violation detected. Time: 407788 ps, Data Event Time Stamp: 407682 ps, Ref Event Time Stamp: 407788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[3]/TChk151_1622 at time 407788 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $hold violation detected. Time: 407788 ps, Ref Event Time Stamp: 403788 ps, Data Event Time Stamp: 407682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[3]/TChk151_1622 at time 407788 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $setup violation detected. Time: 407788 ps, Data Event Time Stamp: 407682 ps, Ref Event Time Stamp: 407788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[6]/TChk151_1622 at time 407788 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $hold violation detected. Time: 407788 ps, Ref Event Time Stamp: 403788 ps, Data Event Time Stamp: 407682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[6]/TChk151_1622 at time 407788 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $setup violation detected. Time: 407788 ps, Data Event Time Stamp: 407682 ps, Ref Event Time Stamp: 407788 ps, Limit: 118 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_channel'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim/tb_channel_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim/tb_channel_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim/tb_channel_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim/tb_channel_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_channel' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj tb_channel_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim/tb_channel_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD10
INFO: [VRFC 10-311] analyzing module IBUF_HD11
INFO: [VRFC 10-311] analyzing module IBUF_HD12
INFO: [VRFC 10-311] analyzing module IBUF_HD13
INFO: [VRFC 10-311] analyzing module IBUF_HD14
INFO: [VRFC 10-311] analyzing module IBUF_HD15
INFO: [VRFC 10-311] analyzing module IBUF_HD16
INFO: [VRFC 10-311] analyzing module IBUF_HD17
INFO: [VRFC 10-311] analyzing module IBUF_HD18
INFO: [VRFC 10-311] analyzing module IBUF_HD19
INFO: [VRFC 10-311] analyzing module IBUF_HD2
INFO: [VRFC 10-311] analyzing module IBUF_HD20
INFO: [VRFC 10-311] analyzing module IBUF_HD21
INFO: [VRFC 10-311] analyzing module IBUF_HD22
INFO: [VRFC 10-311] analyzing module IBUF_HD23
INFO: [VRFC 10-311] analyzing module IBUF_HD24
INFO: [VRFC 10-311] analyzing module IBUF_HD25
INFO: [VRFC 10-311] analyzing module IBUF_HD3
INFO: [VRFC 10-311] analyzing module IBUF_HD4
INFO: [VRFC 10-311] analyzing module IBUF_HD5
INFO: [VRFC 10-311] analyzing module IBUF_HD6
INFO: [VRFC 10-311] analyzing module IBUF_HD7
INFO: [VRFC 10-311] analyzing module IBUF_HD8
INFO: [VRFC 10-311] analyzing module IBUF_HD9
INFO: [VRFC 10-311] analyzing module RAM32M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M16_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M16_HD1
INFO: [VRFC 10-311] analyzing module Channel
INFO: [VRFC 10-311] analyzing module Channel_Eliminator_0_0
INFO: [VRFC 10-311] analyzing module Channel_Eliminator_0_0_Eliminator
INFO: [VRFC 10-311] analyzing module Channel_Encoder_0_0
INFO: [VRFC 10-311] analyzing module Channel_Encoder_0_0_Encoder
INFO: [VRFC 10-311] analyzing module Channel_Main_Counter_0_0
INFO: [VRFC 10-311] analyzing module Channel_Main_Counter_0_0_Main_Counter
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_Pipe
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_0
INFO: [VRFC 10-311] analyzing module Channel_wrapper
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_bram_fifo_rstlogic
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_dc_ss_fwft
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_dmem
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_top
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_v13_2_9
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_v13_2_9_synth
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_memory
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_rd_fwft
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_rd_logic
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_updn_cntr
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_wr_logic
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_channel_vhdl.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-163] Analyzing VHDL file "D:/work_directory/TDC/Channel/Channel/Channel.srcs/sim_1/new/tb_channel.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_channel'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_channel_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_channel xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_channel_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_channel xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9180] module 'LUT6' is instantiated multiple times from VHDL or from both Verilog and VHDL; elaboration result may be incorrect [/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/LUT6.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_channel_time_synth.sdf", for root module "tb_channel/cha".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_channel_time_synth.sdf", for root module "tb_channel/cha".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.Channel_Eliminator_0_0_Eliminato...
Compiling module xil_defaultlib.Channel_Eliminator_0_0
Compiling module simprims_ver.GND
Compiling module simprims_ver.FDSE_default
Compiling module xil_defaultlib.Channel_Encoder_0_0_Encoder
Compiling module xil_defaultlib.Channel_Encoder_0_0
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.Channel_Main_Counter_0_0_Main_Co...
Compiling module xil_defaultlib.Channel_Main_Counter_0_0
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32M16_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32M16_HD1
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module simprims_ver.FDRE(XON="FALSE")
Compiling module xil_defaultlib.Channel_Pipe_0_0_fifo_generator_...
Compiling module xil_defaultlib.Channel_Pipe_0_0_Pipe
Compiling module xil_defaultlib.Channel_Pipe_0_0
Compiling module xil_defaultlib.Channel
Compiling module simprims_ver.IBUFCTRL_default
Compiling module simprims_ver.INBUF_default
Compiling module xil_defaultlib.IBUF_UNIQ_BASE_
Compiling module xil_defaultlib.IBUF_HD2
Compiling module xil_defaultlib.IBUF_HD3
Compiling module xil_defaultlib.IBUF_HD4
Compiling module xil_defaultlib.IBUF_HD5
Compiling module xil_defaultlib.IBUF_HD6
Compiling module xil_defaultlib.IBUF_HD7
Compiling module xil_defaultlib.IBUF_HD8
Compiling module xil_defaultlib.IBUF_HD9
Compiling module xil_defaultlib.IBUF_HD10
Compiling module xil_defaultlib.IBUF_HD11
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.IBUF_HD12
Compiling module xil_defaultlib.IBUF_HD13
Compiling module xil_defaultlib.IBUF_HD14
Compiling module xil_defaultlib.IBUF_HD15
Compiling module xil_defaultlib.IBUF_HD16
Compiling module xil_defaultlib.IBUF_HD17
Compiling module xil_defaultlib.IBUF_HD18
Compiling module xil_defaultlib.IBUF_HD19
Compiling module xil_defaultlib.IBUF_HD20
Compiling module xil_defaultlib.IBUF_HD21
Compiling module xil_defaultlib.IBUF_HD22
Compiling module xil_defaultlib.IBUF_HD23
Compiling module xil_defaultlib.IBUF_HD24
Compiling module xil_defaultlib.IBUF_HD25
Compiling module xil_defaultlib.Channel_wrapper
Compiling architecture behavioral of entity xil_defaultlib.tb_channel
Built simulation snapshot tb_channel_time_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 4787.004 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_channel_time_synth -key {Post-Synthesis:sim_1:Timing:tb_channel} -tclbatch {tb_channel.tcl} -protoinst "protoinst_files/Channel.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/Channel.protoinst
Time resolution is 1 ps
source tb_channel.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_channel_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 4787.004 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_channel/cha/Channel_i/Eliminator_0}} 
run 100 ns
run 100 ns
run 100 ns
run 100 ns
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Encoder_0/U0/FSM_onehot_state_reg[0]/TChk154_3488 at time 403788 ps $setuphold (posedge C,posedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $hold violation detected. Time: 403788 ps, Ref Event Time Stamp: 399788 ps, Data Event Time Stamp: 403682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Encoder_0/U0/FSM_onehot_state_reg[0]/TChk154_3488 at time 403788 ps $setuphold (posedge C,posedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403682 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Encoder_0/U0/debug_reg[0]/TChk154_1625 at time 403788 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $hold violation detected. Time: 403788 ps, Ref Event Time Stamp: 399788 ps, Data Event Time Stamp: 403682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Encoder_0/U0/debug_reg[0]/TChk154_1625 at time 403788 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403682 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[0]/TChk154_1625 at time 403788 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $hold violation detected. Time: 403788 ps, Ref Event Time Stamp: 395788 ps, Data Event Time Stamp: 403682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[0]/TChk154_1625 at time 403788 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403682 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[1]/TChk154_1625 at time 403788 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $hold violation detected. Time: 403788 ps, Ref Event Time Stamp: 399788 ps, Data Event Time Stamp: 403682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[1]/TChk154_1625 at time 403788 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403682 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[3]/TChk154_1625 at time 403788 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $hold violation detected. Time: 403788 ps, Ref Event Time Stamp: 399788 ps, Data Event Time Stamp: 403682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[3]/TChk154_1625 at time 403788 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403682 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[6]/TChk154_1625 at time 403788 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $hold violation detected. Time: 403788 ps, Ref Event Time Stamp: 399788 ps, Data Event Time Stamp: 403682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[6]/TChk154_1625 at time 403788 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403682 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/TChk154_3488 at time 403788 ps $setuphold (posedge C,posedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403785 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/TChk154_3488 at time 403788 ps $setuphold (posedge C,posedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403785 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/TChk154_3488 at time 403788 ps $setuphold (posedge C,posedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403785 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/TChk154_3488 at time 403788 ps $setuphold (posedge C,posedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403785 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/TChk154_3488 at time 403788 ps $setuphold (posedge C,posedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403785 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/TChk154_3488 at time 403788 ps $setuphold (posedge C,posedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403785 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/TChk154_3488 at time 403788 ps $setuphold (posedge C,posedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403785 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 151: Timing violation in scope /tb_channel/cha/Channel_i/Encoder_0/U0/FSM_onehot_state_reg[0]/TChk151_3485 at time 407788 ps $setuphold (posedge C,negedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $hold violation detected. Time: 407788 ps, Ref Event Time Stamp: 403788 ps, Data Event Time Stamp: 407682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 151: Timing violation in scope /tb_channel/cha/Channel_i/Encoder_0/U0/FSM_onehot_state_reg[0]/TChk151_3485 at time 407788 ps $setuphold (posedge C,negedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $setup violation detected. Time: 407788 ps, Data Event Time Stamp: 407682 ps, Ref Event Time Stamp: 407788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb_channel/cha/Channel_i/Encoder_0/U0/debug_reg[0]/TChk151_1622 at time 407788 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $hold violation detected. Time: 407788 ps, Ref Event Time Stamp: 403788 ps, Data Event Time Stamp: 407682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb_channel/cha/Channel_i/Encoder_0/U0/debug_reg[0]/TChk151_1622 at time 407788 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $setup violation detected. Time: 407788 ps, Data Event Time Stamp: 407682 ps, Ref Event Time Stamp: 407788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[2]/TChk151_1622 at time 407788 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $hold violation detected. Time: 407788 ps, Ref Event Time Stamp: 387788 ps, Data Event Time Stamp: 407682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[2]/TChk151_1622 at time 407788 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $setup violation detected. Time: 407788 ps, Data Event Time Stamp: 407682 ps, Ref Event Time Stamp: 407788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[3]/TChk151_1622 at time 407788 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $hold violation detected. Time: 407788 ps, Ref Event Time Stamp: 403788 ps, Data Event Time Stamp: 407682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[3]/TChk151_1622 at time 407788 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $setup violation detected. Time: 407788 ps, Data Event Time Stamp: 407682 ps, Ref Event Time Stamp: 407788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[6]/TChk151_1622 at time 407788 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $hold violation detected. Time: 407788 ps, Ref Event Time Stamp: 403788 ps, Data Event Time Stamp: 407682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[6]/TChk151_1622 at time 407788 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $setup violation detected. Time: 407788 ps, Data Event Time Stamp: 407682 ps, Ref Event Time Stamp: 407788 ps, Limit: 118 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_channel'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim/tb_channel_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim/tb_channel_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim/tb_channel_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim/tb_channel_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_channel' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj tb_channel_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim/tb_channel_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD10
INFO: [VRFC 10-311] analyzing module IBUF_HD11
INFO: [VRFC 10-311] analyzing module IBUF_HD12
INFO: [VRFC 10-311] analyzing module IBUF_HD13
INFO: [VRFC 10-311] analyzing module IBUF_HD14
INFO: [VRFC 10-311] analyzing module IBUF_HD15
INFO: [VRFC 10-311] analyzing module IBUF_HD16
INFO: [VRFC 10-311] analyzing module IBUF_HD17
INFO: [VRFC 10-311] analyzing module IBUF_HD18
INFO: [VRFC 10-311] analyzing module IBUF_HD19
INFO: [VRFC 10-311] analyzing module IBUF_HD2
INFO: [VRFC 10-311] analyzing module IBUF_HD20
INFO: [VRFC 10-311] analyzing module IBUF_HD21
INFO: [VRFC 10-311] analyzing module IBUF_HD22
INFO: [VRFC 10-311] analyzing module IBUF_HD23
INFO: [VRFC 10-311] analyzing module IBUF_HD24
INFO: [VRFC 10-311] analyzing module IBUF_HD25
INFO: [VRFC 10-311] analyzing module IBUF_HD3
INFO: [VRFC 10-311] analyzing module IBUF_HD4
INFO: [VRFC 10-311] analyzing module IBUF_HD5
INFO: [VRFC 10-311] analyzing module IBUF_HD6
INFO: [VRFC 10-311] analyzing module IBUF_HD7
INFO: [VRFC 10-311] analyzing module IBUF_HD8
INFO: [VRFC 10-311] analyzing module IBUF_HD9
INFO: [VRFC 10-311] analyzing module RAM32M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M16_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M16_HD1
INFO: [VRFC 10-311] analyzing module Channel
INFO: [VRFC 10-311] analyzing module Channel_Eliminator_0_0
INFO: [VRFC 10-311] analyzing module Channel_Eliminator_0_0_Eliminator
INFO: [VRFC 10-311] analyzing module Channel_Encoder_0_0
INFO: [VRFC 10-311] analyzing module Channel_Encoder_0_0_Encoder
INFO: [VRFC 10-311] analyzing module Channel_Main_Counter_0_0
INFO: [VRFC 10-311] analyzing module Channel_Main_Counter_0_0_Main_Counter
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_Pipe
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_0
INFO: [VRFC 10-311] analyzing module Channel_wrapper
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_bram_fifo_rstlogic
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_dc_ss_fwft
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_dmem
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_top
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_v13_2_9
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_v13_2_9_synth
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_memory
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_rd_fwft
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_rd_logic
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_updn_cntr
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_wr_logic
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_channel_vhdl.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-163] Analyzing VHDL file "D:/work_directory/TDC/Channel/Channel/Channel.srcs/sim_1/new/tb_channel.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_channel'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_channel_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_channel xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_channel_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_channel xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9180] module 'LUT6' is instantiated multiple times from VHDL or from both Verilog and VHDL; elaboration result may be incorrect [/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/LUT6.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_channel_time_synth.sdf", for root module "tb_channel/cha".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_channel_time_synth.sdf", for root module "tb_channel/cha".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.Channel_Eliminator_0_0_Eliminato...
Compiling module xil_defaultlib.Channel_Eliminator_0_0
Compiling module simprims_ver.GND
Compiling module simprims_ver.FDSE_default
Compiling module xil_defaultlib.Channel_Encoder_0_0_Encoder
Compiling module xil_defaultlib.Channel_Encoder_0_0
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.Channel_Main_Counter_0_0_Main_Co...
Compiling module xil_defaultlib.Channel_Main_Counter_0_0
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32M16_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32M16_HD1
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module simprims_ver.FDRE(XON="FALSE")
Compiling module xil_defaultlib.Channel_Pipe_0_0_fifo_generator_...
Compiling module xil_defaultlib.Channel_Pipe_0_0_Pipe
Compiling module xil_defaultlib.Channel_Pipe_0_0
Compiling module xil_defaultlib.Channel
Compiling module simprims_ver.IBUFCTRL_default
Compiling module simprims_ver.INBUF_default
Compiling module xil_defaultlib.IBUF_UNIQ_BASE_
Compiling module xil_defaultlib.IBUF_HD2
Compiling module xil_defaultlib.IBUF_HD3
Compiling module xil_defaultlib.IBUF_HD4
Compiling module xil_defaultlib.IBUF_HD5
Compiling module xil_defaultlib.IBUF_HD6
Compiling module xil_defaultlib.IBUF_HD7
Compiling module xil_defaultlib.IBUF_HD8
Compiling module xil_defaultlib.IBUF_HD9
Compiling module xil_defaultlib.IBUF_HD10
Compiling module xil_defaultlib.IBUF_HD11
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.IBUF_HD12
Compiling module xil_defaultlib.IBUF_HD13
Compiling module xil_defaultlib.IBUF_HD14
Compiling module xil_defaultlib.IBUF_HD15
Compiling module xil_defaultlib.IBUF_HD16
Compiling module xil_defaultlib.IBUF_HD17
Compiling module xil_defaultlib.IBUF_HD18
Compiling module xil_defaultlib.IBUF_HD19
Compiling module xil_defaultlib.IBUF_HD20
Compiling module xil_defaultlib.IBUF_HD21
Compiling module xil_defaultlib.IBUF_HD22
Compiling module xil_defaultlib.IBUF_HD23
Compiling module xil_defaultlib.IBUF_HD24
Compiling module xil_defaultlib.IBUF_HD25
Compiling module xil_defaultlib.Channel_wrapper
Compiling architecture behavioral of entity xil_defaultlib.tb_channel
Built simulation snapshot tb_channel_time_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 5776.148 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_channel_time_synth -key {Post-Synthesis:sim_1:Timing:tb_channel} -tclbatch {tb_channel.tcl} -protoinst "protoinst_files/Channel.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/Channel.protoinst
Time resolution is 1 ps
source tb_channel.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 5780.754 ; gain = 4.605
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_channel_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 5780.754 ; gain = 22.375
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_channel/cha/Channel_i/Eliminator_0}} 
run 100 ns
run 100 ns
run 100 ns
run 100 ns
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Encoder_0/U0/FSM_onehot_state_reg[0]/TChk154_3488 at time 403788 ps $setuphold (posedge C,posedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $hold violation detected. Time: 403788 ps, Ref Event Time Stamp: 399788 ps, Data Event Time Stamp: 403682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Encoder_0/U0/FSM_onehot_state_reg[0]/TChk154_3488 at time 403788 ps $setuphold (posedge C,posedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403682 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Encoder_0/U0/debug_reg[0]/TChk154_1625 at time 403788 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $hold violation detected. Time: 403788 ps, Ref Event Time Stamp: 399788 ps, Data Event Time Stamp: 403682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Encoder_0/U0/debug_reg[0]/TChk154_1625 at time 403788 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403682 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[0]/TChk154_1625 at time 403788 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $hold violation detected. Time: 403788 ps, Ref Event Time Stamp: 395788 ps, Data Event Time Stamp: 403682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[0]/TChk154_1625 at time 403788 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403682 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[1]/TChk154_1625 at time 403788 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $hold violation detected. Time: 403788 ps, Ref Event Time Stamp: 399788 ps, Data Event Time Stamp: 403682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[1]/TChk154_1625 at time 403788 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403682 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[3]/TChk154_1625 at time 403788 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $hold violation detected. Time: 403788 ps, Ref Event Time Stamp: 399788 ps, Data Event Time Stamp: 403682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[3]/TChk154_1625 at time 403788 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403682 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[6]/TChk154_1625 at time 403788 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $hold violation detected. Time: 403788 ps, Ref Event Time Stamp: 399788 ps, Data Event Time Stamp: 403682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[6]/TChk154_1625 at time 403788 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403682 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/TChk154_3488 at time 403788 ps $setuphold (posedge C,posedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403785 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/TChk154_3488 at time 403788 ps $setuphold (posedge C,posedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403785 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/TChk154_3488 at time 403788 ps $setuphold (posedge C,posedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403785 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/TChk154_3488 at time 403788 ps $setuphold (posedge C,posedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403785 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/TChk154_3488 at time 403788 ps $setuphold (posedge C,posedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403785 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/TChk154_3488 at time 403788 ps $setuphold (posedge C,posedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403785 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/TChk154_3488 at time 403788 ps $setuphold (posedge C,posedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403785 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 151: Timing violation in scope /tb_channel/cha/Channel_i/Encoder_0/U0/FSM_onehot_state_reg[0]/TChk151_3485 at time 407788 ps $setuphold (posedge C,negedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $hold violation detected. Time: 407788 ps, Ref Event Time Stamp: 403788 ps, Data Event Time Stamp: 407682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 151: Timing violation in scope /tb_channel/cha/Channel_i/Encoder_0/U0/FSM_onehot_state_reg[0]/TChk151_3485 at time 407788 ps $setuphold (posedge C,negedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $setup violation detected. Time: 407788 ps, Data Event Time Stamp: 407682 ps, Ref Event Time Stamp: 407788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb_channel/cha/Channel_i/Encoder_0/U0/debug_reg[0]/TChk151_1622 at time 407788 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $hold violation detected. Time: 407788 ps, Ref Event Time Stamp: 403788 ps, Data Event Time Stamp: 407682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb_channel/cha/Channel_i/Encoder_0/U0/debug_reg[0]/TChk151_1622 at time 407788 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $setup violation detected. Time: 407788 ps, Data Event Time Stamp: 407682 ps, Ref Event Time Stamp: 407788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[2]/TChk151_1622 at time 407788 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $hold violation detected. Time: 407788 ps, Ref Event Time Stamp: 387788 ps, Data Event Time Stamp: 407682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[2]/TChk151_1622 at time 407788 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $setup violation detected. Time: 407788 ps, Data Event Time Stamp: 407682 ps, Ref Event Time Stamp: 407788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[3]/TChk151_1622 at time 407788 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $hold violation detected. Time: 407788 ps, Ref Event Time Stamp: 403788 ps, Data Event Time Stamp: 407682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[3]/TChk151_1622 at time 407788 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $setup violation detected. Time: 407788 ps, Data Event Time Stamp: 407682 ps, Ref Event Time Stamp: 407788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[6]/TChk151_1622 at time 407788 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $hold violation detected. Time: 407788 ps, Ref Event Time Stamp: 403788 ps, Data Event Time Stamp: 407682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[6]/TChk151_1622 at time 407788 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $setup violation detected. Time: 407788 ps, Data Event Time Stamp: 407682 ps, Ref Event Time Stamp: 407788 ps, Limit: 118 ps
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_channel'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_channel' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_channel_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
"xvhdl --incr --relax -prj tb_channel_vhdl.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-163] Analyzing VHDL file "D:/work_directory/TDC/Channel/Channel/Channel.gen/sources_1/bd/Channel/ip/Channel_Pipe_0_0/Channel_Pipe_0_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Channel_Pipe_0_0_bram_fifo_rstlogic'
INFO: [VRFC 10-3107] analyzing entity 'Channel_Pipe_0_0_dmem'
INFO: [VRFC 10-3107] analyzing entity 'Channel_Pipe_0_0_rd_bin_cntr'
INFO: [VRFC 10-3107] analyzing entity 'Channel_Pipe_0_0_rd_fwft'
INFO: [VRFC 10-3107] analyzing entity 'Channel_Pipe_0_0_rd_status_flags_ss'
INFO: [VRFC 10-3107] analyzing entity 'Channel_Pipe_0_0_updn_cntr'
INFO: [VRFC 10-3107] analyzing entity 'Channel_Pipe_0_0_wr_bin_cntr'
INFO: [VRFC 10-3107] analyzing entity 'Channel_Pipe_0_0_wr_status_flags_ss'
INFO: [VRFC 10-3107] analyzing entity 'Channel_Pipe_0_0_dc_ss_fwft'
INFO: [VRFC 10-3107] analyzing entity 'Channel_Pipe_0_0_memory'
INFO: [VRFC 10-3107] analyzing entity 'Channel_Pipe_0_0_reset_blk_ramfifo'
INFO: [VRFC 10-3107] analyzing entity 'Channel_Pipe_0_0_wr_logic'
INFO: [VRFC 10-3107] analyzing entity 'Channel_Pipe_0_0_rd_logic'
INFO: [VRFC 10-3107] analyzing entity 'Channel_Pipe_0_0_fifo_generator_ramfifo'
INFO: [VRFC 10-3107] analyzing entity 'Channel_Pipe_0_0_fifo_generator_top'
INFO: [VRFC 10-3107] analyzing entity 'Channel_Pipe_0_0_fifo_generator_v13_2_9_synth'
INFO: [VRFC 10-3107] analyzing entity 'Channel_Pipe_0_0_fifo_generator_v13_2_9'
INFO: [VRFC 10-3107] analyzing entity 'Channel_Pipe_0_0_fifo_generator_0'
INFO: [VRFC 10-3107] analyzing entity 'Channel_Pipe_0_0_Pipe'
INFO: [VRFC 10-3107] analyzing entity 'Channel_Pipe_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/work_directory/TDC/Channel/Channel/Channel.srcs/sim_1/new/tb_channel.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_channel'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_channel_behav xil_defaultlib.tb_channel xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_channel_behav xil_defaultlib.tb_channel xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3813] value in initialization depends on signal 'block_window' [D:/work_directory/TDC/Channel/Channel/Channel.gen/sources_1/bd/Channel/ipshared/2cec/src/Elimilator_HVSENSITIVE.vhd:54]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'block_width' [D:/work_directory/TDC/Channel/Channel/Channel.gen/sources_1/bd/Channel/ipshared/2cec/src/Elimilator_HVSENSITIVE.vhd:55]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.Eliminator [eliminator_default]
Compiling architecture channel_eliminator_0_0_arch of entity xil_defaultlib.Channel_Eliminator_0_0 [channel_eliminator_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Encoder [encoder_default]
Compiling architecture channel_encoder_0_0_arch of entity xil_defaultlib.Channel_Encoder_0_0 [channel_encoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Main_Counter [main_counter_default]
Compiling architecture channel_main_counter_0_0_arch of entity xil_defaultlib.Channel_Main_Counter_0_0 [channel_main_counter_0_0_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001010101101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11010101001010101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111111111110000...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture structure of entity xil_defaultlib.Channel_Pipe_0_0_updn_cntr [channel_pipe_0_0_updn_cntr_defau...]
Compiling architecture structure of entity xil_defaultlib.Channel_Pipe_0_0_dc_ss_fwft [channel_pipe_0_0_dc_ss_fwft_defa...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111110010111000...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111001100100000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010101010101")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10100010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011110111")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000011111111")(0...]
Compiling architecture structure of entity xil_defaultlib.Channel_Pipe_0_0_rd_fwft [channel_pipe_0_0_rd_fwft_default]
Compiling architecture structure of entity xil_defaultlib.Channel_Pipe_0_0_rd_status_flags_ss [channel_pipe_0_0_rd_status_flags...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000011111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010000000010010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111111111110000...]
Compiling architecture structure of entity xil_defaultlib.Channel_Pipe_0_0_rd_bin_cntr [channel_pipe_0_0_rd_bin_cntr_def...]
Compiling architecture structure of entity xil_defaultlib.Channel_Pipe_0_0_rd_logic [channel_pipe_0_0_rd_logic_defaul...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011010001000100")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.Channel_Pipe_0_0_wr_status_flags_ss [channel_pipe_0_0_wr_status_flags...]
Compiling architecture structure of entity xil_defaultlib.Channel_Pipe_0_0_wr_bin_cntr [channel_pipe_0_0_wr_bin_cntr_def...]
Compiling architecture structure of entity xil_defaultlib.Channel_Pipe_0_0_wr_logic [channel_pipe_0_0_wr_logic_defaul...]
Compiling architecture ram32m16_v of entity unisim.RAM32M16 [ram32m16_default]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture structure of entity xil_defaultlib.Channel_Pipe_0_0_dmem [channel_pipe_0_0_dmem_default]
Compiling architecture structure of entity xil_defaultlib.Channel_Pipe_0_0_memory [channel_pipe_0_0_memory_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture structure of entity xil_defaultlib.Channel_Pipe_0_0_bram_fifo_rstlogic [channel_pipe_0_0_bram_fifo_rstlo...]
Compiling architecture structure of entity xil_defaultlib.Channel_Pipe_0_0_reset_blk_ramfifo [channel_pipe_0_0_reset_blk_ramfi...]
Compiling architecture structure of entity xil_defaultlib.Channel_Pipe_0_0_fifo_generator_ramfifo [channel_pipe_0_0_fifo_generator_...]
Compiling architecture structure of entity xil_defaultlib.Channel_Pipe_0_0_fifo_generator_top [channel_pipe_0_0_fifo_generator_...]
Compiling architecture structure of entity xil_defaultlib.Channel_Pipe_0_0_fifo_generator_v13_2_9_synth [channel_pipe_0_0_fifo_generator_...]
Compiling architecture structure of entity xil_defaultlib.Channel_Pipe_0_0_fifo_generator_v13_2_9 [channel_pipe_0_0_fifo_generator_...]
Compiling architecture structure of entity xil_defaultlib.Channel_Pipe_0_0_fifo_generator_0 [channel_pipe_0_0_fifo_generator_...]
Compiling architecture structure of entity xil_defaultlib.Channel_Pipe_0_0_Pipe [channel_pipe_0_0_pipe_default]
Compiling architecture structure of entity xil_defaultlib.Channel_Pipe_0_0 [channel_pipe_0_0_default]
Compiling architecture structure of entity xil_defaultlib.Channel [channel_default]
Compiling architecture structure of entity xil_defaultlib.Channel_wrapper [channel_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_channel
Built simulation snapshot tb_channel_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 5780.754 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_channel_behav -key {Behavioral:sim_1:Functional:tb_channel} -tclbatch {tb_channel.tcl} -protoinst "protoinst_files/Channel.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/Channel.protoinst
Time resolution is 1 ps
source tb_channel.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 5780.754 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_channel_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 5780.754 ; gain = 0.000
current_sim simulation_3
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_channel'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_channel'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim/tb_channel_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim/tb_channel_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim/tb_channel_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim/tb_channel_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_channel' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj tb_channel_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim/tb_channel_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD10
INFO: [VRFC 10-311] analyzing module IBUF_HD11
INFO: [VRFC 10-311] analyzing module IBUF_HD12
INFO: [VRFC 10-311] analyzing module IBUF_HD13
INFO: [VRFC 10-311] analyzing module IBUF_HD14
INFO: [VRFC 10-311] analyzing module IBUF_HD15
INFO: [VRFC 10-311] analyzing module IBUF_HD16
INFO: [VRFC 10-311] analyzing module IBUF_HD17
INFO: [VRFC 10-311] analyzing module IBUF_HD18
INFO: [VRFC 10-311] analyzing module IBUF_HD19
INFO: [VRFC 10-311] analyzing module IBUF_HD2
INFO: [VRFC 10-311] analyzing module IBUF_HD20
INFO: [VRFC 10-311] analyzing module IBUF_HD21
INFO: [VRFC 10-311] analyzing module IBUF_HD22
INFO: [VRFC 10-311] analyzing module IBUF_HD23
INFO: [VRFC 10-311] analyzing module IBUF_HD24
INFO: [VRFC 10-311] analyzing module IBUF_HD25
INFO: [VRFC 10-311] analyzing module IBUF_HD3
INFO: [VRFC 10-311] analyzing module IBUF_HD4
INFO: [VRFC 10-311] analyzing module IBUF_HD5
INFO: [VRFC 10-311] analyzing module IBUF_HD6
INFO: [VRFC 10-311] analyzing module IBUF_HD7
INFO: [VRFC 10-311] analyzing module IBUF_HD8
INFO: [VRFC 10-311] analyzing module IBUF_HD9
INFO: [VRFC 10-311] analyzing module RAM32M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M16_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M16_HD1
INFO: [VRFC 10-311] analyzing module Channel
INFO: [VRFC 10-311] analyzing module Channel_Eliminator_0_0
INFO: [VRFC 10-311] analyzing module Channel_Eliminator_0_0_Eliminator
INFO: [VRFC 10-311] analyzing module Channel_Encoder_0_0
INFO: [VRFC 10-311] analyzing module Channel_Encoder_0_0_Encoder
INFO: [VRFC 10-311] analyzing module Channel_Main_Counter_0_0
INFO: [VRFC 10-311] analyzing module Channel_Main_Counter_0_0_Main_Counter
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_Pipe
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_0
INFO: [VRFC 10-311] analyzing module Channel_wrapper
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_bram_fifo_rstlogic
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_dc_ss_fwft
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_dmem
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_top
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_v13_2_9
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_v13_2_9_synth
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_memory
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_rd_fwft
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_rd_logic
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_updn_cntr
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_wr_logic
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_channel_vhdl.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-163] Analyzing VHDL file "D:/work_directory/TDC/Channel/Channel/Channel.srcs/sim_1/new/tb_channel.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_channel'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_channel_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_channel xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_channel_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_channel xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9180] module 'LUT6' is instantiated multiple times from VHDL or from both Verilog and VHDL; elaboration result may be incorrect [/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/LUT6.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_channel_time_synth.sdf", for root module "tb_channel/cha".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_channel_time_synth.sdf", for root module "tb_channel/cha".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.Channel_Eliminator_0_0_Eliminato...
Compiling module xil_defaultlib.Channel_Eliminator_0_0
Compiling module simprims_ver.GND
Compiling module simprims_ver.FDSE_default
Compiling module xil_defaultlib.Channel_Encoder_0_0_Encoder
Compiling module xil_defaultlib.Channel_Encoder_0_0
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.Channel_Main_Counter_0_0_Main_Co...
Compiling module xil_defaultlib.Channel_Main_Counter_0_0
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32M16_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32M16_HD1
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module simprims_ver.FDRE(XON="FALSE")
Compiling module xil_defaultlib.Channel_Pipe_0_0_fifo_generator_...
Compiling module xil_defaultlib.Channel_Pipe_0_0_Pipe
Compiling module xil_defaultlib.Channel_Pipe_0_0
Compiling module xil_defaultlib.Channel
Compiling module simprims_ver.IBUFCTRL_default
Compiling module simprims_ver.INBUF_default
Compiling module xil_defaultlib.IBUF_UNIQ_BASE_
Compiling module xil_defaultlib.IBUF_HD2
Compiling module xil_defaultlib.IBUF_HD3
Compiling module xil_defaultlib.IBUF_HD4
Compiling module xil_defaultlib.IBUF_HD5
Compiling module xil_defaultlib.IBUF_HD6
Compiling module xil_defaultlib.IBUF_HD7
Compiling module xil_defaultlib.IBUF_HD8
Compiling module xil_defaultlib.IBUF_HD9
Compiling module xil_defaultlib.IBUF_HD10
Compiling module xil_defaultlib.IBUF_HD11
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.IBUF_HD12
Compiling module xil_defaultlib.IBUF_HD13
Compiling module xil_defaultlib.IBUF_HD14
Compiling module xil_defaultlib.IBUF_HD15
Compiling module xil_defaultlib.IBUF_HD16
Compiling module xil_defaultlib.IBUF_HD17
Compiling module xil_defaultlib.IBUF_HD18
Compiling module xil_defaultlib.IBUF_HD19
Compiling module xil_defaultlib.IBUF_HD20
Compiling module xil_defaultlib.IBUF_HD21
Compiling module xil_defaultlib.IBUF_HD22
Compiling module xil_defaultlib.IBUF_HD23
Compiling module xil_defaultlib.IBUF_HD24
Compiling module xil_defaultlib.IBUF_HD25
Compiling module xil_defaultlib.Channel_wrapper
Compiling architecture behavioral of entity xil_defaultlib.tb_channel
Built simulation snapshot tb_channel_time_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 5780.754 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_channel_time_synth -key {Post-Synthesis:sim_1:Timing:tb_channel} -tclbatch {tb_channel.tcl} -protoinst "protoinst_files/Channel.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/Channel.protoinst
Time resolution is 1 ps
source tb_channel.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_channel_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 5780.754 ; gain = 0.000
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/tb_channel/cha/Channel_i/Eliminator_0}} 
run 100 ns
run 100 ns
run 100 ns
run 100 ns
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Encoder_0/U0/FSM_onehot_state_reg[0]/TChk154_3488 at time 403788 ps $setuphold (posedge C,posedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $hold violation detected. Time: 403788 ps, Ref Event Time Stamp: 399788 ps, Data Event Time Stamp: 403682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Encoder_0/U0/FSM_onehot_state_reg[0]/TChk154_3488 at time 403788 ps $setuphold (posedge C,posedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403682 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Encoder_0/U0/debug_reg[0]/TChk154_1625 at time 403788 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $hold violation detected. Time: 403788 ps, Ref Event Time Stamp: 399788 ps, Data Event Time Stamp: 403682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Encoder_0/U0/debug_reg[0]/TChk154_1625 at time 403788 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403682 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[0]/TChk154_1625 at time 403788 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $hold violation detected. Time: 403788 ps, Ref Event Time Stamp: 395788 ps, Data Event Time Stamp: 403682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[0]/TChk154_1625 at time 403788 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403682 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[1]/TChk154_1625 at time 403788 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $hold violation detected. Time: 403788 ps, Ref Event Time Stamp: 399788 ps, Data Event Time Stamp: 403682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[1]/TChk154_1625 at time 403788 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403682 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[3]/TChk154_1625 at time 403788 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $hold violation detected. Time: 403788 ps, Ref Event Time Stamp: 399788 ps, Data Event Time Stamp: 403682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[3]/TChk154_1625 at time 403788 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403682 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[6]/TChk154_1625 at time 403788 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $hold violation detected. Time: 403788 ps, Ref Event Time Stamp: 399788 ps, Data Event Time Stamp: 403682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[6]/TChk154_1625 at time 403788 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403682 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/TChk154_3488 at time 403788 ps $setuphold (posedge C,posedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403785 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/TChk154_3488 at time 403788 ps $setuphold (posedge C,posedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403785 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/TChk154_3488 at time 403788 ps $setuphold (posedge C,posedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403785 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/TChk154_3488 at time 403788 ps $setuphold (posedge C,posedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403785 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/TChk154_3488 at time 403788 ps $setuphold (posedge C,posedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403785 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/TChk154_3488 at time 403788 ps $setuphold (posedge C,posedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403785 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/TChk154_3488 at time 403788 ps $setuphold (posedge C,posedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403785 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 151: Timing violation in scope /tb_channel/cha/Channel_i/Encoder_0/U0/FSM_onehot_state_reg[0]/TChk151_3485 at time 407788 ps $setuphold (posedge C,negedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $hold violation detected. Time: 407788 ps, Ref Event Time Stamp: 403788 ps, Data Event Time Stamp: 407682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 151: Timing violation in scope /tb_channel/cha/Channel_i/Encoder_0/U0/FSM_onehot_state_reg[0]/TChk151_3485 at time 407788 ps $setuphold (posedge C,negedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $setup violation detected. Time: 407788 ps, Data Event Time Stamp: 407682 ps, Ref Event Time Stamp: 407788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb_channel/cha/Channel_i/Encoder_0/U0/debug_reg[0]/TChk151_1622 at time 407788 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $hold violation detected. Time: 407788 ps, Ref Event Time Stamp: 403788 ps, Data Event Time Stamp: 407682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb_channel/cha/Channel_i/Encoder_0/U0/debug_reg[0]/TChk151_1622 at time 407788 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $setup violation detected. Time: 407788 ps, Data Event Time Stamp: 407682 ps, Ref Event Time Stamp: 407788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[2]/TChk151_1622 at time 407788 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $hold violation detected. Time: 407788 ps, Ref Event Time Stamp: 387788 ps, Data Event Time Stamp: 407682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[2]/TChk151_1622 at time 407788 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $setup violation detected. Time: 407788 ps, Data Event Time Stamp: 407682 ps, Ref Event Time Stamp: 407788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[3]/TChk151_1622 at time 407788 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $hold violation detected. Time: 407788 ps, Ref Event Time Stamp: 403788 ps, Data Event Time Stamp: 407682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[3]/TChk151_1622 at time 407788 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $setup violation detected. Time: 407788 ps, Data Event Time Stamp: 407682 ps, Ref Event Time Stamp: 407788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[6]/TChk151_1622 at time 407788 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $hold violation detected. Time: 407788 ps, Ref Event Time Stamp: 403788 ps, Data Event Time Stamp: 407682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[6]/TChk151_1622 at time 407788 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $setup violation detected. Time: 407788 ps, Data Event Time Stamp: 407682 ps, Ref Event Time Stamp: 407788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_channel/cha/Channel_i/Eliminator_0/U0/registered_data_buf_reg[17]/TChk153_1624 at time 451838 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 451838 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 451788 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_channel/cha/Channel_i/Eliminator_0/U0/registered_data_buf_reg[17]/TChk153_1624 at time 451838 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 451838 ps, Ref Event Time Stamp: 451788 ps, Data Event Time Stamp: 451838 ps, Limit: 101 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_channel'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim/tb_channel_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim/tb_channel_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim/tb_channel_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim/tb_channel_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_channel' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj tb_channel_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim/tb_channel_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD10
INFO: [VRFC 10-311] analyzing module IBUF_HD11
INFO: [VRFC 10-311] analyzing module IBUF_HD12
INFO: [VRFC 10-311] analyzing module IBUF_HD13
INFO: [VRFC 10-311] analyzing module IBUF_HD14
INFO: [VRFC 10-311] analyzing module IBUF_HD15
INFO: [VRFC 10-311] analyzing module IBUF_HD16
INFO: [VRFC 10-311] analyzing module IBUF_HD17
INFO: [VRFC 10-311] analyzing module IBUF_HD18
INFO: [VRFC 10-311] analyzing module IBUF_HD19
INFO: [VRFC 10-311] analyzing module IBUF_HD2
INFO: [VRFC 10-311] analyzing module IBUF_HD20
INFO: [VRFC 10-311] analyzing module IBUF_HD21
INFO: [VRFC 10-311] analyzing module IBUF_HD22
INFO: [VRFC 10-311] analyzing module IBUF_HD23
INFO: [VRFC 10-311] analyzing module IBUF_HD24
INFO: [VRFC 10-311] analyzing module IBUF_HD25
INFO: [VRFC 10-311] analyzing module IBUF_HD3
INFO: [VRFC 10-311] analyzing module IBUF_HD4
INFO: [VRFC 10-311] analyzing module IBUF_HD5
INFO: [VRFC 10-311] analyzing module IBUF_HD6
INFO: [VRFC 10-311] analyzing module IBUF_HD7
INFO: [VRFC 10-311] analyzing module IBUF_HD8
INFO: [VRFC 10-311] analyzing module IBUF_HD9
INFO: [VRFC 10-311] analyzing module RAM32M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M16_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M16_HD1
INFO: [VRFC 10-311] analyzing module Channel
INFO: [VRFC 10-311] analyzing module Channel_Eliminator_0_0
INFO: [VRFC 10-311] analyzing module Channel_Eliminator_0_0_Eliminator
INFO: [VRFC 10-311] analyzing module Channel_Encoder_0_0
INFO: [VRFC 10-311] analyzing module Channel_Encoder_0_0_Encoder
INFO: [VRFC 10-311] analyzing module Channel_Main_Counter_0_0
INFO: [VRFC 10-311] analyzing module Channel_Main_Counter_0_0_Main_Counter
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_Pipe
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_0
INFO: [VRFC 10-311] analyzing module Channel_wrapper
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_bram_fifo_rstlogic
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_dc_ss_fwft
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_dmem
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_top
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_v13_2_9
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_v13_2_9_synth
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_memory
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_rd_fwft
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_rd_logic
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_updn_cntr
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_wr_logic
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_channel_vhdl.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-163] Analyzing VHDL file "D:/work_directory/TDC/Channel/Channel/Channel.srcs/sim_1/new/tb_channel.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_channel'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_channel_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_channel xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_channel_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_channel xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9180] module 'LUT6' is instantiated multiple times from VHDL or from both Verilog and VHDL; elaboration result may be incorrect [/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/LUT6.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_channel_time_synth.sdf", for root module "tb_channel/cha".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_channel_time_synth.sdf", for root module "tb_channel/cha".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.Channel_Eliminator_0_0_Eliminato...
Compiling module xil_defaultlib.Channel_Eliminator_0_0
Compiling module simprims_ver.GND
Compiling module simprims_ver.FDSE_default
Compiling module xil_defaultlib.Channel_Encoder_0_0_Encoder
Compiling module xil_defaultlib.Channel_Encoder_0_0
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.Channel_Main_Counter_0_0_Main_Co...
Compiling module xil_defaultlib.Channel_Main_Counter_0_0
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32M16_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32M16_HD1
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module simprims_ver.FDRE(XON="FALSE")
Compiling module xil_defaultlib.Channel_Pipe_0_0_fifo_generator_...
Compiling module xil_defaultlib.Channel_Pipe_0_0_Pipe
Compiling module xil_defaultlib.Channel_Pipe_0_0
Compiling module xil_defaultlib.Channel
Compiling module simprims_ver.IBUFCTRL_default
Compiling module simprims_ver.INBUF_default
Compiling module xil_defaultlib.IBUF_UNIQ_BASE_
Compiling module xil_defaultlib.IBUF_HD2
Compiling module xil_defaultlib.IBUF_HD3
Compiling module xil_defaultlib.IBUF_HD4
Compiling module xil_defaultlib.IBUF_HD5
Compiling module xil_defaultlib.IBUF_HD6
Compiling module xil_defaultlib.IBUF_HD7
Compiling module xil_defaultlib.IBUF_HD8
Compiling module xil_defaultlib.IBUF_HD9
Compiling module xil_defaultlib.IBUF_HD10
Compiling module xil_defaultlib.IBUF_HD11
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.IBUF_HD12
Compiling module xil_defaultlib.IBUF_HD13
Compiling module xil_defaultlib.IBUF_HD14
Compiling module xil_defaultlib.IBUF_HD15
Compiling module xil_defaultlib.IBUF_HD16
Compiling module xil_defaultlib.IBUF_HD17
Compiling module xil_defaultlib.IBUF_HD18
Compiling module xil_defaultlib.IBUF_HD19
Compiling module xil_defaultlib.IBUF_HD20
Compiling module xil_defaultlib.IBUF_HD21
Compiling module xil_defaultlib.IBUF_HD22
Compiling module xil_defaultlib.IBUF_HD23
Compiling module xil_defaultlib.IBUF_HD24
Compiling module xil_defaultlib.IBUF_HD25
Compiling module xil_defaultlib.Channel_wrapper
Compiling architecture behavioral of entity xil_defaultlib.tb_channel
Built simulation snapshot tb_channel_time_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 5780.754 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_channel_time_synth -key {Post-Synthesis:sim_1:Timing:tb_channel} -tclbatch {tb_channel.tcl} -protoinst "protoinst_files/Channel.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/Channel.protoinst
Time resolution is 1 ps
source tb_channel.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 5780.754 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_channel_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 5780.754 ; gain = 0.000
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/tb_channel/cha/Channel_i/Eliminator_0}} 
run 100 ns
run 100 ns
run 100 ns
run 100 ns
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Encoder_0/U0/FSM_onehot_state_reg[0]/TChk154_3488 at time 403788 ps $setuphold (posedge C,posedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $hold violation detected. Time: 403788 ps, Ref Event Time Stamp: 399788 ps, Data Event Time Stamp: 403682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Encoder_0/U0/FSM_onehot_state_reg[0]/TChk154_3488 at time 403788 ps $setuphold (posedge C,posedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403682 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Encoder_0/U0/debug_reg[0]/TChk154_1625 at time 403788 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $hold violation detected. Time: 403788 ps, Ref Event Time Stamp: 399788 ps, Data Event Time Stamp: 403682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Encoder_0/U0/debug_reg[0]/TChk154_1625 at time 403788 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403682 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[0]/TChk154_1625 at time 403788 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $hold violation detected. Time: 403788 ps, Ref Event Time Stamp: 395788 ps, Data Event Time Stamp: 403682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[0]/TChk154_1625 at time 403788 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403682 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[1]/TChk154_1625 at time 403788 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $hold violation detected. Time: 403788 ps, Ref Event Time Stamp: 399788 ps, Data Event Time Stamp: 403682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[1]/TChk154_1625 at time 403788 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403682 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[3]/TChk154_1625 at time 403788 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $hold violation detected. Time: 403788 ps, Ref Event Time Stamp: 399788 ps, Data Event Time Stamp: 403682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[3]/TChk154_1625 at time 403788 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403682 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[6]/TChk154_1625 at time 403788 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $hold violation detected. Time: 403788 ps, Ref Event Time Stamp: 399788 ps, Data Event Time Stamp: 403682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[6]/TChk154_1625 at time 403788 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403682 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/TChk154_3488 at time 403788 ps $setuphold (posedge C,posedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403785 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/TChk154_3488 at time 403788 ps $setuphold (posedge C,posedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403785 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/TChk154_3488 at time 403788 ps $setuphold (posedge C,posedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403785 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/TChk154_3488 at time 403788 ps $setuphold (posedge C,posedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403785 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/TChk154_3488 at time 403788 ps $setuphold (posedge C,posedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403785 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/TChk154_3488 at time 403788 ps $setuphold (posedge C,posedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403785 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 154: Timing violation in scope /tb_channel/cha/Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/TChk154_3488 at time 403788 ps $setuphold (posedge C,posedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $setup violation detected. Time: 403788 ps, Data Event Time Stamp: 403785 ps, Ref Event Time Stamp: 403788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 151: Timing violation in scope /tb_channel/cha/Channel_i/Encoder_0/U0/FSM_onehot_state_reg[0]/TChk151_3485 at time 407788 ps $setuphold (posedge C,negedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $hold violation detected. Time: 407788 ps, Ref Event Time Stamp: 403788 ps, Data Event Time Stamp: 407682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDSE.v" Line 151: Timing violation in scope /tb_channel/cha/Channel_i/Encoder_0/U0/FSM_onehot_state_reg[0]/TChk151_3485 at time 407788 ps $setuphold (posedge C,negedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $setup violation detected. Time: 407788 ps, Data Event Time Stamp: 407682 ps, Ref Event Time Stamp: 407788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb_channel/cha/Channel_i/Encoder_0/U0/debug_reg[0]/TChk151_1622 at time 407788 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $hold violation detected. Time: 407788 ps, Ref Event Time Stamp: 403788 ps, Data Event Time Stamp: 407682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb_channel/cha/Channel_i/Encoder_0/U0/debug_reg[0]/TChk151_1622 at time 407788 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $setup violation detected. Time: 407788 ps, Data Event Time Stamp: 407682 ps, Ref Event Time Stamp: 407788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[2]/TChk151_1622 at time 407788 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $hold violation detected. Time: 407788 ps, Ref Event Time Stamp: 387788 ps, Data Event Time Stamp: 407682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[2]/TChk151_1622 at time 407788 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $setup violation detected. Time: 407788 ps, Data Event Time Stamp: 407682 ps, Ref Event Time Stamp: 407788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[3]/TChk151_1622 at time 407788 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $hold violation detected. Time: 407788 ps, Ref Event Time Stamp: 403788 ps, Data Event Time Stamp: 407682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[3]/TChk151_1622 at time 407788 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $setup violation detected. Time: 407788 ps, Data Event Time Stamp: 407682 ps, Ref Event Time Stamp: 407788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[6]/TChk151_1622 at time 407788 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $hold violation detected. Time: 407788 ps, Ref Event Time Stamp: 403788 ps, Data Event Time Stamp: 407682 ps, Limit: -23 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb_channel/cha/Channel_i/Main_Counter_0/U0/counter_reg[6]/TChk151_1622 at time 407788 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly)  $setup violation detected. Time: 407788 ps, Data Event Time Stamp: 407682 ps, Ref Event Time Stamp: 407788 ps, Limit: 118 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_channel/cha/Channel_i/Eliminator_0/U0/registered_data_buf_reg[17]/TChk153_1624 at time 451798 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 451798 ps, Ref Event Time Stamp: 451788 ps, Data Event Time Stamp: 451798 ps, Limit: 101 ps
launch_runs impl_1 -jobs 4
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 5780.754 ; gain = 0.000
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Sun Jun 23 11:50:16 2024] Launched impl_1...
Run output will be captured here: D:/work_directory/TDC/Channel/Channel/Channel.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 5780.754 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 5780.754 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5780.754 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 5780.754 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 5780.754 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5780.754 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 5780.754 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 5780.754 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 5780.754 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 5780.754 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 25 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 2 instances

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation -mode post-implementation -type timing
Command: launch_simulation  -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_channel'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/impl/timing/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/impl/timing/xsim/tb_channel_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/impl/timing/xsim/tb_channel_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/impl/timing/xsim/tb_channel_time_impl.v
INFO: [SIM-utils-37] SDF generated:D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/impl/timing/xsim/tb_channel_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_channel' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj tb_channel_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/impl/timing/xsim/tb_channel_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD27
INFO: [VRFC 10-311] analyzing module IBUF_HD28
INFO: [VRFC 10-311] analyzing module IBUF_HD29
INFO: [VRFC 10-311] analyzing module IBUF_HD30
INFO: [VRFC 10-311] analyzing module IBUF_HD31
INFO: [VRFC 10-311] analyzing module IBUF_HD32
INFO: [VRFC 10-311] analyzing module IBUF_HD33
INFO: [VRFC 10-311] analyzing module IBUF_HD34
INFO: [VRFC 10-311] analyzing module IBUF_HD35
INFO: [VRFC 10-311] analyzing module IBUF_HD36
INFO: [VRFC 10-311] analyzing module IBUF_HD37
INFO: [VRFC 10-311] analyzing module IBUF_HD38
INFO: [VRFC 10-311] analyzing module IBUF_HD39
INFO: [VRFC 10-311] analyzing module IBUF_HD40
INFO: [VRFC 10-311] analyzing module IBUF_HD41
INFO: [VRFC 10-311] analyzing module IBUF_HD42
INFO: [VRFC 10-311] analyzing module IBUF_HD43
INFO: [VRFC 10-311] analyzing module IBUF_HD44
INFO: [VRFC 10-311] analyzing module IBUF_HD45
INFO: [VRFC 10-311] analyzing module IBUF_HD46
INFO: [VRFC 10-311] analyzing module IBUF_HD47
INFO: [VRFC 10-311] analyzing module IBUF_HD48
INFO: [VRFC 10-311] analyzing module IBUF_HD49
INFO: [VRFC 10-311] analyzing module IBUF_HD50
INFO: [VRFC 10-311] analyzing module RAM32M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M16_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M16_HD26
INFO: [VRFC 10-311] analyzing module Channel
INFO: [VRFC 10-311] analyzing module Channel_Eliminator_0_0
INFO: [VRFC 10-311] analyzing module Channel_Eliminator_0_0_Eliminator
INFO: [VRFC 10-311] analyzing module Channel_Encoder_0_0
INFO: [VRFC 10-311] analyzing module Channel_Encoder_0_0_Encoder
INFO: [VRFC 10-311] analyzing module Channel_Main_Counter_0_0
INFO: [VRFC 10-311] analyzing module Channel_Main_Counter_0_0_Main_Counter
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_Pipe
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_0
INFO: [VRFC 10-311] analyzing module Channel_wrapper
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_bram_fifo_rstlogic
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_dc_ss_fwft
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_dmem
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_top
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_v13_2_9
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_v13_2_9_synth
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_memory
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_rd_fwft
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_rd_logic
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_updn_cntr
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_wr_logic
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_channel_vhdl.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-163] Analyzing VHDL file "D:/work_directory/TDC/Channel/Channel/Channel.srcs/sim_1/new/tb_channel.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_channel'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 5780.754 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/impl/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_channel_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_channel xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_channel_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_channel xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_channel_time_impl.sdf", for root module "tb_channel/cha".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_channel_time_impl.sdf", for root module "tb_channel/cha".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.Channel_Eliminator_0_0_Eliminato...
Compiling module xil_defaultlib.Channel_Eliminator_0_0
Compiling module simprims_ver.GND
Compiling module simprims_ver.FDSE_default
Compiling module xil_defaultlib.Channel_Encoder_0_0_Encoder
Compiling module xil_defaultlib.Channel_Encoder_0_0
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.Channel_Main_Counter_0_0_Main_Co...
Compiling module xil_defaultlib.Channel_Main_Counter_0_0
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32M16_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32M16_HD26
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module xil_defaultlib.Channel_Pipe_0_0_fifo_generator_...
Compiling module xil_defaultlib.Channel_Pipe_0_0_Pipe
Compiling module xil_defaultlib.Channel_Pipe_0_0
Compiling module xil_defaultlib.Channel
Compiling module simprims_ver.IBUFCTRL_default
Compiling module simprims_ver.INBUF_default
Compiling module xil_defaultlib.IBUF_UNIQ_BASE_
Compiling module xil_defaultlib.IBUF_HD27
Compiling module xil_defaultlib.IBUF_HD28
Compiling module xil_defaultlib.IBUF_HD29
Compiling module xil_defaultlib.IBUF_HD30
Compiling module xil_defaultlib.IBUF_HD31
Compiling module xil_defaultlib.IBUF_HD32
Compiling module xil_defaultlib.IBUF_HD33
Compiling module xil_defaultlib.IBUF_HD34
Compiling module xil_defaultlib.IBUF_HD35
Compiling module simprims_ver.BUFGCE
Compiling module xil_defaultlib.IBUF_HD36
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.IBUF_HD37
Compiling module xil_defaultlib.IBUF_HD38
Compiling module xil_defaultlib.IBUF_HD39
Compiling module xil_defaultlib.IBUF_HD40
Compiling module xil_defaultlib.IBUF_HD41
Compiling module xil_defaultlib.IBUF_HD42
Compiling module xil_defaultlib.IBUF_HD43
Compiling module xil_defaultlib.IBUF_HD44
Compiling module xil_defaultlib.IBUF_HD45
Compiling module xil_defaultlib.IBUF_HD46
Compiling module xil_defaultlib.IBUF_HD47
Compiling module xil_defaultlib.IBUF_HD48
Compiling module xil_defaultlib.IBUF_HD49
Compiling module xil_defaultlib.IBUF_HD50
Compiling module xil_defaultlib.Channel_wrapper
Compiling architecture behavioral of entity xil_defaultlib.tb_channel
Built simulation snapshot tb_channel_time_impl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 5780.754 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_channel_time_impl -key {Post-Implementation:sim_1:Timing:tb_channel} -tclbatch {tb_channel.tcl} -protoinst "protoinst_files/Channel.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/Channel.protoinst
Time resolution is 1 ps
source tb_channel.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 5780.754 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_channel_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 5780.754 ; gain = 0.000
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-implementation -type timing
Command: launch_simulation  -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_channel'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/impl/timing/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/impl/timing/xsim/tb_channel_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/impl/timing/xsim/tb_channel_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/impl/timing/xsim/tb_channel_time_impl.v
INFO: [SIM-utils-37] SDF generated:D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/impl/timing/xsim/tb_channel_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_channel' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj tb_channel_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/impl/timing/xsim/tb_channel_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD27
INFO: [VRFC 10-311] analyzing module IBUF_HD28
INFO: [VRFC 10-311] analyzing module IBUF_HD29
INFO: [VRFC 10-311] analyzing module IBUF_HD30
INFO: [VRFC 10-311] analyzing module IBUF_HD31
INFO: [VRFC 10-311] analyzing module IBUF_HD32
INFO: [VRFC 10-311] analyzing module IBUF_HD33
INFO: [VRFC 10-311] analyzing module IBUF_HD34
INFO: [VRFC 10-311] analyzing module IBUF_HD35
INFO: [VRFC 10-311] analyzing module IBUF_HD36
INFO: [VRFC 10-311] analyzing module IBUF_HD37
INFO: [VRFC 10-311] analyzing module IBUF_HD38
INFO: [VRFC 10-311] analyzing module IBUF_HD39
INFO: [VRFC 10-311] analyzing module IBUF_HD40
INFO: [VRFC 10-311] analyzing module IBUF_HD41
INFO: [VRFC 10-311] analyzing module IBUF_HD42
INFO: [VRFC 10-311] analyzing module IBUF_HD43
INFO: [VRFC 10-311] analyzing module IBUF_HD44
INFO: [VRFC 10-311] analyzing module IBUF_HD45
INFO: [VRFC 10-311] analyzing module IBUF_HD46
INFO: [VRFC 10-311] analyzing module IBUF_HD47
INFO: [VRFC 10-311] analyzing module IBUF_HD48
INFO: [VRFC 10-311] analyzing module IBUF_HD49
INFO: [VRFC 10-311] analyzing module IBUF_HD50
INFO: [VRFC 10-311] analyzing module RAM32M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M16_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M16_HD26
INFO: [VRFC 10-311] analyzing module Channel
INFO: [VRFC 10-311] analyzing module Channel_Eliminator_0_0
INFO: [VRFC 10-311] analyzing module Channel_Eliminator_0_0_Eliminator
INFO: [VRFC 10-311] analyzing module Channel_Encoder_0_0
INFO: [VRFC 10-311] analyzing module Channel_Encoder_0_0_Encoder
INFO: [VRFC 10-311] analyzing module Channel_Main_Counter_0_0
INFO: [VRFC 10-311] analyzing module Channel_Main_Counter_0_0_Main_Counter
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_Pipe
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_0
INFO: [VRFC 10-311] analyzing module Channel_wrapper
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_bram_fifo_rstlogic
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_dc_ss_fwft
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_dmem
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_top
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_v13_2_9
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_v13_2_9_synth
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_memory
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_rd_fwft
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_rd_logic
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_updn_cntr
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_wr_logic
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_channel_vhdl.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-163] Analyzing VHDL file "D:/work_directory/TDC/Channel/Channel/Channel.srcs/sim_1/new/tb_channel.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_channel'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/impl/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_channel_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_channel xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_channel_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_channel xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_channel_time_impl.sdf", for root module "tb_channel/cha".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_channel_time_impl.sdf", for root module "tb_channel/cha".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.Channel_Eliminator_0_0_Eliminato...
Compiling module xil_defaultlib.Channel_Eliminator_0_0
Compiling module simprims_ver.GND
Compiling module simprims_ver.FDSE_default
Compiling module xil_defaultlib.Channel_Encoder_0_0_Encoder
Compiling module xil_defaultlib.Channel_Encoder_0_0
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.Channel_Main_Counter_0_0_Main_Co...
Compiling module xil_defaultlib.Channel_Main_Counter_0_0
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32M16_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32M16_HD26
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module xil_defaultlib.Channel_Pipe_0_0_fifo_generator_...
Compiling module xil_defaultlib.Channel_Pipe_0_0_Pipe
Compiling module xil_defaultlib.Channel_Pipe_0_0
Compiling module xil_defaultlib.Channel
Compiling module simprims_ver.IBUFCTRL_default
Compiling module simprims_ver.INBUF_default
Compiling module xil_defaultlib.IBUF_UNIQ_BASE_
Compiling module xil_defaultlib.IBUF_HD27
Compiling module xil_defaultlib.IBUF_HD28
Compiling module xil_defaultlib.IBUF_HD29
Compiling module xil_defaultlib.IBUF_HD30
Compiling module xil_defaultlib.IBUF_HD31
Compiling module xil_defaultlib.IBUF_HD32
Compiling module xil_defaultlib.IBUF_HD33
Compiling module xil_defaultlib.IBUF_HD34
Compiling module xil_defaultlib.IBUF_HD35
Compiling module simprims_ver.BUFGCE
Compiling module xil_defaultlib.IBUF_HD36
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.IBUF_HD37
Compiling module xil_defaultlib.IBUF_HD38
Compiling module xil_defaultlib.IBUF_HD39
Compiling module xil_defaultlib.IBUF_HD40
Compiling module xil_defaultlib.IBUF_HD41
Compiling module xil_defaultlib.IBUF_HD42
Compiling module xil_defaultlib.IBUF_HD43
Compiling module xil_defaultlib.IBUF_HD44
Compiling module xil_defaultlib.IBUF_HD45
Compiling module xil_defaultlib.IBUF_HD46
Compiling module xil_defaultlib.IBUF_HD47
Compiling module xil_defaultlib.IBUF_HD48
Compiling module xil_defaultlib.IBUF_HD49
Compiling module xil_defaultlib.IBUF_HD50
Compiling module xil_defaultlib.Channel_wrapper
Compiling architecture behavioral of entity xil_defaultlib.tb_channel
Built simulation snapshot tb_channel_time_impl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 6340.145 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_channel_time_impl -key {Post-Implementation:sim_1:Timing:tb_channel} -tclbatch {tb_channel.tcl} -protoinst "protoinst_files/Channel.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/Channel.protoinst
Time resolution is 1 ps
source tb_channel.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_channel_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 6340.145 ; gain = 0.000
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-implementation -type timing
Command: launch_simulation  -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_channel'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/impl/timing/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/impl/timing/xsim/tb_channel_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/impl/timing/xsim/tb_channel_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/impl/timing/xsim/tb_channel_time_impl.v
INFO: [SIM-utils-37] SDF generated:D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/impl/timing/xsim/tb_channel_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_channel' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj tb_channel_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/impl/timing/xsim/tb_channel_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD27
INFO: [VRFC 10-311] analyzing module IBUF_HD28
INFO: [VRFC 10-311] analyzing module IBUF_HD29
INFO: [VRFC 10-311] analyzing module IBUF_HD30
INFO: [VRFC 10-311] analyzing module IBUF_HD31
INFO: [VRFC 10-311] analyzing module IBUF_HD32
INFO: [VRFC 10-311] analyzing module IBUF_HD33
INFO: [VRFC 10-311] analyzing module IBUF_HD34
INFO: [VRFC 10-311] analyzing module IBUF_HD35
INFO: [VRFC 10-311] analyzing module IBUF_HD36
INFO: [VRFC 10-311] analyzing module IBUF_HD37
INFO: [VRFC 10-311] analyzing module IBUF_HD38
INFO: [VRFC 10-311] analyzing module IBUF_HD39
INFO: [VRFC 10-311] analyzing module IBUF_HD40
INFO: [VRFC 10-311] analyzing module IBUF_HD41
INFO: [VRFC 10-311] analyzing module IBUF_HD42
INFO: [VRFC 10-311] analyzing module IBUF_HD43
INFO: [VRFC 10-311] analyzing module IBUF_HD44
INFO: [VRFC 10-311] analyzing module IBUF_HD45
INFO: [VRFC 10-311] analyzing module IBUF_HD46
INFO: [VRFC 10-311] analyzing module IBUF_HD47
INFO: [VRFC 10-311] analyzing module IBUF_HD48
INFO: [VRFC 10-311] analyzing module IBUF_HD49
INFO: [VRFC 10-311] analyzing module IBUF_HD50
INFO: [VRFC 10-311] analyzing module RAM32M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M16_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M16_HD26
INFO: [VRFC 10-311] analyzing module Channel
INFO: [VRFC 10-311] analyzing module Channel_Eliminator_0_0
INFO: [VRFC 10-311] analyzing module Channel_Eliminator_0_0_Eliminator
INFO: [VRFC 10-311] analyzing module Channel_Encoder_0_0
INFO: [VRFC 10-311] analyzing module Channel_Encoder_0_0_Encoder
INFO: [VRFC 10-311] analyzing module Channel_Main_Counter_0_0
INFO: [VRFC 10-311] analyzing module Channel_Main_Counter_0_0_Main_Counter
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_Pipe
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_0
INFO: [VRFC 10-311] analyzing module Channel_wrapper
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_bram_fifo_rstlogic
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_dc_ss_fwft
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_dmem
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_top
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_v13_2_9
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_v13_2_9_synth
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_memory
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_rd_fwft
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_rd_logic
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_updn_cntr
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_wr_logic
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_channel_vhdl.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-163] Analyzing VHDL file "D:/work_directory/TDC/Channel/Channel/Channel.srcs/sim_1/new/tb_channel.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_channel'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/impl/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_channel_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_channel xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_channel_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_channel xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_channel_time_impl.sdf", for root module "tb_channel/cha".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_channel_time_impl.sdf", for root module "tb_channel/cha".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.Channel_Eliminator_0_0_Eliminato...
Compiling module xil_defaultlib.Channel_Eliminator_0_0
Compiling module simprims_ver.GND
Compiling module simprims_ver.FDSE_default
Compiling module xil_defaultlib.Channel_Encoder_0_0_Encoder
Compiling module xil_defaultlib.Channel_Encoder_0_0
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.Channel_Main_Counter_0_0_Main_Co...
Compiling module xil_defaultlib.Channel_Main_Counter_0_0
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32M16_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32M16_HD26
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module xil_defaultlib.Channel_Pipe_0_0_fifo_generator_...
Compiling module xil_defaultlib.Channel_Pipe_0_0_Pipe
Compiling module xil_defaultlib.Channel_Pipe_0_0
Compiling module xil_defaultlib.Channel
Compiling module simprims_ver.IBUFCTRL_default
Compiling module simprims_ver.INBUF_default
Compiling module xil_defaultlib.IBUF_UNIQ_BASE_
Compiling module xil_defaultlib.IBUF_HD27
Compiling module xil_defaultlib.IBUF_HD28
Compiling module xil_defaultlib.IBUF_HD29
Compiling module xil_defaultlib.IBUF_HD30
Compiling module xil_defaultlib.IBUF_HD31
Compiling module xil_defaultlib.IBUF_HD32
Compiling module xil_defaultlib.IBUF_HD33
Compiling module xil_defaultlib.IBUF_HD34
Compiling module xil_defaultlib.IBUF_HD35
Compiling module simprims_ver.BUFGCE
Compiling module xil_defaultlib.IBUF_HD36
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.IBUF_HD37
Compiling module xil_defaultlib.IBUF_HD38
Compiling module xil_defaultlib.IBUF_HD39
Compiling module xil_defaultlib.IBUF_HD40
Compiling module xil_defaultlib.IBUF_HD41
Compiling module xil_defaultlib.IBUF_HD42
Compiling module xil_defaultlib.IBUF_HD43
Compiling module xil_defaultlib.IBUF_HD44
Compiling module xil_defaultlib.IBUF_HD45
Compiling module xil_defaultlib.IBUF_HD46
Compiling module xil_defaultlib.IBUF_HD47
Compiling module xil_defaultlib.IBUF_HD48
Compiling module xil_defaultlib.IBUF_HD49
Compiling module xil_defaultlib.IBUF_HD50
Compiling module xil_defaultlib.Channel_wrapper
Compiling architecture behavioral of entity xil_defaultlib.tb_channel
Built simulation snapshot tb_channel_time_impl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 6340.145 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_channel_time_impl -key {Post-Implementation:sim_1:Timing:tb_channel} -tclbatch {tb_channel.tcl} -protoinst "protoinst_files/Channel.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/Channel.protoinst
Time resolution is 1 ps
source tb_channel.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 6340.145 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_channel_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 6340.145 ; gain = 0.000
run 100 ns
run 100 ns
run 100 ns
run 100 ns
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_channel/cha/Channel_i/Eliminator_0/U0/registered_data_buf_reg[18]/TChk153_1614 at time 452508 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 452508 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 452433 ps, Limit: -43 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_channel/cha/Channel_i/Eliminator_0/U0/registered_data_buf_reg[18]/TChk153_1614 at time 452508 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 452508 ps, Ref Event Time Stamp: 452433 ps, Data Event Time Stamp: 452508 ps, Limit: 100 ps
current_sim simulation_6
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-implementation -type timing
Command: launch_simulation  -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_channel'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/impl/timing/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/impl/timing/xsim/tb_channel_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/impl/timing/xsim/tb_channel_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/impl/timing/xsim/tb_channel_time_impl.v
INFO: [SIM-utils-37] SDF generated:D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/impl/timing/xsim/tb_channel_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_channel' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj tb_channel_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/impl/timing/xsim/tb_channel_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD27
INFO: [VRFC 10-311] analyzing module IBUF_HD28
INFO: [VRFC 10-311] analyzing module IBUF_HD29
INFO: [VRFC 10-311] analyzing module IBUF_HD30
INFO: [VRFC 10-311] analyzing module IBUF_HD31
INFO: [VRFC 10-311] analyzing module IBUF_HD32
INFO: [VRFC 10-311] analyzing module IBUF_HD33
INFO: [VRFC 10-311] analyzing module IBUF_HD34
INFO: [VRFC 10-311] analyzing module IBUF_HD35
INFO: [VRFC 10-311] analyzing module IBUF_HD36
INFO: [VRFC 10-311] analyzing module IBUF_HD37
INFO: [VRFC 10-311] analyzing module IBUF_HD38
INFO: [VRFC 10-311] analyzing module IBUF_HD39
INFO: [VRFC 10-311] analyzing module IBUF_HD40
INFO: [VRFC 10-311] analyzing module IBUF_HD41
INFO: [VRFC 10-311] analyzing module IBUF_HD42
INFO: [VRFC 10-311] analyzing module IBUF_HD43
INFO: [VRFC 10-311] analyzing module IBUF_HD44
INFO: [VRFC 10-311] analyzing module IBUF_HD45
INFO: [VRFC 10-311] analyzing module IBUF_HD46
INFO: [VRFC 10-311] analyzing module IBUF_HD47
INFO: [VRFC 10-311] analyzing module IBUF_HD48
INFO: [VRFC 10-311] analyzing module IBUF_HD49
INFO: [VRFC 10-311] analyzing module IBUF_HD50
INFO: [VRFC 10-311] analyzing module RAM32M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M16_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M16_HD26
INFO: [VRFC 10-311] analyzing module Channel
INFO: [VRFC 10-311] analyzing module Channel_Eliminator_0_0
INFO: [VRFC 10-311] analyzing module Channel_Eliminator_0_0_Eliminator
INFO: [VRFC 10-311] analyzing module Channel_Encoder_0_0
INFO: [VRFC 10-311] analyzing module Channel_Encoder_0_0_Encoder
INFO: [VRFC 10-311] analyzing module Channel_Main_Counter_0_0
INFO: [VRFC 10-311] analyzing module Channel_Main_Counter_0_0_Main_Counter
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_Pipe
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_0
INFO: [VRFC 10-311] analyzing module Channel_wrapper
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_bram_fifo_rstlogic
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_dc_ss_fwft
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_dmem
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_top
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_v13_2_9
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_v13_2_9_synth
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_memory
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_rd_fwft
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_rd_logic
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_updn_cntr
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_wr_logic
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_channel_vhdl.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-163] Analyzing VHDL file "D:/work_directory/TDC/Channel/Channel/Channel.srcs/sim_1/new/tb_channel.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_channel'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/impl/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_channel_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_channel xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_channel_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_channel xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_channel_time_impl.sdf", for root module "tb_channel/cha".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_channel_time_impl.sdf", for root module "tb_channel/cha".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.Channel_Eliminator_0_0_Eliminato...
Compiling module xil_defaultlib.Channel_Eliminator_0_0
Compiling module simprims_ver.GND
Compiling module simprims_ver.FDSE_default
Compiling module xil_defaultlib.Channel_Encoder_0_0_Encoder
Compiling module xil_defaultlib.Channel_Encoder_0_0
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.Channel_Main_Counter_0_0_Main_Co...
Compiling module xil_defaultlib.Channel_Main_Counter_0_0
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32M16_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32M16_HD26
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module xil_defaultlib.Channel_Pipe_0_0_fifo_generator_...
Compiling module xil_defaultlib.Channel_Pipe_0_0_Pipe
Compiling module xil_defaultlib.Channel_Pipe_0_0
Compiling module xil_defaultlib.Channel
Compiling module simprims_ver.IBUFCTRL_default
Compiling module simprims_ver.INBUF_default
Compiling module xil_defaultlib.IBUF_UNIQ_BASE_
Compiling module xil_defaultlib.IBUF_HD27
Compiling module xil_defaultlib.IBUF_HD28
Compiling module xil_defaultlib.IBUF_HD29
Compiling module xil_defaultlib.IBUF_HD30
Compiling module xil_defaultlib.IBUF_HD31
Compiling module xil_defaultlib.IBUF_HD32
Compiling module xil_defaultlib.IBUF_HD33
Compiling module xil_defaultlib.IBUF_HD34
Compiling module xil_defaultlib.IBUF_HD35
Compiling module simprims_ver.BUFGCE
Compiling module xil_defaultlib.IBUF_HD36
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.IBUF_HD37
Compiling module xil_defaultlib.IBUF_HD38
Compiling module xil_defaultlib.IBUF_HD39
Compiling module xil_defaultlib.IBUF_HD40
Compiling module xil_defaultlib.IBUF_HD41
Compiling module xil_defaultlib.IBUF_HD42
Compiling module xil_defaultlib.IBUF_HD43
Compiling module xil_defaultlib.IBUF_HD44
Compiling module xil_defaultlib.IBUF_HD45
Compiling module xil_defaultlib.IBUF_HD46
Compiling module xil_defaultlib.IBUF_HD47
Compiling module xil_defaultlib.IBUF_HD48
Compiling module xil_defaultlib.IBUF_HD49
Compiling module xil_defaultlib.IBUF_HD50
Compiling module xil_defaultlib.Channel_wrapper
Compiling architecture behavioral of entity xil_defaultlib.tb_channel
Built simulation snapshot tb_channel_time_impl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 6340.145 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_channel_time_impl -key {Post-Implementation:sim_1:Timing:tb_channel} -tclbatch {tb_channel.tcl} -protoinst "protoinst_files/Channel.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/Channel.protoinst
Time resolution is 1 ps
source tb_channel.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_channel_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 6340.145 ; gain = 0.000
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/tb_channel/cha/Channel_i/Eliminator_0}} 
run 100 ns
run 100 ns
run 100 ns
run 100 ns
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_channel/cha/Channel_i/Eliminator_0/U0/registered_data_buf_reg[18]/TChk153_1614 at time 452468 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 452468 ps, Ref Event Time Stamp: 452433 ps, Data Event Time Stamp: 452468 ps, Limit: 100 ps
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/tb_channel/cha/Channel_i/Main_Counter_0}} 
run 100 ns
