8097d4c75f00 ("clk: tegra: Make vde a child of pll_c3")
c485ad63abb4 ("clk: tegra: Specify VDE clock rate")
