// Seed: 4207400868
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  output id_2;
  inout id_1;
  always @(posedge id_1) begin
    id_1 = 1;
    #1;
    id_3 <= 1;
    id_2 <= #1 1;
    id_1 <= 1;
  end
endmodule
