<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces" showClockDomains="0" showResetDomains="1">
  <columns>
   <connections preferredWidth="143" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Interface Protocols/PCI Express/QSYS Example Designs,Library/Interface Protocols,Library/Processors and Peripherals/Peripherals,Project,Library/Processors and Peripherals,Library,Library/Interface Protocols/PCI Express" />
 <window width="1918" height="1030" x="1" y="1" />
 <generation simulation="VERILOG" />
 <hdlexample language="VERILOG" />
</preferences>
