{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1755415111151 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755415111151 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 17 15:18:31 2025 " "Processing started: Sun Aug 17 15:18:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755415111151 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755415111151 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Uart1 -c Uart1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Uart1 -c Uart1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755415111151 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1755415111343 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1755415111343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_byte.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_byte.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_byte " "Found entity 1: uart_tx_byte" {  } { { "uart_tx_byte.v" "" { Text "F:/FPGA_Restart/FPGA_Projects20250804/Uart1/uart_tx_byte.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755415115259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755415115259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_byte_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_byte_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_byte_tb " "Found entity 1: uart_tx_byte_tb" {  } { { "uart_tx_byte_tb.v" "" { Text "F:/FPGA_Restart/FPGA_Projects20250804/Uart1/uart_tx_byte_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755415115260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755415115260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartsend.v 1 1 " "Found 1 design units, including 1 entities, in source file uartsend.v" { { "Info" "ISGN_ENTITY_NAME" "1 UartSend " "Found entity 1: UartSend" {  } { { "UartSend.v" "" { Text "F:/FPGA_Restart/FPGA_Projects20250804/Uart1/UartSend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755415115260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755415115260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartsend_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file uartsend_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 UartSend_tb " "Found entity 1: UartSend_tb" {  } { { "UartSend_tb.v" "" { Text "F:/FPGA_Restart/FPGA_Projects20250804/Uart1/UartSend_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755415115261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755415115261 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UartSend " "Elaborating entity \"UartSend\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1755415115272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_byte uart_tx_byte:uart_tx_byte_inst2 " "Elaborating entity \"uart_tx_byte\" for hierarchy \"uart_tx_byte:uart_tx_byte_inst2\"" {  } { { "UartSend.v" "uart_tx_byte_inst2" { Text "F:/FPGA_Restart/FPGA_Projects20250804/Uart1/UartSend.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755415115273 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 uart_tx_byte.v(30) " "Verilog HDL assignment warning at uart_tx_byte.v(30): truncated value with size 32 to match size of target (21)" {  } { { "uart_tx_byte.v" "" { Text "F:/FPGA_Restart/FPGA_Projects20250804/Uart1/uart_tx_byte.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755415115273 "|UartSend|uart_tx_byte:uart_tx_byte_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 uart_tx_byte.v(31) " "Verilog HDL assignment warning at uart_tx_byte.v(31): truncated value with size 32 to match size of target (21)" {  } { { "uart_tx_byte.v" "" { Text "F:/FPGA_Restart/FPGA_Projects20250804/Uart1/uart_tx_byte.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755415115273 "|UartSend|uart_tx_byte:uart_tx_byte_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 uart_tx_byte.v(32) " "Verilog HDL assignment warning at uart_tx_byte.v(32): truncated value with size 32 to match size of target (21)" {  } { { "uart_tx_byte.v" "" { Text "F:/FPGA_Restart/FPGA_Projects20250804/Uart1/uart_tx_byte.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755415115273 "|UartSend|uart_tx_byte:uart_tx_byte_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 uart_tx_byte.v(33) " "Verilog HDL assignment warning at uart_tx_byte.v(33): truncated value with size 32 to match size of target (21)" {  } { { "uart_tx_byte.v" "" { Text "F:/FPGA_Restart/FPGA_Projects20250804/Uart1/uart_tx_byte.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755415115273 "|UartSend|uart_tx_byte:uart_tx_byte_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 uart_tx_byte.v(34) " "Verilog HDL assignment warning at uart_tx_byte.v(34): truncated value with size 32 to match size of target (21)" {  } { { "uart_tx_byte.v" "" { Text "F:/FPGA_Restart/FPGA_Projects20250804/Uart1/uart_tx_byte.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755415115273 "|UartSend|uart_tx_byte:uart_tx_byte_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 uart_tx_byte.v(35) " "Verilog HDL assignment warning at uart_tx_byte.v(35): truncated value with size 32 to match size of target (21)" {  } { { "uart_tx_byte.v" "" { Text "F:/FPGA_Restart/FPGA_Projects20250804/Uart1/uart_tx_byte.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755415115273 "|UartSend|uart_tx_byte:uart_tx_byte_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 uart_tx_byte.v(36) " "Verilog HDL assignment warning at uart_tx_byte.v(36): truncated value with size 32 to match size of target (21)" {  } { { "uart_tx_byte.v" "" { Text "F:/FPGA_Restart/FPGA_Projects20250804/Uart1/uart_tx_byte.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755415115273 "|UartSend|uart_tx_byte:uart_tx_byte_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 uart_tx_byte.v(37) " "Verilog HDL assignment warning at uart_tx_byte.v(37): truncated value with size 32 to match size of target (21)" {  } { { "uart_tx_byte.v" "" { Text "F:/FPGA_Restart/FPGA_Projects20250804/Uart1/uart_tx_byte.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755415115273 "|UartSend|uart_tx_byte:uart_tx_byte_inst2"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart_tx_byte.v" "" { Text "F:/FPGA_Restart/FPGA_Projects20250804/Uart1/uart_tx_byte.v" 7 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1755415115451 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1755415115451 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1755415115496 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1755415115718 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755415115718 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "102 " "Implemented 102 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1755415115733 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1755415115733 ""} { "Info" "ICUT_CUT_TM_LCELLS" "99 " "Implemented 99 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1755415115733 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1755415115733 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755415115739 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 17 15:18:35 2025 " "Processing ended: Sun Aug 17 15:18:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755415115739 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755415115739 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755415115739 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1755415115739 ""}
