{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738856123040 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738856123040 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb  6 18:35:22 2025 " "Processing started: Thu Feb  6 18:35:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738856123040 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738856123040 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Instruction_Memory -c Instruction_Memory " "Command: quartus_map --read_settings_files=on --write_settings_files=off Instruction_Memory -c Instruction_Memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738856123040 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1738856123249 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1738856123249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instruction_Memory-behavioral " "Found design unit 1: Instruction_Memory-behavioral" {  } { { "src/Instruction_Memory.vhd" "" { Text "C:/RISC_V_PROJECT/Top_Level/Instruction_Memory/src/Instruction_Memory.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738856130183 ""} { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "src/Instruction_Memory.vhd" "" { Text "C:/RISC_V_PROJECT/Top_Level/Instruction_Memory/src/Instruction_Memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738856130183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738856130183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tb_instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tb_instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_INSTRUCTION_MEMORY-TEST " "Found design unit 1: TB_INSTRUCTION_MEMORY-TEST" {  } { { "src/tb_Instruction_Memory.vhd" "" { Text "C:/RISC_V_PROJECT/Top_Level/Instruction_Memory/src/tb_Instruction_Memory.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738856130184 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_INSTRUCTION_MEMORY " "Found entity 1: TB_INSTRUCTION_MEMORY" {  } { { "src/tb_Instruction_Memory.vhd" "" { Text "C:/RISC_V_PROJECT/Top_Level/Instruction_Memory/src/tb_Instruction_Memory.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738856130184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738856130184 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Instruction_Memory " "Elaborating entity \"Instruction_Memory\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1738856130201 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "O_INSTRUCTION\[7\] GND " "Pin \"O_INSTRUCTION\[7\]\" is stuck at GND" {  } { { "src/Instruction_Memory.vhd" "" { Text "C:/RISC_V_PROJECT/Top_Level/Instruction_Memory/src/Instruction_Memory.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738856130540 "|Instruction_Memory|O_INSTRUCTION[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_INSTRUCTION\[15\] GND " "Pin \"O_INSTRUCTION\[15\]\" is stuck at GND" {  } { { "src/Instruction_Memory.vhd" "" { Text "C:/RISC_V_PROJECT/Top_Level/Instruction_Memory/src/Instruction_Memory.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738856130540 "|Instruction_Memory|O_INSTRUCTION[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_INSTRUCTION\[23\] GND " "Pin \"O_INSTRUCTION\[23\]\" is stuck at GND" {  } { { "src/Instruction_Memory.vhd" "" { Text "C:/RISC_V_PROJECT/Top_Level/Instruction_Memory/src/Instruction_Memory.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738856130540 "|Instruction_Memory|O_INSTRUCTION[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_INSTRUCTION\[31\] GND " "Pin \"O_INSTRUCTION\[31\]\" is stuck at GND" {  } { { "src/Instruction_Memory.vhd" "" { Text "C:/RISC_V_PROJECT/Top_Level/Instruction_Memory/src/Instruction_Memory.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738856130540 "|Instruction_Memory|O_INSTRUCTION[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1738856130540 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1738856130614 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1738856131025 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738856131025 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "27 " "Design contains 27 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_ADDRESS\[5\] " "No output dependent on input pin \"I_ADDRESS\[5\]\"" {  } { { "src/Instruction_Memory.vhd" "" { Text "C:/RISC_V_PROJECT/Top_Level/Instruction_Memory/src/Instruction_Memory.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738856131052 "|Instruction_Memory|I_ADDRESS[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_ADDRESS\[6\] " "No output dependent on input pin \"I_ADDRESS\[6\]\"" {  } { { "src/Instruction_Memory.vhd" "" { Text "C:/RISC_V_PROJECT/Top_Level/Instruction_Memory/src/Instruction_Memory.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738856131052 "|Instruction_Memory|I_ADDRESS[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_ADDRESS\[7\] " "No output dependent on input pin \"I_ADDRESS\[7\]\"" {  } { { "src/Instruction_Memory.vhd" "" { Text "C:/RISC_V_PROJECT/Top_Level/Instruction_Memory/src/Instruction_Memory.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738856131052 "|Instruction_Memory|I_ADDRESS[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_ADDRESS\[8\] " "No output dependent on input pin \"I_ADDRESS\[8\]\"" {  } { { "src/Instruction_Memory.vhd" "" { Text "C:/RISC_V_PROJECT/Top_Level/Instruction_Memory/src/Instruction_Memory.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738856131052 "|Instruction_Memory|I_ADDRESS[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_ADDRESS\[9\] " "No output dependent on input pin \"I_ADDRESS\[9\]\"" {  } { { "src/Instruction_Memory.vhd" "" { Text "C:/RISC_V_PROJECT/Top_Level/Instruction_Memory/src/Instruction_Memory.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738856131052 "|Instruction_Memory|I_ADDRESS[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_ADDRESS\[10\] " "No output dependent on input pin \"I_ADDRESS\[10\]\"" {  } { { "src/Instruction_Memory.vhd" "" { Text "C:/RISC_V_PROJECT/Top_Level/Instruction_Memory/src/Instruction_Memory.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738856131052 "|Instruction_Memory|I_ADDRESS[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_ADDRESS\[11\] " "No output dependent on input pin \"I_ADDRESS\[11\]\"" {  } { { "src/Instruction_Memory.vhd" "" { Text "C:/RISC_V_PROJECT/Top_Level/Instruction_Memory/src/Instruction_Memory.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738856131052 "|Instruction_Memory|I_ADDRESS[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_ADDRESS\[12\] " "No output dependent on input pin \"I_ADDRESS\[12\]\"" {  } { { "src/Instruction_Memory.vhd" "" { Text "C:/RISC_V_PROJECT/Top_Level/Instruction_Memory/src/Instruction_Memory.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738856131052 "|Instruction_Memory|I_ADDRESS[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_ADDRESS\[13\] " "No output dependent on input pin \"I_ADDRESS\[13\]\"" {  } { { "src/Instruction_Memory.vhd" "" { Text "C:/RISC_V_PROJECT/Top_Level/Instruction_Memory/src/Instruction_Memory.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738856131052 "|Instruction_Memory|I_ADDRESS[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_ADDRESS\[14\] " "No output dependent on input pin \"I_ADDRESS\[14\]\"" {  } { { "src/Instruction_Memory.vhd" "" { Text "C:/RISC_V_PROJECT/Top_Level/Instruction_Memory/src/Instruction_Memory.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738856131052 "|Instruction_Memory|I_ADDRESS[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_ADDRESS\[15\] " "No output dependent on input pin \"I_ADDRESS\[15\]\"" {  } { { "src/Instruction_Memory.vhd" "" { Text "C:/RISC_V_PROJECT/Top_Level/Instruction_Memory/src/Instruction_Memory.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738856131052 "|Instruction_Memory|I_ADDRESS[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_ADDRESS\[16\] " "No output dependent on input pin \"I_ADDRESS\[16\]\"" {  } { { "src/Instruction_Memory.vhd" "" { Text "C:/RISC_V_PROJECT/Top_Level/Instruction_Memory/src/Instruction_Memory.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738856131052 "|Instruction_Memory|I_ADDRESS[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_ADDRESS\[17\] " "No output dependent on input pin \"I_ADDRESS\[17\]\"" {  } { { "src/Instruction_Memory.vhd" "" { Text "C:/RISC_V_PROJECT/Top_Level/Instruction_Memory/src/Instruction_Memory.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738856131052 "|Instruction_Memory|I_ADDRESS[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_ADDRESS\[18\] " "No output dependent on input pin \"I_ADDRESS\[18\]\"" {  } { { "src/Instruction_Memory.vhd" "" { Text "C:/RISC_V_PROJECT/Top_Level/Instruction_Memory/src/Instruction_Memory.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738856131052 "|Instruction_Memory|I_ADDRESS[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_ADDRESS\[19\] " "No output dependent on input pin \"I_ADDRESS\[19\]\"" {  } { { "src/Instruction_Memory.vhd" "" { Text "C:/RISC_V_PROJECT/Top_Level/Instruction_Memory/src/Instruction_Memory.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738856131052 "|Instruction_Memory|I_ADDRESS[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_ADDRESS\[20\] " "No output dependent on input pin \"I_ADDRESS\[20\]\"" {  } { { "src/Instruction_Memory.vhd" "" { Text "C:/RISC_V_PROJECT/Top_Level/Instruction_Memory/src/Instruction_Memory.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738856131052 "|Instruction_Memory|I_ADDRESS[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_ADDRESS\[21\] " "No output dependent on input pin \"I_ADDRESS\[21\]\"" {  } { { "src/Instruction_Memory.vhd" "" { Text "C:/RISC_V_PROJECT/Top_Level/Instruction_Memory/src/Instruction_Memory.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738856131052 "|Instruction_Memory|I_ADDRESS[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_ADDRESS\[22\] " "No output dependent on input pin \"I_ADDRESS\[22\]\"" {  } { { "src/Instruction_Memory.vhd" "" { Text "C:/RISC_V_PROJECT/Top_Level/Instruction_Memory/src/Instruction_Memory.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738856131052 "|Instruction_Memory|I_ADDRESS[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_ADDRESS\[23\] " "No output dependent on input pin \"I_ADDRESS\[23\]\"" {  } { { "src/Instruction_Memory.vhd" "" { Text "C:/RISC_V_PROJECT/Top_Level/Instruction_Memory/src/Instruction_Memory.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738856131052 "|Instruction_Memory|I_ADDRESS[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_ADDRESS\[24\] " "No output dependent on input pin \"I_ADDRESS\[24\]\"" {  } { { "src/Instruction_Memory.vhd" "" { Text "C:/RISC_V_PROJECT/Top_Level/Instruction_Memory/src/Instruction_Memory.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738856131052 "|Instruction_Memory|I_ADDRESS[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_ADDRESS\[25\] " "No output dependent on input pin \"I_ADDRESS\[25\]\"" {  } { { "src/Instruction_Memory.vhd" "" { Text "C:/RISC_V_PROJECT/Top_Level/Instruction_Memory/src/Instruction_Memory.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738856131052 "|Instruction_Memory|I_ADDRESS[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_ADDRESS\[26\] " "No output dependent on input pin \"I_ADDRESS\[26\]\"" {  } { { "src/Instruction_Memory.vhd" "" { Text "C:/RISC_V_PROJECT/Top_Level/Instruction_Memory/src/Instruction_Memory.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738856131052 "|Instruction_Memory|I_ADDRESS[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_ADDRESS\[27\] " "No output dependent on input pin \"I_ADDRESS\[27\]\"" {  } { { "src/Instruction_Memory.vhd" "" { Text "C:/RISC_V_PROJECT/Top_Level/Instruction_Memory/src/Instruction_Memory.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738856131052 "|Instruction_Memory|I_ADDRESS[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_ADDRESS\[28\] " "No output dependent on input pin \"I_ADDRESS\[28\]\"" {  } { { "src/Instruction_Memory.vhd" "" { Text "C:/RISC_V_PROJECT/Top_Level/Instruction_Memory/src/Instruction_Memory.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738856131052 "|Instruction_Memory|I_ADDRESS[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_ADDRESS\[29\] " "No output dependent on input pin \"I_ADDRESS\[29\]\"" {  } { { "src/Instruction_Memory.vhd" "" { Text "C:/RISC_V_PROJECT/Top_Level/Instruction_Memory/src/Instruction_Memory.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738856131052 "|Instruction_Memory|I_ADDRESS[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_ADDRESS\[30\] " "No output dependent on input pin \"I_ADDRESS\[30\]\"" {  } { { "src/Instruction_Memory.vhd" "" { Text "C:/RISC_V_PROJECT/Top_Level/Instruction_Memory/src/Instruction_Memory.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738856131052 "|Instruction_Memory|I_ADDRESS[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_ADDRESS\[31\] " "No output dependent on input pin \"I_ADDRESS\[31\]\"" {  } { { "src/Instruction_Memory.vhd" "" { Text "C:/RISC_V_PROJECT/Top_Level/Instruction_Memory/src/Instruction_Memory.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738856131052 "|Instruction_Memory|I_ADDRESS[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1738856131052 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "97 " "Implemented 97 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1738856131053 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1738856131053 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1738856131053 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1738856131053 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4866 " "Peak virtual memory: 4866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738856131070 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb  6 18:35:31 2025 " "Processing ended: Thu Feb  6 18:35:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738856131070 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738856131070 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738856131070 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738856131070 ""}
