|datapath
reset => exp_r_alu:U3.reset
reset => idec:U_idec.reset
reset => sw_pc_ar:U1.reset
reset => fsmctrl:U0.reset
clk => fsmctrl:U0.clk
k[0] => exp_r_alu:U3.k[0]
k[0] => sw_pc_ar:U1.inputd[0]
k[1] => exp_r_alu:U3.k[1]
k[1] => sw_pc_ar:U1.inputd[1]
k[2] => exp_r_alu:U3.k[2]
k[2] => sw_pc_ar:U1.inputd[2]
k[3] => exp_r_alu:U3.k[3]
k[3] => sw_pc_ar:U1.inputd[3]
k[4] => exp_r_alu:U3.k[4]
k[4] => sw_pc_ar:U1.inputd[4]
k[5] => exp_r_alu:U3.k[5]
k[5] => sw_pc_ar:U1.inputd[5]
k[6] => exp_r_alu:U3.k[6]
k[6] => sw_pc_ar:U1.inputd[6]
k[7] => exp_r_alu:U3.k[7]
k[7] => sw_pc_ar:U1.inputd[7]
seg[0] <= display:U4.seg[0]
seg[1] <= display:U4.seg[1]
seg[2] <= display:U4.seg[2]
seg[3] <= display:U4.seg[3]
seg[4] <= display:U4.seg[4]
seg[5] <= display:U4.seg[5]
seg[6] <= display:U4.seg[6]
seg[7] <= display:U4.seg[7]
y[0] <= display:U4.sel[0]
y[1] <= display:U4.sel[1]
y[2] <= display:U4.sel[2]
y[3] <= display:U4.sel[3]
y[4] <= display:U4.sel[4]
y[5] <= display:U4.sel[5]
y[6] <= display:U4.sel[6]
y[7] <= display:U4.sel[7]
dout[0] <= <UNC>
dout[1] <= <UNC>
dout[2] <= <UNC>
dout[3] <= <UNC>
dout[4] <= <UNC>
dout[5] <= <UNC>
dout[6] <= <UNC>
dout[7] <= <UNC>


|datapath|fsmctrl:U0
reset => clk_state.PRESET
reset => vmcode[21].PRESET
reset => vmcode[20].PRESET
reset => vmcode[19].PRESET
reset => vmcode[18].PRESET
reset => vmcode[17].PRESET
reset => vmcode[16].ACLR
reset => vmcode[15].ACLR
reset => vmcode[14].ACLR
reset => vmcode[13].ACLR
reset => vmcode[12].ACLR
reset => vmcode[11].ACLR
reset => vmcode[10].ACLR
reset => vmcode[9].ACLR
reset => vmcode[8].ACLR
reset => vmcode[7].ACLR
reset => vmcode[6].ACLR
reset => vmcode[5].PRESET
reset => vmcode[4].ACLR
reset => vmcode[3].ACLR
reset => vmcode[2].PRESET
reset => vmcode[1].ACLR
reset => vmcode[0].ACLR
reset => ven_idec.ACLR
reset => stest[7].ACLR
reset => stest[6].ACLR
reset => stest[5].ACLR
reset => stest[4].ACLR
reset => stest[3].ACLR
reset => stest[2].ACLR
reset => stest[1].ACLR
reset => stest[0].ACLR
clk => cnt1[15].CLK
clk => cnt1[14].CLK
clk => cnt1[13].CLK
clk => cnt1[12].CLK
clk => cnt1[11].CLK
clk => cnt1[10].CLK
clk => cnt1[9].CLK
clk => cnt1[8].CLK
clk => cnt1[7].CLK
clk => cnt1[6].CLK
clk => cnt1[5].CLK
clk => cnt1[4].CLK
clk => cnt1[3].CLK
clk => cnt1[2].CLK
clk => cnt1[1].CLK
clk => cnt1[0].CLK
clk => ctick.CLK
clk => \process_2:cnt1[3].CLK
clk => \process_2:cnt1[2].CLK
clk => \process_2:cnt1[1].CLK
clk => \process_2:cnt1[0].CLK
clk => clk_fresh.CLK
clkcnt <= ctick.DB_MAX_OUTPUT_PORT_TYPE
clkfresh <= clk_fresh.DB_MAX_OUTPUT_PORT_TYPE
test[0] <= stest[0].DB_MAX_OUTPUT_PORT_TYPE
test[1] <= stest[1].DB_MAX_OUTPUT_PORT_TYPE
test[2] <= stest[2].DB_MAX_OUTPUT_PORT_TYPE
test[3] <= stest[3].DB_MAX_OUTPUT_PORT_TYPE
test[4] <= stest[4].DB_MAX_OUTPUT_PORT_TYPE
test[5] <= stest[5].DB_MAX_OUTPUT_PORT_TYPE
test[6] <= stest[6].DB_MAX_OUTPUT_PORT_TYPE
test[7] <= stest[7].DB_MAX_OUTPUT_PORT_TYPE
en_idec <= ven_idec.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => Mux16.IN10
opcode[0] => Mux15.IN19
opcode[0] => Mux14.IN10
opcode[0] => Mux13.IN19
opcode[0] => Mux12.IN19
opcode[0] => Mux11.IN19
opcode[0] => Mux10.IN19
opcode[0] => Mux9.IN19
opcode[0] => Mux8.IN19
opcode[0] => Mux7.IN19
opcode[0] => Mux6.IN19
opcode[0] => Mux5.IN19
opcode[0] => Mux4.IN19
opcode[0] => Mux3.IN19
opcode[0] => Mux2.IN19
opcode[0] => Mux1.IN19
opcode[0] => Mux0.IN19
opcode[1] => Mux16.IN9
opcode[1] => Mux15.IN18
opcode[1] => Mux13.IN18
opcode[1] => Mux12.IN18
opcode[1] => Mux11.IN18
opcode[1] => Mux10.IN18
opcode[1] => Mux9.IN18
opcode[1] => Mux8.IN18
opcode[1] => Mux7.IN18
opcode[1] => Mux6.IN18
opcode[1] => Mux5.IN18
opcode[1] => Mux4.IN18
opcode[1] => Mux3.IN18
opcode[1] => Mux2.IN18
opcode[1] => Mux1.IN18
opcode[1] => Mux0.IN18
opcode[2] => Mux16.IN8
opcode[2] => Mux15.IN17
opcode[2] => Mux14.IN9
opcode[2] => Mux13.IN17
opcode[2] => Mux12.IN17
opcode[2] => Mux11.IN17
opcode[2] => Mux10.IN17
opcode[2] => Mux9.IN17
opcode[2] => Mux8.IN17
opcode[2] => Mux7.IN17
opcode[2] => Mux6.IN17
opcode[2] => Mux5.IN17
opcode[2] => Mux4.IN17
opcode[2] => Mux3.IN17
opcode[2] => Mux2.IN17
opcode[2] => Mux1.IN17
opcode[2] => Mux0.IN17
opcode[3] => Mux15.IN16
opcode[3] => Mux14.IN8
opcode[3] => Mux13.IN16
opcode[3] => Mux12.IN16
opcode[3] => Mux11.IN16
opcode[3] => Mux10.IN16
opcode[3] => Mux9.IN16
opcode[3] => Mux8.IN16
opcode[3] => Mux7.IN16
opcode[3] => Mux6.IN16
opcode[3] => Mux5.IN16
opcode[3] => Mux4.IN16
opcode[3] => Mux3.IN16
opcode[3] => Mux2.IN16
opcode[3] => Mux1.IN16
opcode[3] => Mux0.IN16
oprdata[0] => ~NO_FANOUT~
oprdata[1] => ~NO_FANOUT~
oprdata[2] => ~NO_FANOUT~
oprdata[3] => ~NO_FANOUT~
mcode[0] <= vmcode[0].DB_MAX_OUTPUT_PORT_TYPE
mcode[1] <= vmcode[1].DB_MAX_OUTPUT_PORT_TYPE
mcode[2] <= vmcode[2].DB_MAX_OUTPUT_PORT_TYPE
mcode[3] <= vmcode[3].DB_MAX_OUTPUT_PORT_TYPE
mcode[4] <= vmcode[4].DB_MAX_OUTPUT_PORT_TYPE
mcode[5] <= vmcode[5].DB_MAX_OUTPUT_PORT_TYPE
mcode[6] <= vmcode[6].DB_MAX_OUTPUT_PORT_TYPE
mcode[7] <= vmcode[7].DB_MAX_OUTPUT_PORT_TYPE
mcode[8] <= vmcode[8].DB_MAX_OUTPUT_PORT_TYPE
mcode[9] <= vmcode[9].DB_MAX_OUTPUT_PORT_TYPE
mcode[10] <= vmcode[10].DB_MAX_OUTPUT_PORT_TYPE
mcode[11] <= vmcode[11].DB_MAX_OUTPUT_PORT_TYPE
mcode[12] <= vmcode[12].DB_MAX_OUTPUT_PORT_TYPE
mcode[13] <= vmcode[13].DB_MAX_OUTPUT_PORT_TYPE
mcode[14] <= vmcode[14].DB_MAX_OUTPUT_PORT_TYPE
mcode[15] <= vmcode[15].DB_MAX_OUTPUT_PORT_TYPE
mcode[16] <= vmcode[16].DB_MAX_OUTPUT_PORT_TYPE
mcode[17] <= vmcode[17].DB_MAX_OUTPUT_PORT_TYPE
mcode[18] <= vmcode[18].DB_MAX_OUTPUT_PORT_TYPE
mcode[19] <= vmcode[19].DB_MAX_OUTPUT_PORT_TYPE
mcode[20] <= vmcode[20].DB_MAX_OUTPUT_PORT_TYPE
mcode[21] <= vmcode[21].DB_MAX_OUTPUT_PORT_TYPE


|datapath|sw_pc_ar:U1
clk => clkon.CLK
clk => pc[0].CLK
clk => pc[1].CLK
clk => pc[2].CLK
clk => pc[3].CLK
clk => pc[4].CLK
clk => pc[5].CLK
clk => pc[6].CLK
clk => pc[7].CLK
clk => ar[7].CLK
clk => ar[6].CLK
clk => ar[5].CLK
clk => ar[4].CLK
clk => ar[3].CLK
clk => ar[2].CLK
clk => ar[1].CLK
clk => ar[0].CLK
pcclr => Seq2~0.IN1
pcld => Seq2~2.IN0
pcld => Seq2~1.IN0
pcen => Seq2~2.IN1
pcen => Seq2~1.IN1
reset => Seq2~0.IN0
reset => clkon.PRESET
sw_bus => d~16.IN1
sw_bus => bus_reg[0].OUTPUTSELECT
sw_bus => bus_reg[1].OUTPUTSELECT
sw_bus => bus_reg[2].OUTPUTSELECT
sw_bus => bus_reg[3].OUTPUTSELECT
sw_bus => bus_reg[4].OUTPUTSELECT
sw_bus => bus_reg[5].OUTPUTSELECT
sw_bus => bus_reg[6].OUTPUTSELECT
sw_bus => bus_reg[7].OUTPUTSELECT
pc_bus => d~16.IN0
pc_bus => bus_reg~7.OUTPUTSELECT
pc_bus => bus_reg~6.OUTPUTSELECT
pc_bus => bus_reg~5.OUTPUTSELECT
pc_bus => bus_reg~4.OUTPUTSELECT
pc_bus => bus_reg~3.OUTPUTSELECT
pc_bus => bus_reg~2.OUTPUTSELECT
pc_bus => bus_reg~1.OUTPUTSELECT
pc_bus => bus_reg~0.OUTPUTSELECT
ldar => ar~7.OUTPUTSELECT
ldar => ar~6.OUTPUTSELECT
ldar => ar~5.OUTPUTSELECT
ldar => ar~4.OUTPUTSELECT
ldar => ar~3.OUTPUTSELECT
ldar => ar~2.OUTPUTSELECT
ldar => ar~1.OUTPUTSELECT
ldar => ar~0.OUTPUTSELECT
memen => ~NO_FANOUT~
inputd[0] => bus_reg[0].DATAB
inputd[1] => bus_reg[1].DATAB
inputd[2] => bus_reg[2].DATAB
inputd[3] => bus_reg[3].DATAB
inputd[4] => bus_reg[4].DATAB
inputd[5] => bus_reg[5].DATAB
inputd[6] => bus_reg[6].DATAB
inputd[7] => bus_reg[7].DATAB
arout[0] <= ar[0].DB_MAX_OUTPUT_PORT_TYPE
arout[1] <= ar[1].DB_MAX_OUTPUT_PORT_TYPE
arout[2] <= ar[2].DB_MAX_OUTPUT_PORT_TYPE
arout[3] <= ar[3].DB_MAX_OUTPUT_PORT_TYPE
arout[4] <= ar[4].DB_MAX_OUTPUT_PORT_TYPE
arout[5] <= ar[5].DB_MAX_OUTPUT_PORT_TYPE
arout[6] <= ar[6].DB_MAX_OUTPUT_PORT_TYPE
arout[7] <= ar[7].DB_MAX_OUTPUT_PORT_TYPE
d[0] <= d[0]~0
d[1] <= d[1]~1
d[2] <= d[2]~2
d[3] <= d[3]~3
d[4] <= d[4]~4
d[5] <= d[5]~5
d[6] <= d[6]~6
d[7] <= d[7]~7


|datapath|idec:U_idec
clk => clkon.CLK
clk => opcode[3]~reg0.CLK
clk => opcode[2]~reg0.CLK
clk => opcode[1]~reg0.CLK
clk => opcode[0]~reg0.CLK
clk => oprdata[3]~reg0.CLK
clk => oprdata[2]~reg0.CLK
clk => oprdata[1]~reg0.CLK
clk => oprdata[0]~reg0.CLK
reset => clkon.PRESET
reset => opcode[3]~reg0.ACLR
reset => opcode[2]~reg0.ACLR
reset => opcode[1]~reg0.ACLR
reset => opcode[0]~reg0.ACLR
reset => oprdata[3]~reg0.ACLR
reset => oprdata[2]~reg0.ACLR
reset => oprdata[1]~reg0.ACLR
reset => oprdata[0]~reg0.ACLR
en_idec => oprdata~3.OUTPUTSELECT
en_idec => oprdata~2.OUTPUTSELECT
en_idec => oprdata~1.OUTPUTSELECT
en_idec => oprdata~0.OUTPUTSELECT
en_idec => opcode~3.OUTPUTSELECT
en_idec => opcode~2.OUTPUTSELECT
en_idec => opcode~1.OUTPUTSELECT
en_idec => opcode~0.OUTPUTSELECT
oprdata[0] <= oprdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oprdata[1] <= oprdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oprdata[2] <= oprdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oprdata[3] <= oprdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] <= opcode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[1] <= opcode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[2] <= opcode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[3] <= opcode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[0] => oprdata~3.DATAB
instruction[1] => oprdata~2.DATAB
instruction[2] => oprdata~1.DATAB
instruction[3] => oprdata~0.DATAB
instruction[4] => opcode~3.DATAB
instruction[5] => opcode~2.DATAB
instruction[6] => opcode~1.DATAB
instruction[7] => opcode~0.DATAB


|datapath|lpm_ram_io0:U2
address[0] => lpm_ram_io:lpm_ram_io_component.address[0]
address[1] => lpm_ram_io:lpm_ram_io_component.address[1]
address[2] => lpm_ram_io:lpm_ram_io_component.address[2]
address[3] => lpm_ram_io:lpm_ram_io_component.address[3]
address[4] => lpm_ram_io:lpm_ram_io_component.address[4]
address[5] => lpm_ram_io:lpm_ram_io_component.address[5]
address[6] => lpm_ram_io:lpm_ram_io_component.address[6]
address[7] => lpm_ram_io:lpm_ram_io_component.address[7]
we => lpm_ram_io:lpm_ram_io_component.we
inclock => lpm_ram_io:lpm_ram_io_component.inclock
outclock => ~NO_FANOUT~
outenab => lpm_ram_io:lpm_ram_io_component.outenab
dio[0] <= lpm_ram_io:lpm_ram_io_component.dio[0]
dio[1] <= lpm_ram_io:lpm_ram_io_component.dio[1]
dio[2] <= lpm_ram_io:lpm_ram_io_component.dio[2]
dio[3] <= lpm_ram_io:lpm_ram_io_component.dio[3]
dio[4] <= lpm_ram_io:lpm_ram_io_component.dio[4]
dio[5] <= lpm_ram_io:lpm_ram_io_component.dio[5]
dio[6] <= lpm_ram_io:lpm_ram_io_component.dio[6]
dio[7] <= lpm_ram_io:lpm_ram_io_component.dio[7]


|datapath|lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component
dio[0] <= datatri[0]
dio[1] <= datatri[1]
dio[2] <= datatri[2]
dio[3] <= datatri[3]
dio[4] <= datatri[4]
dio[5] <= datatri[5]
dio[6] <= datatri[6]
dio[7] <= datatri[7]
address[0] => altram:sram.address[0]
address[1] => altram:sram.address[1]
address[2] => altram:sram.address[2]
address[3] => altram:sram.address[3]
address[4] => altram:sram.address[4]
address[5] => altram:sram.address[5]
address[6] => altram:sram.address[6]
address[7] => altram:sram.address[7]
inclock => altram:sram.clocki
outclock => ~NO_FANOUT~


|datapath|lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
data[4] => altsyncram:ram_block.data_a[4]
data[5] => altsyncram:ram_block.data_a[5]
data[6] => altsyncram:ram_block.data_a[6]
data[7] => altsyncram:ram_block.data_a[7]
address[0] => altsyncram:ram_block.address_a[0]
address[1] => altsyncram:ram_block.address_a[1]
address[2] => altsyncram:ram_block.address_a[2]
address[3] => altsyncram:ram_block.address_a[3]
address[4] => altsyncram:ram_block.address_a[4]
address[5] => altsyncram:ram_block.address_a[5]
address[6] => altsyncram:ram_block.address_a[6]
address[7] => altsyncram:ram_block.address_a[7]
clocki => altsyncram:ram_block.clock0
clocko => ~NO_FANOUT~
q[0] <= altsyncram:ram_block.q_a[0]
q[1] <= altsyncram:ram_block.q_a[1]
q[2] <= altsyncram:ram_block.q_a[2]
q[3] <= altsyncram:ram_block.q_a[3]
q[4] <= altsyncram:ram_block.q_a[4]
q[5] <= altsyncram:ram_block.q_a[5]
q[6] <= altsyncram:ram_block.q_a[6]
q[7] <= altsyncram:ram_block.q_a[7]


|datapath|lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block
wren_a => altsyncram_v9a1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_v9a1:auto_generated.data_a[0]
data_a[1] => altsyncram_v9a1:auto_generated.data_a[1]
data_a[2] => altsyncram_v9a1:auto_generated.data_a[2]
data_a[3] => altsyncram_v9a1:auto_generated.data_a[3]
data_a[4] => altsyncram_v9a1:auto_generated.data_a[4]
data_a[5] => altsyncram_v9a1:auto_generated.data_a[5]
data_a[6] => altsyncram_v9a1:auto_generated.data_a[6]
data_a[7] => altsyncram_v9a1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_v9a1:auto_generated.address_a[0]
address_a[1] => altsyncram_v9a1:auto_generated.address_a[1]
address_a[2] => altsyncram_v9a1:auto_generated.address_a[2]
address_a[3] => altsyncram_v9a1:auto_generated.address_a[3]
address_a[4] => altsyncram_v9a1:auto_generated.address_a[4]
address_a[5] => altsyncram_v9a1:auto_generated.address_a[5]
address_a[6] => altsyncram_v9a1:auto_generated.address_a[6]
address_a[7] => altsyncram_v9a1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_v9a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_v9a1:auto_generated.q_a[0]
q_a[1] <= altsyncram_v9a1:auto_generated.q_a[1]
q_a[2] <= altsyncram_v9a1:auto_generated.q_a[2]
q_a[3] <= altsyncram_v9a1:auto_generated.q_a[3]
q_a[4] <= altsyncram_v9a1:auto_generated.q_a[4]
q_a[5] <= altsyncram_v9a1:auto_generated.q_a[5]
q_a[6] <= altsyncram_v9a1:auto_generated.q_a[6]
q_a[7] <= altsyncram_v9a1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|datapath|lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|datapath|exp_r_alu:U3
clk => clkon.CLK
clk => dr1[7].CLK
clk => dr1[6].CLK
clk => dr1[5].CLK
clk => dr1[4].CLK
clk => dr1[3].CLK
clk => dr1[2].CLK
clk => dr1[1].CLK
clk => dr1[0].CLK
clk => dr2[7].CLK
clk => dr2[6].CLK
clk => dr2[5].CLK
clk => dr2[4].CLK
clk => dr2[3].CLK
clk => dr2[2].CLK
clk => dr2[1].CLK
clk => dr2[0].CLK
clk => r4[7].CLK
clk => r4[6].CLK
clk => r4[5].CLK
clk => r4[4].CLK
clk => r4[3].CLK
clk => r4[2].CLK
clk => r4[1].CLK
clk => r4[0].CLK
clk => r5[7].CLK
clk => r5[6].CLK
clk => r5[5].CLK
clk => r5[4].CLK
clk => r5[3].CLK
clk => r5[2].CLK
clk => r5[1].CLK
clk => r5[0].CLK
reset => clkon.PRESET
sw_bus => d~16.IN1
sw_bus => bus_reg[0].OUTPUTSELECT
sw_bus => bus_reg[1].OUTPUTSELECT
sw_bus => bus_reg[2].OUTPUTSELECT
sw_bus => bus_reg[3].OUTPUTSELECT
sw_bus => bus_reg[4].OUTPUTSELECT
sw_bus => bus_reg[5].OUTPUTSELECT
sw_bus => bus_reg[6].OUTPUTSELECT
sw_bus => bus_reg[7].OUTPUTSELECT
r4_bus => d~16.IN0
r4_bus => bus_reg~23.OUTPUTSELECT
r4_bus => bus_reg~22.OUTPUTSELECT
r4_bus => bus_reg~21.OUTPUTSELECT
r4_bus => bus_reg~20.OUTPUTSELECT
r4_bus => bus_reg~19.OUTPUTSELECT
r4_bus => bus_reg~18.OUTPUTSELECT
r4_bus => bus_reg~17.OUTPUTSELECT
r4_bus => bus_reg~16.OUTPUTSELECT
r5_bus => d~17.IN0
r5_bus => bus_reg~15.OUTPUTSELECT
r5_bus => bus_reg~14.OUTPUTSELECT
r5_bus => bus_reg~13.OUTPUTSELECT
r5_bus => bus_reg~12.OUTPUTSELECT
r5_bus => bus_reg~11.OUTPUTSELECT
r5_bus => bus_reg~10.OUTPUTSELECT
r5_bus => bus_reg~9.OUTPUTSELECT
r5_bus => bus_reg~8.OUTPUTSELECT
alu_bus => d~18.IN0
alu_bus => bus_reg~7.OUTPUTSELECT
alu_bus => bus_reg~6.OUTPUTSELECT
alu_bus => bus_reg~5.OUTPUTSELECT
alu_bus => bus_reg~4.OUTPUTSELECT
alu_bus => bus_reg~3.OUTPUTSELECT
alu_bus => bus_reg~2.OUTPUTSELECT
alu_bus => bus_reg~1.OUTPUTSELECT
alu_bus => bus_reg~0.OUTPUTSELECT
memen => ~NO_FANOUT~
lddr1 => r5~31.OUTPUTSELECT
lddr1 => r5~30.OUTPUTSELECT
lddr1 => r5~29.OUTPUTSELECT
lddr1 => r5~28.OUTPUTSELECT
lddr1 => r5~27.OUTPUTSELECT
lddr1 => r5~26.OUTPUTSELECT
lddr1 => r5~25.OUTPUTSELECT
lddr1 => r5~24.OUTPUTSELECT
lddr1 => r4~23.OUTPUTSELECT
lddr1 => r4~22.OUTPUTSELECT
lddr1 => r4~21.OUTPUTSELECT
lddr1 => r4~20.OUTPUTSELECT
lddr1 => r4~19.OUTPUTSELECT
lddr1 => r4~18.OUTPUTSELECT
lddr1 => r4~17.OUTPUTSELECT
lddr1 => r4~16.OUTPUTSELECT
lddr1 => dr2~15.OUTPUTSELECT
lddr1 => dr2~14.OUTPUTSELECT
lddr1 => dr2~13.OUTPUTSELECT
lddr1 => dr2~12.OUTPUTSELECT
lddr1 => dr2~11.OUTPUTSELECT
lddr1 => dr2~10.OUTPUTSELECT
lddr1 => dr2~9.OUTPUTSELECT
lddr1 => dr2~8.OUTPUTSELECT
lddr1 => dr1~7.OUTPUTSELECT
lddr1 => dr1~6.OUTPUTSELECT
lddr1 => dr1~5.OUTPUTSELECT
lddr1 => dr1~4.OUTPUTSELECT
lddr1 => dr1~3.OUTPUTSELECT
lddr1 => dr1~2.OUTPUTSELECT
lddr1 => dr1~1.OUTPUTSELECT
lddr1 => dr1~0.OUTPUTSELECT
lddr2 => r5~23.OUTPUTSELECT
lddr2 => r5~22.OUTPUTSELECT
lddr2 => r5~21.OUTPUTSELECT
lddr2 => r5~20.OUTPUTSELECT
lddr2 => r5~19.OUTPUTSELECT
lddr2 => r5~18.OUTPUTSELECT
lddr2 => r5~17.OUTPUTSELECT
lddr2 => r5~16.OUTPUTSELECT
lddr2 => r4~15.OUTPUTSELECT
lddr2 => r4~14.OUTPUTSELECT
lddr2 => r4~13.OUTPUTSELECT
lddr2 => r4~12.OUTPUTSELECT
lddr2 => r4~11.OUTPUTSELECT
lddr2 => r4~10.OUTPUTSELECT
lddr2 => r4~9.OUTPUTSELECT
lddr2 => r4~8.OUTPUTSELECT
lddr2 => dr2~7.OUTPUTSELECT
lddr2 => dr2~6.OUTPUTSELECT
lddr2 => dr2~5.OUTPUTSELECT
lddr2 => dr2~4.OUTPUTSELECT
lddr2 => dr2~3.OUTPUTSELECT
lddr2 => dr2~2.OUTPUTSELECT
lddr2 => dr2~1.OUTPUTSELECT
lddr2 => dr2~0.OUTPUTSELECT
ldr4 => r5~15.OUTPUTSELECT
ldr4 => r5~14.OUTPUTSELECT
ldr4 => r5~13.OUTPUTSELECT
ldr4 => r5~12.OUTPUTSELECT
ldr4 => r5~11.OUTPUTSELECT
ldr4 => r5~10.OUTPUTSELECT
ldr4 => r5~9.OUTPUTSELECT
ldr4 => r5~8.OUTPUTSELECT
ldr4 => r4~7.OUTPUTSELECT
ldr4 => r4~6.OUTPUTSELECT
ldr4 => r4~5.OUTPUTSELECT
ldr4 => r4~4.OUTPUTSELECT
ldr4 => r4~3.OUTPUTSELECT
ldr4 => r4~2.OUTPUTSELECT
ldr4 => r4~1.OUTPUTSELECT
ldr4 => r4~0.OUTPUTSELECT
ldr5 => r5~7.OUTPUTSELECT
ldr5 => r5~6.OUTPUTSELECT
ldr5 => r5~5.OUTPUTSELECT
ldr5 => r5~4.OUTPUTSELECT
ldr5 => r5~3.OUTPUTSELECT
ldr5 => r5~2.OUTPUTSELECT
ldr5 => r5~1.OUTPUTSELECT
ldr5 => r5~0.OUTPUTSELECT
m => Mux7.IN64
m => Mux6.IN64
m => Mux5.IN64
m => Mux4.IN64
m => Mux3.IN64
m => Mux2.IN64
m => Mux1.IN64
m => Mux0.IN64
cn => Mux7.IN65
cn => Mux6.IN65
cn => Mux5.IN65
cn => Mux4.IN65
cn => Mux3.IN65
cn => Mux2.IN65
cn => Mux1.IN65
cn => Mux0.IN65
s[0] => Mux7.IN69
s[0] => Mux6.IN69
s[0] => Mux5.IN69
s[0] => Mux4.IN69
s[0] => Mux3.IN69
s[0] => Mux2.IN69
s[0] => Mux1.IN69
s[0] => Mux0.IN69
s[1] => Mux7.IN68
s[1] => Mux6.IN68
s[1] => Mux5.IN68
s[1] => Mux4.IN68
s[1] => Mux3.IN68
s[1] => Mux2.IN68
s[1] => Mux1.IN68
s[1] => Mux0.IN68
s[2] => Mux7.IN67
s[2] => Mux6.IN67
s[2] => Mux5.IN67
s[2] => Mux4.IN67
s[2] => Mux3.IN67
s[2] => Mux2.IN67
s[2] => Mux1.IN67
s[2] => Mux0.IN67
s[3] => Mux7.IN66
s[3] => Mux6.IN66
s[3] => Mux5.IN66
s[3] => Mux4.IN66
s[3] => Mux3.IN66
s[3] => Mux2.IN66
s[3] => Mux1.IN66
s[3] => Mux0.IN66
k[0] => bus_reg[0].DATAB
k[1] => bus_reg[1].DATAB
k[2] => bus_reg[2].DATAB
k[3] => bus_reg[3].DATAB
k[4] => bus_reg[4].DATAB
k[5] => bus_reg[5].DATAB
k[6] => bus_reg[6].DATAB
k[7] => bus_reg[7].DATAB
d[0] <= d[0]~7
d[1] <= d[1]~6
d[2] <= d[2]~5
d[3] <= d[3]~4
d[4] <= d[4]~3
d[5] <= d[5]~2
d[6] <= d[6]~1
d[7] <= d[7]~0


|datapath|display:U4
clk => tmpcnt[2].CLK
clk => tmpcnt[1].CLK
clk => tmpcnt[0].CLK
in84[0] => Mux18.IN1
in84[1] => Mux17.IN1
in84[2] => Mux16.IN1
in84[3] => Mux15.IN1
in84[4] => Mux18.IN0
in84[5] => Mux17.IN0
in84[6] => Mux16.IN0
in84[7] => Mux15.IN0
in83[0] => Mux18.IN3
in83[1] => Mux17.IN3
in83[2] => Mux16.IN3
in83[3] => Mux15.IN3
in83[4] => Mux18.IN2
in83[5] => Mux17.IN2
in83[6] => Mux16.IN2
in83[7] => Mux15.IN2
in82[0] => Mux18.IN5
in82[1] => Mux17.IN5
in82[2] => Mux16.IN5
in82[3] => Mux15.IN5
in82[4] => Mux18.IN4
in82[5] => Mux17.IN4
in82[6] => Mux16.IN4
in82[7] => Mux15.IN4
in81[0] => Mux18.IN7
in81[1] => Mux17.IN7
in81[2] => Mux16.IN7
in81[3] => Mux15.IN7
in81[4] => Mux18.IN6
in81[5] => Mux17.IN6
in81[6] => Mux16.IN6
in81[7] => Mux15.IN6
seg[0] <= <GND>
seg[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
seg[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
sel[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
sel[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
sel[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
sel[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
sel[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
sel[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
sel[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
sel[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


