From 2f35bb2481d9ae542de13f1aae835334bb21f60f Mon Sep 17 00:00:00 2001
From: Dominik Poggel <pog@iesy.com>
Date: Tue, 6 Jun 2023 15:33:01 +0200
Subject: [PATCH] arm64: dts: iesy: add hdmi, bridge, dsi

---
 .../boot/dts/iesy/iesy-imx8mm-eva-mi.dts      | 86 ++++++++++++++++---
 1 file changed, 72 insertions(+), 14 deletions(-)

diff --git a/arch/arm64/boot/dts/iesy/iesy-imx8mm-eva-mi.dts b/arch/arm64/boot/dts/iesy/iesy-imx8mm-eva-mi.dts
index 15824e2590d2..4435835d32ed 100644
--- a/arch/arm64/boot/dts/iesy/iesy-imx8mm-eva-mi.dts
+++ b/arch/arm64/boot/dts/iesy/iesy-imx8mm-eva-mi.dts
@@ -53,6 +53,17 @@ user-button-2 {
 		};
 	};
 
+	hdmi-connector {
+		compatible = "hdmi-connector";
+		type = "a";
+
+		port {
+			hdmi_connector_in: endpoint {
+				remote-endpoint = <&lontium_out>;
+			};
+		};
+	};
+
 	reg_1v8_carrier: 1v8_regulator {
 		compatible = "regulator-fixed";
 		regulator-name = "1V8_carrier_reg";
@@ -158,6 +169,34 @@ &i2c1 {
 
 	status = "okay";
 
+	lt8912@48 {
+        compatible = "lontium,lt8912b";
+        reg = <0x48>;
+		reset-gpios = <>;
+		
+		ports {
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			port@0 {
+				reg = <0>;
+
+				lontium_in: endpoint {
+					data-lanes = <0 1 2 3>;
+					remote-endpoint = <&dsi_out>;
+				};
+			};
+
+			port@1 {
+				reg = <1>;
+
+				lontium_out: endpoint {
+					remote-endpoint = <&hdmi_connector_in>;
+				};
+			};
+		};
+    };
+
 	sensor@4e {
 		compatible = "ti,tmp75b";
 		reg = <0x4e>;
@@ -283,17 +322,36 @@ MX8MM_IOMUXC_GPIO1_IO09_GPIO1_IO9               0x19    /* Touch int */
 	// };	
 };
 
-// &lcdif {
-// 	status = "okay";
-// };
-
-// &mipi_dsi {
-// 	status = "okay";
-
-// 	port@1 {
-// 		dsim_to_adv7535: endpoint {
-// 			remote-endpoint = <&adv7535_from_dsim>;
-// 			attach-bridge;
-// 		};
-// 	};
-// };
+&aips4 {
+	mipi_dsi: mipi_dsi@32e10000 {
+		#address-cells = <1>;
+		#size-cells = <0>;
+		compatible = "fsl,imx8mm-mipi-dsim";
+		reg = <0x32e10000 0x400>;
+		clocks = <&clk IMX8MM_CLK_DSI_CORE>,
+				<&clk IMX8MM_CLK_DSI_PHY_REF>,
+				<&clk IMX8MM_CLK_DISP_APB_ROOT>;
+		clock-names = "cfg", "pll-ref", "apb-root";
+		assigned-clocks = <&clk IMX8MM_CLK_DSI_CORE>,
+					<&clk IMX8MM_CLK_DSI_PHY_REF>;
+		assigned-clock-parents = <&clk IMX8MM_SYS_PLL1_266M>,
+						<&clk IMX8MM_CLK_24M>;
+		assigned-clock-rates = <266000000>, <12000000>;
+		interrupts = <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>;
+		power-domains = <&disp_blk_ctrl IMX8MM_DISPBLK_PD_MIPI_DSI>;
+		status = "okay";
+
+		ports {
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			port@1 {
+				reg = <1>;
+				dsi_out: endpoint {
+					data-lanes = <0 1 2 3>;
+					remote-endpoint = <&lontium_in>;
+				};
+			};
+		};
+	};
+};
