module control_unit(output reg regDst, branch, output memRead, memWrite, ALUsrc, regWrite, jump, byteOperations, move, output[2:0] ALUop, input [5:0] opcode);
endmodule
