// Seed: 3119871240
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout id_19;
  output id_18;
  output id_17;
  output id_16;
  input id_15;
  inout id_14;
  output id_13;
  inout id_12;
  output id_11;
  inout id_10;
  input id_9;
  input id_8;
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_19, id_20;
  type_23(
      id_3
  );
  assign id_18 = ~1;
  logic id_21;
  assign id_14 = 1'b0;
endmodule
module module_1 (
    input id_0,
    input id_1,
    input id_2,
    output id_3,
    output logic id_4,
    input id_5,
    output id_6,
    input id_7,
    input id_8,
    input id_9,
    output id_10,
    output id_11,
    input id_12,
    output id_13,
    output logic id_14
    , id_24,
    input id_15,
    input id_16,
    input logic id_17,
    output logic id_18,
    output logic id_19,
    input logic id_20,
    input logic id_21,
    input logic id_22,
    input id_23
);
  logic id_25;
  logic id_26 = id_1;
endmodule
