vendor_name = ModelSim
source_file = 1, C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_w_left_struct/_dlatch.v
source_file = 1, C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_w_left_struct/_dff_r_async.v
source_file = 1, C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_w_left_struct/_dff.v
source_file = 1, C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_w_left_struct/ns_logic.v
source_file = 1, C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_w_left_struct/gates.v
source_file = 1, C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_w_left_struct/tl_cntr_w_left_struct.v
source_file = 1, C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_w_left_struct/o_logic.v
source_file = 1, C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_w_left_struct/_register3_r.v
source_file = 1, C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_w_left_struct/tb_tl_cntr_w_left_struct.v
source_file = 1, C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_w_left_struct/tb_ns_logic.v
source_file = 1, C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_w_left_struct/tb_o_logic.v
source_file = 1, C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_w_left_struct/db/tl_cntr_w_left_struct.cbx.xml
design_name = tl_cntr_w_left_struct
instance = comp, \La[0]~output , La[0]~output, tl_cntr_w_left_struct, 1
instance = comp, \La[1]~output , La[1]~output, tl_cntr_w_left_struct, 1
instance = comp, \Lb[0]~output , Lb[0]~output, tl_cntr_w_left_struct, 1
instance = comp, \Lb[1]~output , Lb[1]~output, tl_cntr_w_left_struct, 1
instance = comp, \clk~input , clk~input, tl_cntr_w_left_struct, 1
instance = comp, \reset_n~input , reset_n~input, tl_cntr_w_left_struct, 1
instance = comp, \Tb~input , Tb~input, tl_cntr_w_left_struct, 1
instance = comp, \Ta~input , Ta~input, tl_cntr_w_left_struct, 1
instance = comp, \Tbl~input , Tbl~input, tl_cntr_w_left_struct, 1
instance = comp, \Tal~input , Tal~input, tl_cntr_w_left_struct, 1
instance = comp, \U1_register|U1_dff_r_async|U0_and2|y , U1_register|U1_dff_r_async|U0_and2|y, tl_cntr_w_left_struct, 1
instance = comp, \U1_register|U1_dff_r_async|U1_dff|U1_dlatch|q , U1_register|U1_dff_r_async|U1_dff|U1_dlatch|q, tl_cntr_w_left_struct, 1
instance = comp, \U1_register|U1_dff_r_async|U1_dff|U2_dlatch|q , U1_register|U1_dff_r_async|U1_dff|U2_dlatch|q, tl_cntr_w_left_struct, 1
instance = comp, \U1_register|U2_dff_r_async|U0_and2|y~0 , U1_register|U2_dff_r_async|U0_and2|y~0, tl_cntr_w_left_struct, 1
instance = comp, \U1_register|U2_dff_r_async|U1_dff|U1_dlatch|q , U1_register|U2_dff_r_async|U1_dff|U1_dlatch|q, tl_cntr_w_left_struct, 1
instance = comp, \U1_register|U2_dff_r_async|U1_dff|U2_dlatch|q , U1_register|U2_dff_r_async|U1_dff|U2_dlatch|q, tl_cntr_w_left_struct, 1
instance = comp, \U1_register|U0_dff_r_async|U0_and2|y~0 , U1_register|U0_dff_r_async|U0_and2|y~0, tl_cntr_w_left_struct, 1
instance = comp, \U1_register|U0_dff_r_async|U0_and2|y~1 , U1_register|U0_dff_r_async|U0_and2|y~1, tl_cntr_w_left_struct, 1
instance = comp, \U1_register|U0_dff_r_async|U1_dff|U1_dlatch|q , U1_register|U0_dff_r_async|U1_dff|U1_dlatch|q, tl_cntr_w_left_struct, 1
instance = comp, \U1_register|U0_dff_r_async|U1_dff|U2_dlatch|q , U1_register|U0_dff_r_async|U1_dff|U2_dlatch|q, tl_cntr_w_left_struct, 1
instance = comp, \U2_o_logic|U4_or2|y , U2_o_logic|U4_or2|y, tl_cntr_w_left_struct, 1
instance = comp, \U2_o_logic|U3_or2|y , U2_o_logic|U3_or2|y, tl_cntr_w_left_struct, 1
instance = comp, \U2_o_logic|U7_or2|y , U2_o_logic|U7_or2|y, tl_cntr_w_left_struct, 1
instance = comp, \U2_o_logic|U6_or2|y , U2_o_logic|U6_or2|y, tl_cntr_w_left_struct, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, tl_cntr_w_left_struct, 1
