

Microchip MPLAB XC8 Assembler V3.00 build 20241204225717 
                                                                                               Tue Feb 25 19:27:24 2025

Microchip MPLAB XC8 C Compiler v3.00 (Free license) build 20241204225717 Og1 
     1                           	processor	16F887
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,space=0,merge=1,delta=2
     5                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     6                           	psect	maintext,global,class=CODE,space=0,split=1,delta=2
     7                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
     8                           	dabs	1,0x7E,2
     9  0000                     
    10                           ; Generated 12/10/2023 GMT
    11                           ; 
    12                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    13                           ; All rights reserved.
    14                           ; 
    15                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    16                           ; 
    17                           ; Redistribution and use in source and binary forms, with or without modification, are
    18                           ; permitted provided that the following conditions are met:
    19                           ; 
    20                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    21                           ;        conditions and the following disclaimer.
    22                           ; 
    23                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    24                           ;        of conditions and the following disclaimer in the documentation and/or other
    25                           ;        materials provided with the distribution. Publication is not required when
    26                           ;        this file is used in an embedded application.
    27                           ; 
    28                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    29                           ;        software without specific prior written permission.
    30                           ; 
    31                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    32                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    33                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    34                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    35                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    36                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    37                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    38                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    39                           ; 
    40                           ; 
    41                           ; Code-generator required, PIC16F887 Definitions
    42                           ; 
    43                           ; SFR Addresses
    44  0004                     fsr             equ	4
    45  0004                     fsr0            equ	4
    46  0000                     indf            equ	0
    47  0000                     indf0           equ	0
    48  0002                     pc              equ	2
    49  0002                     pcl             equ	2
    50  000A                     pclath          equ	10
    51  0003                     status          equ	3
    52  0000                     INDF            equ	0	;# 
    53  0001                     TMR0            equ	1	;# 
    54  0002                     PCL             equ	2	;# 
    55  0003                     STATUS          equ	3	;# 
    56  0004                     FSR             equ	4	;# 
    57  0005                     PORTA           equ	5	;# 
    58  0006                     PORTB           equ	6	;# 
    59  0007                     PORTC           equ	7	;# 
    60  0008                     PORTD           equ	8	;# 
    61  0009                     PORTE           equ	9	;# 
    62  000A                     PCLATH          equ	10	;# 
    63  000B                     INTCON          equ	11	;# 
    64  000C                     PIR1            equ	12	;# 
    65  000D                     PIR2            equ	13	;# 
    66  000E                     TMR1            equ	14	;# 
    67  000E                     TMR1L           equ	14	;# 
    68  000F                     TMR1H           equ	15	;# 
    69  0010                     T1CON           equ	16	;# 
    70  0011                     TMR2            equ	17	;# 
    71  0012                     T2CON           equ	18	;# 
    72  0013                     SSPBUF          equ	19	;# 
    73  0014                     SSPCON          equ	20	;# 
    74  0015                     CCPR1           equ	21	;# 
    75  0015                     CCPR1L          equ	21	;# 
    76  0016                     CCPR1H          equ	22	;# 
    77  0017                     CCP1CON         equ	23	;# 
    78  0018                     RCSTA           equ	24	;# 
    79  0019                     TXREG           equ	25	;# 
    80  001A                     RCREG           equ	26	;# 
    81  001B                     CCPR2           equ	27	;# 
    82  001B                     CCPR2L          equ	27	;# 
    83  001C                     CCPR2H          equ	28	;# 
    84  001D                     CCP2CON         equ	29	;# 
    85  001E                     ADRESH          equ	30	;# 
    86  001F                     ADCON0          equ	31	;# 
    87  0081                     OPTION_REG      equ	129	;# 
    88  0085                     TRISA           equ	133	;# 
    89  0086                     TRISB           equ	134	;# 
    90  0087                     TRISC           equ	135	;# 
    91  0088                     TRISD           equ	136	;# 
    92  0089                     TRISE           equ	137	;# 
    93  008C                     PIE1            equ	140	;# 
    94  008D                     PIE2            equ	141	;# 
    95  008E                     PCON            equ	142	;# 
    96  008F                     OSCCON          equ	143	;# 
    97  0090                     OSCTUNE         equ	144	;# 
    98  0091                     SSPCON2         equ	145	;# 
    99  0092                     PR2             equ	146	;# 
   100  0093                     SSPADD          equ	147	;# 
   101  0093                     SSPMSK          equ	147	;# 
   102  0093                     MSK             equ	147	;# 
   103  0094                     SSPSTAT         equ	148	;# 
   104  0095                     WPUB            equ	149	;# 
   105  0096                     IOCB            equ	150	;# 
   106  0097                     VRCON           equ	151	;# 
   107  0098                     TXSTA           equ	152	;# 
   108  0099                     SPBRG           equ	153	;# 
   109  009A                     SPBRGH          equ	154	;# 
   110  009B                     PWM1CON         equ	155	;# 
   111  009C                     ECCPAS          equ	156	;# 
   112  009D                     PSTRCON         equ	157	;# 
   113  009E                     ADRESL          equ	158	;# 
   114  009F                     ADCON1          equ	159	;# 
   115  0105                     WDTCON          equ	261	;# 
   116  0107                     CM1CON0         equ	263	;# 
   117  0108                     CM2CON0         equ	264	;# 
   118  0109                     CM2CON1         equ	265	;# 
   119  010C                     EEDATA          equ	268	;# 
   120  010C                     EEDAT           equ	268	;# 
   121  010D                     EEADR           equ	269	;# 
   122  010E                     EEDATH          equ	270	;# 
   123  010F                     EEADRH          equ	271	;# 
   124  0185                     SRCON           equ	389	;# 
   125  0187                     BAUDCTL         equ	391	;# 
   126  0188                     ANSEL           equ	392	;# 
   127  0189                     ANSELH          equ	393	;# 
   128  018C                     EECON1          equ	396	;# 
   129  018D                     EECON2          equ	397	;# 
   130  0000                     INDF            equ	0	;# 
   131  0001                     TMR0            equ	1	;# 
   132  0002                     PCL             equ	2	;# 
   133  0003                     STATUS          equ	3	;# 
   134  0004                     FSR             equ	4	;# 
   135  0005                     PORTA           equ	5	;# 
   136  0006                     PORTB           equ	6	;# 
   137  0007                     PORTC           equ	7	;# 
   138  0008                     PORTD           equ	8	;# 
   139  0009                     PORTE           equ	9	;# 
   140  000A                     PCLATH          equ	10	;# 
   141  000B                     INTCON          equ	11	;# 
   142  000C                     PIR1            equ	12	;# 
   143  000D                     PIR2            equ	13	;# 
   144  000E                     TMR1            equ	14	;# 
   145  000E                     TMR1L           equ	14	;# 
   146  000F                     TMR1H           equ	15	;# 
   147  0010                     T1CON           equ	16	;# 
   148  0011                     TMR2            equ	17	;# 
   149  0012                     T2CON           equ	18	;# 
   150  0013                     SSPBUF          equ	19	;# 
   151  0014                     SSPCON          equ	20	;# 
   152  0015                     CCPR1           equ	21	;# 
   153  0015                     CCPR1L          equ	21	;# 
   154  0016                     CCPR1H          equ	22	;# 
   155  0017                     CCP1CON         equ	23	;# 
   156  0018                     RCSTA           equ	24	;# 
   157  0019                     TXREG           equ	25	;# 
   158  001A                     RCREG           equ	26	;# 
   159  001B                     CCPR2           equ	27	;# 
   160  001B                     CCPR2L          equ	27	;# 
   161  001C                     CCPR2H          equ	28	;# 
   162  001D                     CCP2CON         equ	29	;# 
   163  001E                     ADRESH          equ	30	;# 
   164  001F                     ADCON0          equ	31	;# 
   165  0081                     OPTION_REG      equ	129	;# 
   166  0085                     TRISA           equ	133	;# 
   167  0086                     TRISB           equ	134	;# 
   168  0087                     TRISC           equ	135	;# 
   169  0088                     TRISD           equ	136	;# 
   170  0089                     TRISE           equ	137	;# 
   171  008C                     PIE1            equ	140	;# 
   172  008D                     PIE2            equ	141	;# 
   173  008E                     PCON            equ	142	;# 
   174  008F                     OSCCON          equ	143	;# 
   175  0090                     OSCTUNE         equ	144	;# 
   176  0091                     SSPCON2         equ	145	;# 
   177  0092                     PR2             equ	146	;# 
   178  0093                     SSPADD          equ	147	;# 
   179  0093                     SSPMSK          equ	147	;# 
   180  0093                     MSK             equ	147	;# 
   181  0094                     SSPSTAT         equ	148	;# 
   182  0095                     WPUB            equ	149	;# 
   183  0096                     IOCB            equ	150	;# 
   184  0097                     VRCON           equ	151	;# 
   185  0098                     TXSTA           equ	152	;# 
   186  0099                     SPBRG           equ	153	;# 
   187  009A                     SPBRGH          equ	154	;# 
   188  009B                     PWM1CON         equ	155	;# 
   189  009C                     ECCPAS          equ	156	;# 
   190  009D                     PSTRCON         equ	157	;# 
   191  009E                     ADRESL          equ	158	;# 
   192  009F                     ADCON1          equ	159	;# 
   193  0105                     WDTCON          equ	261	;# 
   194  0107                     CM1CON0         equ	263	;# 
   195  0108                     CM2CON0         equ	264	;# 
   196  0109                     CM2CON1         equ	265	;# 
   197  010C                     EEDATA          equ	268	;# 
   198  010C                     EEDAT           equ	268	;# 
   199  010D                     EEADR           equ	269	;# 
   200  010E                     EEDATH          equ	270	;# 
   201  010F                     EEADRH          equ	271	;# 
   202  0185                     SRCON           equ	389	;# 
   203  0187                     BAUDCTL         equ	391	;# 
   204  0188                     ANSEL           equ	392	;# 
   205  0189                     ANSELH          equ	393	;# 
   206  018C                     EECON1          equ	396	;# 
   207  018D                     EECON2          equ	397	;# 
   208  0008                     _PORTD          set	8
   209  0017                     _CCP1CON        set	23
   210  0012                     _T2CON          set	18
   211  0015                     _CCPR1L         set	21
   212  0088                     _TRISD          set	136
   213  0087                     _TRISC          set	135
   214  0092                     _PR2            set	146
   215                           
   216                           	psect	cinit
   217  0000'                    start_initialization:	
   218                           ; #config settings
   219                           
   220  0000'                    __initialization:
   221  0000'                    end_of_initialization:	
   222                           ;End of C runtime variable initialization code
   223                           
   224  0000'                    __end_of__initialization:
   225  0000' 0183               	clrf	3
   226  0001' 120A' 118A' 2800'  	ljmp	_main	;jump to C main() function
   227                           
   228                           	psect	cstackCOMMON
   229  0000'                    __pcstackCOMMON:
   230  0000'                    ?_I2C_Initialize:
   231  0000'                    ?_MCP4725_SetVoltage:	
   232                           ; 1 bytes @ 0x0
   233                           
   234  0000'                    ?_main:	
   235                           ; 1 bytes @ 0x0
   236                           
   237  0000'                    _MCP4725_SetVoltage$0:	
   238                           ; 1 bytes @ 0x0
   239                           
   240  0000'                    ??_I2C_Initialize:	
   241                           ; 2 bytes @ 0x0
   242                           
   243  0000'                    ??_MCP4725_SetVoltage:	
   244                           ; 1 bytes @ 0x0
   245                           
   246  0000'                    ??_main:	
   247                           ; 1 bytes @ 0x0
   248                           
   249                           
   250                           ; 1 bytes @ 0x0
   251  0000'                    	ds	2
   252  0002'                    main@value:
   253                           
   254                           ; 2 bytes @ 0x2
   255  0002'                    	ds	2
   256                           
   257                           	psect	maintext
   258  0000'                    __pmaintext:	
   259 ;;
   260 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   261 ;;
   262 ;; *************** function _main *****************
   263 ;; Defined at:
   264 ;;		line 14 in file "/home/eduardo/MPLABXProjects/Dispositivo-Ressonancia.X/src/main.c"
   265 ;; Parameters:    Size  Location     Type
   266 ;;		None
   267 ;; Auto vars:     Size  Location     Type
   268 ;;  value           2    2[COMMON] unsigned int 
   269 ;; Return value:  Size  Location     Type
   270 ;;                  1    wreg      void 
   271 ;; Registers used:
   272 ;;		wreg, fsr0l, fsr0h, fsr1l, fsr1h, fsr1l, fsr1h, status,2, status,0, btemp+1, pclath, cstack
   273 ;; Tracked objects:
   274 ;;		On entry : B00/0
   275 ;;		On exit  : 0/0
   276 ;;		Unchanged: 0/0
   277 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   278 ;;      Params:         0       0       0       0       0
   279 ;;      Locals:         2       0       0       0       0
   280 ;;      Temps:          2       0       0       0       0
   281 ;;      Totals:         4       0       0       0       0
   282 ;;Total ram usage:        4 bytes
   283 ;; Hardware stack levels required when called: 1
   284 ;; This function calls:
   285 ;;		_I2C_Initialize
   286 ;;		_MCP4725_SetVoltage
   287 ;; This function is called by:
   288 ;;		Startup code after reset
   289 ;; This function uses a non-reentrant model
   290 ;;
   291                           
   292  0000'                    _main:	
   293                           ;psect for function _main
   294                           
   295  0000'                    l621:	
   296                           ;incstack = 0
   297                           ; Regs used in _main: [allreg]
   298                           
   299                           
   300                           ;/home/eduardo/MPLABXProjects/Dispositivo-Ressonancia.X/src/main.c: 15:     PR2 = 0xFF;
   301  0000' 30FF               	movlw	255
   302  0001' 1683               	bsf	3,5	;RP0=1, select bank1
   303  0002' 1303               	bcf	3,6	;RP1=0, select bank1
   304  0003' 0092               	movwf	18	;volatile
   305  0004'                    l623:
   306                           
   307                           ;/home/eduardo/MPLABXProjects/Dispositivo-Ressonancia.X/src/main.c: 16:     CCPR1L &= 0x
      +                          80;
   308  0004' 3080               	movlw	128
   309  0005' 1283               	bcf	3,5	;RP0=0, select bank0
   310  0006' 1303               	bcf	3,6	;RP1=0, select bank0
   311  0007' 0595               	andwf	21,f	;volatile
   312                           
   313                           ;/home/eduardo/MPLABXProjects/Dispositivo-Ressonancia.X/src/main.c: 17:     TRISC &= 0xF
      +                          B;
   314  0008' 30FB               	movlw	251
   315  0009' 1683               	bsf	3,5	;RP0=1, select bank1
   316  000A' 1303               	bcf	3,6	;RP1=0, select bank1
   317  000B' 0587               	andwf	7,f	;volatile
   318                           
   319                           ;/home/eduardo/MPLABXProjects/Dispositivo-Ressonancia.X/src/main.c: 18:     T2CON &= 0x0
      +                          5;
   320  000C' 3005               	movlw	5
   321  000D' 1283               	bcf	3,5	;RP0=0, select bank0
   322  000E' 1303               	bcf	3,6	;RP1=0, select bank0
   323  000F' 0592               	andwf	18,f	;volatile
   324                           
   325                           ;/home/eduardo/MPLABXProjects/Dispositivo-Ressonancia.X/src/main.c: 19:     CCP1CON &= 0
      +                          x0F;
   326  0010' 300F               	movlw	15
   327  0011' 0597               	andwf	23,f	;volatile
   328                           
   329                           ;/home/eduardo/MPLABXProjects/Dispositivo-Ressonancia.X/src/main.c: 21:     TRISD &= 0b1
      +                          1111011;
   330  0012' 30FB               	movlw	251
   331  0013' 1683               	bsf	3,5	;RP0=1, select bank1
   332  0014' 1303               	bcf	3,6	;RP1=0, select bank1
   333  0015' 0588               	andwf	8,f	;volatile
   334                           
   335                           ;/home/eduardo/MPLABXProjects/Dispositivo-Ressonancia.X/src/main.c: 22:     PORTD &= 0b1
      +                          1111011;
   336  0016' 30FB               	movlw	251
   337  0017' 1283               	bcf	3,5	;RP0=0, select bank0
   338  0018' 1303               	bcf	3,6	;RP1=0, select bank0
   339  0019' 0588               	andwf	8,f	;volatile
   340  001A'                    l625:
   341                           
   342                           ;/home/eduardo/MPLABXProjects/Dispositivo-Ressonancia.X/src/main.c: 24:      unsigned in
      +                          t value;;/home/eduardo/MPLABXProjects/Dispositivo-Ressonancia.X/src/main.c: 26:     I2C_
      +                          Initialize();
   343  001A' 120A' 118A' 2000' 120A' 118A' 	fcall	_I2C_Initialize
   344  001F'                    l627:
   345                           
   346                           ;/home/eduardo/MPLABXProjects/Dispositivo-Ressonancia.X/src/main.c: 29:         for(valu
      +                          e = 0; value < 4096; value++) {
   347  001F' 0182'              	clrf	main@value
   348  0020' 0183'              	clrf	main@value+1
   349  0021'                    l633:
   350                           
   351                           ;/home/eduardo/MPLABXProjects/Dispositivo-Ressonancia.X/src/main.c: 30:             MCP4
      +                          725_SetVoltage(value);
   352  0021' 0803'              	movf	main@value+1,w
   353  0022' 0081'              	movwf	_MCP4725_SetVoltage$0+1
   354  0023' 0802'              	movf	main@value,w
   355  0024' 0080'              	movwf	_MCP4725_SetVoltage$0
   356  0025' 120A' 118A' 2000' 120A' 118A' 	fcall	_MCP4725_SetVoltage
   357  002A'                    l635:
   358                           
   359                           ;/home/eduardo/MPLABXProjects/Dispositivo-Ressonancia.X/src/main.c: 31:             _del
      +                          ay((unsigned long)((10)*(20000000/4000.0)));
   360  002A' 3041               	movlw	65
   361  002B' 0081'              	movwf	??_main+1
   362  002C' 30EE               	movlw	238
   363  002D' 0080'              	movwf	??_main
   364  002E'                    u57:
   365  002E' 0B80'              	decfsz	??_main,f
   366  002F' 2800'              	goto	u57
   367  0030' 0B81'              	decfsz	??_main+1,f
   368  0031' 2800'              	goto	u57
   369  0032' 0000               	nop
   370  0033'                    l637:
   371                           
   372                           ;/home/eduardo/MPLABXProjects/Dispositivo-Ressonancia.X/src/main.c: 32:         }
   373  0033' 3001               	movlw	1
   374  0034' 0782'              	addwf	main@value,f
   375  0035' 1803               	skipnc
   376  0036' 0A83'              	incf	main@value+1,f
   377  0037' 3000               	movlw	0
   378  0038' 0783'              	addwf	main@value+1,f
   379  0039'                    l639:
   380  0039' 3010               	movlw	16
   381  003A' 0203'              	subwf	main@value+1,w
   382  003B' 3000               	movlw	0
   383  003C' 1903               	skipnz
   384  003D' 0202'              	subwf	main@value,w
   385  003E' 1C03               	skipc
   386  003F' 2800'              	goto	u41
   387  0040' 2800'              	goto	u40
   388  0041'                    u41:
   389  0041' 2800'              	goto	l633
   390  0042'                    u40:
   391  0042' 2800'              	goto	l627
   392  0043' 120A' 118A' 2800'  	ljmp	start
   393  0046'                    __end_of_main:
   394  0002                     ___latbits      equ	2
   395  007E                     btemp           set	126	;btemp
   396  007E                     wtemp0          set	126
   397                           
   398                           	psect	config
   399                           
   400                           ;Config register CONFIG1 @ 0x2007
   401                           ;	Oscillator Selection bits
   402                           ;	FOSC = HS, HS oscillator: High-speed crystal/resonator on RA6/OSC2/CLKOUT and RA7/OSC1
      +                          /CLKIN
   403                           ;	Watchdog Timer Enable bit
   404                           ;	WDTE = 0x1, unprogrammed default
   405                           ;	Power-up Timer Enable bit
   406                           ;	PWRTE = 0x1, unprogrammed default
   407                           ;	RE3/MCLR pin function select bit
   408                           ;	MCLRE = 0x1, unprogrammed default
   409                           ;	Code Protection bit
   410                           ;	CP = 0x1, unprogrammed default
   411                           ;	Data Code Protection bit
   412                           ;	CPD = 0x1, unprogrammed default
   413                           ;	Brown Out Reset Selection bits
   414                           ;	BOREN = 0x3, unprogrammed default
   415                           ;	Internal External Switchover bit
   416                           ;	IESO = 0x1, unprogrammed default
   417                           ;	Fail-Safe Clock Monitor Enabled bit
   418                           ;	FCMEN = 0x1, unprogrammed default
   419                           ;	Low Voltage Programming Enable bit
   420                           ;	LVP = 0x1, unprogrammed default
   421                           ;	In-Circuit Debugger Mode bit
   422                           ;	DEBUG = 0x1, unprogrammed default
   423  2007                     	org	8199
   424  2007  3FFA               	dw	16378

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      4       4
    BANK0            80      0       0
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 4     4      0      69
                                              0 COMMON     4     4      0
                     _I2C_Initialize
                 _MCP4725_SetVoltage
 ---------------------------------------------------------------------------------
 (1) _MCP4725_SetVoltage                                   2     0      2       1
 ---------------------------------------------------------------------------------
 (1) _I2C_Initialize                                       0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _I2C_Initialize
   _MCP4725_SetVoltage

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMMON           14      0       0      0.0%
BITBANK0            80      0       0      0.0%
BITBANK1            80      0       0      0.0%
BITBANK3            96      0       0      0.0%
BITBANK2            96      0       0      0.0%
COMMON              14      4       4     28.6%
BANK0               80      0       0      0.0%
BANK1               80      0       0      0.0%
BANK3               96      0       0      0.0%
BANK2               96      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       4      0.0%


Microchip Technology PIC Macro Assembler V3.00 build 20241204225717 
Symbol Table                                                                                   Tue Feb 25 19:27:24 2025

                     u40 0042                       u41 0041                       u57 002E  
                    l621 0000                      l623 0004                      l633 0021  
                    l625 001A                      l635 002A                      l627 001F  
                    l637 0033                      l639 0039                      _PR2 0092  
                   _main 0000                     btemp 007E                     start 0000* 
                  ?_main 0000                    _T2CON 0012                    _PORTD 0008  
                  _TRISC 0087                    _TRISD 0088                    status 0003  
                  wtemp0 007E          __initialization 0000             __end_of_main 0046  
                 ??_main 0000                   _CCPR1L 0015  __end_of__initialization 0000  
         __pcstackCOMMON 0000               __pmaintext 0000       _MCP4725_SetVoltage 0000* 
                _CCP1CON 0017     _MCP4725_SetVoltage$0 0000      ?_MCP4725_SetVoltage 0000  
   ??_MCP4725_SetVoltage 0000           _I2C_Initialize 0000*    end_of_initialization 0000  
        ?_I2C_Initialize 0000      start_initialization 0000                ___latbits 0002  
              main@value 0002         ??_I2C_Initialize 0000  
