 
****************************************
Report : saif
        -missing
        -hierarchy
        -rtl_saif
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Wed Feb  3 10:08:20 2021
****************************************

  

--------------------------------------------------------------------------------
              User              Default           Propagated
Object type   Annotated (%)     Activity (%)      Activity (%)       Total
--------------------------------------------------------------------------------
  
 Ports        0(0.00%)          52(50.98%)        50(49.02%)         102
 Seq Cells    0(0.00%)          0(0.00%)          244(100.00%)       244
 Tri Cells    0(0.00%)          0(0.00%)          0(0.00%)           0
--------------------------------------------------------------------------------

 List of Non-annotated ports :

   Out1_im[0] 
   Out1_im[1] 
   Out1_im[2] 
   Out1_im[3] 
   Out1_im[4] 
   Out1_im[5] 
   Out1_im[6] 
   Out1_im[7] 
   Out1_im[8] 
   Out1_im[9] 
   Out1_im[10] 
   Out1_im[11] 
   Out1_im[12] 
   Out1_im[13] 
   Out1_im[14] 
   Out1_im[15] 
   Out1_im[16] 
   Out1_im[17] 
   Out1_im[18] 
   Out1_im[19] 
   Out1_im[20] 
   Out1_im[21] 
   Out1_im[22] 
   Out1_im[23] 
   Out1_im[24] 
   Out1_re[0] 
   Out1_re[1] 
   Out1_re[2] 
   Out1_re[3] 
   Out1_re[4] 
   Out1_re[5] 
   Out1_re[6] 
   Out1_re[7] 
   Out1_re[8] 
   Out1_re[9] 
   Out1_re[10] 
   Out1_re[11] 
   Out1_re[12] 
   Out1_re[13] 
   Out1_re[14] 
   Out1_re[15] 
   Out1_re[16] 
   Out1_re[17] 
   Out1_re[18] 
   Out1_re[19] 
   Out1_re[20] 
   Out1_re[21] 
   Out1_re[22] 
   Out1_re[23] 
   Out1_re[24] 
   ce_out 
   In2_im[0] 
   In2_im[1] 
   In2_im[2] 
   In2_im[3] 
   In2_im[4] 
   In2_im[5] 
   In2_im[6] 
   In2_im[7] 
   In2_im[8] 
   In2_im[9] 
   In2_im[10] 
   In2_im[11] 
   In2_re[0] 
   In2_re[1] 
   In2_re[2] 
   In2_re[3] 
   In2_re[4] 
   In2_re[5] 
   In2_re[6] 
   In2_re[7] 
   In2_re[8] 
   In2_re[9] 
   In2_re[10] 
   In2_re[11] 
   In1_im[0] 
   In1_im[1] 
   In1_im[2] 
   In1_im[3] 
   In1_im[4] 
   In1_im[5] 
   In1_im[6] 
   In1_im[7] 
   In1_im[8] 
   In1_im[9] 
   In1_im[10] 
   In1_im[11] 
   In1_re[0] 
   In1_re[1] 
   In1_re[2] 
   In1_re[3] 
   In1_re[4] 
   In1_re[5] 
   In1_re[6] 
   In1_re[7] 
   In1_re[8] 
   In1_re[9] 
   In1_re[10] 
   In1_re[11] 
   clk_enable 
   reset 
   clk 

 List of Non-annotated sequential cells :

   Delay1_out1_im_reg[7] 
   Delay1_out1_im_reg[10] 
   Delay_out1_re_reg[4] 
   Delay_out1_re_reg[8] 
   Delay1_out1_im_reg[2] 
   Delay1_out1_im_reg[6] 
   Delay_out1_im_reg[6] 
   Delay1_out1_im_reg[1] 
   Delay_out1_im_reg[11] 
   Delay_out1_im_reg[2] 
   Delay1_out1_re_reg[5] 
   Delay_out1_re_reg[2] 
   Delay_out1_re_reg[10] 
   Delay_out1_im_reg[8] 
   Delay_out1_im_reg[4] 
   Delay_out1_im_reg[3] 
   Delay1_out1_im_reg[8] 
   Delay_out1_re_reg[5] 
   Delay1_out1_im_reg[3] 
   Delay_out1_re_reg[6] 
   Delay_out1_im_reg[10] 
   Delay_out1_re_reg[1] 
   Delay1_out1_im_reg[4] 
   Delay1_out1_im_reg[0] 
   Delay1_out1_re_reg[11] 
   Delay1_out1_re_reg[10] 
   Delay1_out1_re_reg[8] 
   Delay_out1_im_reg[1] 
   Delay_out1_re_reg[0] 
   Delay1_out1_re_reg[9] 
   Delay_out1_re_reg[7] 
   Delay_out1_re_reg[11] 
   Delay_out1_re_reg[9] 
   Delay1_out1_im_reg[9] 
   Delay_out1_re_reg[3] 
   Delay1_out1_re_reg[6] 
   Delay1_out1_im_reg[11] 
   Delay1_out1_re_reg[0] 
   Delay_out1_im_reg[7] 
   Delay_out1_im_reg[5] 
   Delay1_out1_re_reg[1] 
   Delay1_out1_re_reg[7] 
   Delay1_out1_im_reg[5] 
   Delay1_out1_re_reg[2] 
   Delay_out1_im_reg[9] 
   Delay1_out1_re_reg[4] 
   Delay1_out1_re_reg[3] 
   Delay_out1_im_reg[0] 
   Delay6_out1_reg[12] 
   Delay8_out1_reg[10] 
   Delay5_out1_re_reg[0] 
   Delay5_out1_re_reg[1] 
   Delay5_out1_re_reg[2] 
   Delay5_out1_re_reg[3] 
   Delay5_out1_re_reg[4] 
   Delay5_out1_re_reg[5] 
   Delay5_out1_re_reg[6] 
   Delay5_out1_re_reg[7] 
   Delay5_out1_re_reg[8] 
   Delay5_out1_re_reg[9] 
   Delay5_out1_re_reg[10] 
   Delay5_out1_re_reg[11] 
   Delay5_out1_re_reg[12] 
   Delay5_out1_re_reg[13] 
   Delay5_out1_re_reg[14] 
   Delay5_out1_re_reg[15] 
   Delay5_out1_re_reg[16] 
   Delay5_out1_re_reg[17] 
   Delay5_out1_re_reg[18] 
   Delay5_out1_re_reg[19] 
   Delay5_out1_re_reg[20] 
   Delay5_out1_re_reg[21] 
   Delay5_out1_re_reg[22] 
   Delay5_out1_re_reg[23] 
   Delay5_out1_re_reg[24] 
   Delay5_out1_im_reg[0] 
   Delay5_out1_im_reg[1] 
   Delay5_out1_im_reg[2] 
   Delay5_out1_im_reg[3] 
   Delay5_out1_im_reg[4] 
   Delay5_out1_im_reg[5] 
   Delay5_out1_im_reg[6] 
   Delay5_out1_im_reg[7] 
   Delay5_out1_im_reg[8] 
   Delay5_out1_im_reg[9] 
   Delay5_out1_im_reg[10] 
   Delay5_out1_im_reg[11] 
   Delay5_out1_im_reg[12] 
   Delay5_out1_im_reg[13] 
   Delay5_out1_im_reg[14] 
   Delay5_out1_im_reg[15] 
   Delay5_out1_im_reg[16] 
   Delay5_out1_im_reg[17] 
   Delay5_out1_im_reg[18] 
   Delay5_out1_im_reg[19] 
   Delay5_out1_im_reg[20] 
   Delay5_out1_im_reg[21] 
   Delay5_out1_im_reg[22] 
   Delay5_out1_im_reg[23] 
   Delay5_out1_im_reg[24] 
   Delay8_out1_reg[0] 
   Delay8_out1_reg[1] 
   Delay8_out1_reg[2] 
   Delay8_out1_reg[3] 
   Delay8_out1_reg[4] 
   Delay8_out1_reg[5] 
   Delay8_out1_reg[6] 
   Delay8_out1_reg[7] 
   Delay8_out1_reg[8] 
   Delay8_out1_reg[9] 
   Delay8_out1_reg[11] 
   Delay8_out1_reg[12] 
   Delay8_out1_reg[13] 
   Delay8_out1_reg[14] 
   Delay8_out1_reg[15] 
   Delay8_out1_reg[16] 
   Delay8_out1_reg[17] 
   Delay8_out1_reg[18] 
   Delay8_out1_reg[19] 
   Delay8_out1_reg[20] 
   Delay8_out1_reg[21] 
   Delay8_out1_reg[22] 
   Delay8_out1_reg[23] 
   Delay8_out1_reg[24] 
   Delay4_out1_reg[0] 
   Delay4_out1_reg[1] 
   Delay4_out1_reg[2] 
   Delay4_out1_reg[3] 
   Delay4_out1_reg[4] 
   Delay4_out1_reg[5] 
   Delay4_out1_reg[6] 
   Delay4_out1_reg[7] 
   Delay4_out1_reg[8] 
   Delay4_out1_reg[9] 
   Delay4_out1_reg[10] 
   Delay4_out1_reg[11] 
   Delay4_out1_reg[12] 
   Delay4_out1_reg[13] 
   Delay4_out1_reg[14] 
   Delay4_out1_reg[15] 
   Delay4_out1_reg[16] 
   Delay4_out1_reg[17] 
   Delay4_out1_reg[18] 
   Delay4_out1_reg[19] 
   Delay4_out1_reg[20] 
   Delay4_out1_reg[21] 
   Delay4_out1_reg[22] 
   Delay4_out1_reg[23] 
   Delay3_out1_reg[0] 
   Delay3_out1_reg[1] 
   Delay3_out1_reg[2] 
   Delay3_out1_reg[3] 
   Delay3_out1_reg[4] 
   Delay3_out1_reg[5] 
   Delay3_out1_reg[6] 
   Delay3_out1_reg[7] 
   Delay3_out1_reg[8] 
   Delay3_out1_reg[9] 
   Delay3_out1_reg[10] 
   Delay3_out1_reg[11] 
   Delay3_out1_reg[12] 
   Delay3_out1_reg[13] 
   Delay3_out1_reg[14] 
   Delay3_out1_reg[15] 
   Delay3_out1_reg[16] 
   Delay3_out1_reg[17] 
   Delay3_out1_reg[18] 
   Delay3_out1_reg[19] 
   Delay3_out1_reg[20] 
   Delay3_out1_reg[21] 
   Delay3_out1_reg[22] 
   Delay3_out1_reg[23] 
   Delay9_out1_reg[0] 
   Delay9_out1_reg[1] 
   Delay9_out1_reg[2] 
   Delay9_out1_reg[3] 
   Delay9_out1_reg[4] 
   Delay9_out1_reg[5] 
   Delay9_out1_reg[6] 
   Delay9_out1_reg[7] 
   Delay9_out1_reg[8] 
   Delay9_out1_reg[9] 
   Delay9_out1_reg[10] 
   Delay9_out1_reg[11] 
   Delay9_out1_reg[12] 
   Delay9_out1_reg[13] 
   Delay9_out1_reg[14] 
   Delay9_out1_reg[15] 
   Delay9_out1_reg[16] 
   Delay9_out1_reg[17] 
   Delay9_out1_reg[18] 
   Delay9_out1_reg[19] 
   Delay9_out1_reg[20] 
   Delay9_out1_reg[21] 
   Delay9_out1_reg[22] 
   Delay9_out1_reg[23] 
   Delay9_out1_reg[24] 
   Delay6_out1_reg[0] 
   Delay6_out1_reg[1] 
   Delay6_out1_reg[2] 
   Delay6_out1_reg[3] 
   Delay6_out1_reg[4] 
   Delay6_out1_reg[5] 
   Delay6_out1_reg[6] 
   Delay6_out1_reg[7] 
   Delay6_out1_reg[8] 
   Delay6_out1_reg[9] 
   Delay6_out1_reg[10] 
   Delay6_out1_reg[11] 
   Delay6_out1_reg[13] 
   Delay6_out1_reg[14] 
   Delay6_out1_reg[15] 
   Delay6_out1_reg[16] 
   Delay6_out1_reg[17] 
   Delay6_out1_reg[18] 
   Delay6_out1_reg[19] 
   Delay6_out1_reg[20] 
   Delay6_out1_reg[21] 
   Delay6_out1_reg[22] 
   Delay6_out1_reg[23] 
   Delay7_out1_reg[0] 
   Delay7_out1_reg[1] 
   Delay7_out1_reg[2] 
   Delay7_out1_reg[3] 
   Delay7_out1_reg[4] 
   Delay7_out1_reg[5] 
   Delay7_out1_reg[6] 
   Delay7_out1_reg[7] 
   Delay7_out1_reg[8] 
   Delay7_out1_reg[9] 
   Delay7_out1_reg[10] 
   Delay7_out1_reg[11] 
   Delay7_out1_reg[12] 
   Delay7_out1_reg[13] 
   Delay7_out1_reg[14] 
   Delay7_out1_reg[15] 
   Delay7_out1_reg[16] 
   Delay7_out1_reg[17] 
   Delay7_out1_reg[18] 
   Delay7_out1_reg[19] 
   Delay7_out1_reg[20] 
   Delay7_out1_reg[21] 
   Delay7_out1_reg[22] 
   Delay7_out1_reg[23] 

 List of Non-annotated three-state cells :

   0 three-state cells

--------------------------------------------------------------------------------
1
