WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000001 cycles: 1251636 cumulative IPC: 3.995 (Simulation time: 00 hr 00 min 22 sec)
Warmup complete CPU 0 instructions: 5000001 cycles: 1251636 cumulative IPC: 3.995 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 10000000 cycles: 6167586 heartbeat IPC: 1.621 cumulative IPC: 1.017 (Simulation time: 00 hr 01 min 17 sec)
Simulation finished CPU 0 instructions: 5000003 cycles: 4915952 cumulative IPC: 1.017 (Simulation time: 00 hr 01 min 17 sec)
Simulation complete CPU 0 instructions: 5000003 cycles: 4915952 cumulative IPC: 1.017 (Simulation time: 00 hr 01 min 17 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/cactusADM_734B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.017 instructions: 5000003 cycles: 4915952
CPU 0 Branch Prediction Accuracy: 97.8% MPKI: 0.0346 Average ROB Occupancy at Mispredict: 265.9
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0002
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.034
BRANCH_DIRECT_CALL: 0.0002
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.0002

LLC TOTAL        ACCESS:      43715 HIT:       6848 MISS:      36867
LLC LOAD         ACCESS:      26982 HIT:          6 MISS:      26976
LLC RFO          ACCESS:       8211 HIT:          0 MISS:       8211
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       6852 HIT:       6829 MISS:         23
LLC TRANSLATION  ACCESS:       1670 HIT:         13 MISS:       1657
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 625.2 cycles
cpu0_DTLB TOTAL        ACCESS:    1173215 HIT:    1082686 MISS:      90529
cpu0_DTLB LOAD         ACCESS:    1173215 HIT:    1082686 MISS:      90529
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 25.8 cycles
cpu0_ITLB TOTAL        ACCESS:     739884 HIT:     739876 MISS:          8
cpu0_ITLB LOAD         ACCESS:     739884 HIT:     739876 MISS:          8
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 112.6 cycles
cpu0_L1D TOTAL        ACCESS:    1830291 HIT:    1713227 MISS:     117064
cpu0_L1D LOAD         ACCESS:    1231109 HIT:    1170487 MISS:      60622
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     553319 HIT:     520817 MISS:      32502
cpu0_L1D TRANSLATION  ACCESS:      45863 HIT:      21923 MISS:      23940
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 193.6 cycles
cpu0_L1I TOTAL        ACCESS:     964876 HIT:     964807 MISS:         69
cpu0_L1I LOAD         ACCESS:     964876 HIT:     964807 MISS:         69
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 326.3 cycles
cpu0_L2C TOTAL        ACCESS:      97620 HIT:      60710 MISS:      36910
cpu0_L2C LOAD         ACCESS:      53398 HIT:      26416 MISS:      26982
cpu0_L2C RFO          ACCESS:      10080 HIT:       1866 MISS:       8214
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      10221 HIT:      10177 MISS:         44
cpu0_L2C TRANSLATION  ACCESS:      23921 HIT:      22251 MISS:       1670
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 645.5 cycles
cpu0_STLB TOTAL        ACCESS:      65293 HIT:      40891 MISS:      24402
cpu0_STLB LOAD         ACCESS:      65293 HIT:      40891 MISS:      24402
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 89.31 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       6619
  ROW_BUFFER_MISS:      30220
 AVG DBUS CONGESTED CYCLE: 3.888
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1121
  FULL:       3725
