#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Jan 17 20:53:01 2021
# Process ID: 4876
# Current directory: D:/BELGELER/PROJERLER/VVADO/VERLOG/state_machine
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7916 D:\BELGELER\PROJERLER\VVADO\VERLOG\state_machine\state_machine.xpr
# Log file: D:/BELGELER/PROJERLER/VVADO/VERLOG/state_machine/vivado.log
# Journal file: D:/BELGELER/PROJERLER/VVADO/VERLOG/state_machine\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/BELGELER/PROJERLER/VVADO/VERLOG/state_machine/state_machine.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinxxx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 831.016 ; gain = 108.547
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: state_macine
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 967.324 ; gain = 103.004
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'state_macine' [D:/BELGELER/PROJERLER/VVADO/VERLOG/state_machine/state_machine.srcs/sources_1/new/state_macine.v:23]
	Parameter s1 bound to: 2'b00 
	Parameter s2 bound to: 2'b01 
	Parameter s3 bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [D:/BELGELER/PROJERLER/VVADO/VERLOG/state_machine/state_machine.srcs/sources_1/new/state_macine.v:43]
WARNING: [Synth 8-5788] Register state_reg in module state_macine is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/BELGELER/PROJERLER/VVADO/VERLOG/state_machine/state_machine.srcs/sources_1/new/state_macine.v:38]
INFO: [Synth 8-6155] done synthesizing module 'state_macine' (1#1) [D:/BELGELER/PROJERLER/VVADO/VERLOG/state_machine/state_machine.srcs/sources_1/new/state_macine.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1015.410 ; gain = 151.090
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1015.410 ; gain = 151.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1015.410 ; gain = 151.090
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1323.340 ; gain = 459.020
7 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1323.340 ; gain = 466.707
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jan 17 21:08:56 2021...
