$comment
	File created using the following command:
		vcd file ex1lab4.msim.vcd -direction
$end
$date
	Tue Apr 18 16:27:45 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module ex1lab4_vlg_vec_tst $end
$var reg 1 ! Clock $end
$var reg 9 " DIN [8:0] $end
$var reg 1 # Resetn $end
$var reg 1 $ Run $end
$var wire 1 % BusWires [8] $end
$var wire 1 & BusWires [7] $end
$var wire 1 ' BusWires [6] $end
$var wire 1 ( BusWires [5] $end
$var wire 1 ) BusWires [4] $end
$var wire 1 * BusWires [3] $end
$var wire 1 + BusWires [2] $end
$var wire 1 , BusWires [1] $end
$var wire 1 - BusWires [0] $end
$var wire 1 . Done $end

$scope module i1 $end
$var wire 1 / gnd $end
$var wire 1 0 vcc $end
$var wire 1 1 unknown $end
$var tri1 1 2 devclrn $end
$var tri1 1 3 devpor $end
$var tri1 1 4 devoe $end
$var wire 1 5 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 6 Clock~input_o $end
$var wire 1 7 Clock~inputCLKENA0_outclk $end
$var wire 1 8 DIN[7]~input_o $end
$var wire 1 9 Run~input_o $end
$var wire 1 : Tstep_D.T2~0_combout $end
$var wire 1 ; Resetn~input_o $end
$var wire 1 < Tstep_Q.T2~q $end
$var wire 1 = Tstep_Q.T3~q $end
$var wire 1 > DIN[8]~input_o $end
$var wire 1 ? reg_IR|Q[8]~feeder_combout $end
$var wire 1 @ Selector0~0_combout $end
$var wire 1 A Tstep_Q.T0~q $end
$var wire 1 B Tstep_D.T1~0_combout $end
$var wire 1 C Tstep_Q.T1~q $end
$var wire 1 D Selector5~0_combout $end
$var wire 1 E DIN[0]~input_o $end
$var wire 1 F DIN[3]~input_o $end
$var wire 1 G DIN[5]~input_o $end
$var wire 1 H DIN[4]~input_o $end
$var wire 1 I decX|Decoder0~5_combout $end
$var wire 1 J decX|Decoder0~6_combout $end
$var wire 1 K reg_7|Q[0]~feeder_combout $end
$var wire 1 L decX|Decoder0~7_combout $end
$var wire 1 M reg_4|Q[0]~feeder_combout $end
$var wire 1 N decX|Decoder0~4_combout $end
$var wire 1 O DIN[6]~input_o $end
$var wire 1 P DIN[1]~input_o $end
$var wire 1 Q Selector3~0_combout $end
$var wire 1 R Selector4~0_combout $end
$var wire 1 S Mux11~1_combout $end
$var wire 1 T Equal2~0_combout $end
$var wire 1 U Ain~0_combout $end
$var wire 1 V Add0~38_cout $end
$var wire 1 W Add0~1_sumout $end
$var wire 1 X Gin~0_combout $end
$var wire 1 Y Selector1~0_combout $end
$var wire 1 Z DIN[2]~input_o $end
$var wire 1 [ Mux5~3_combout $end
$var wire 1 \ decX|Decoder0~3_combout $end
$var wire 1 ] decX|Decoder0~2_combout $end
$var wire 1 ^ decX|Decoder0~0_combout $end
$var wire 1 _ decX|Decoder0~1_combout $end
$var wire 1 ` Mux11~0_combout $end
$var wire 1 a Mux11~2_combout $end
$var wire 1 b reg_7|Q[1]~feeder_combout $end
$var wire 1 c reg_4|Q[1]~feeder_combout $end
$var wire 1 d reg_6|Q[1]~feeder_combout $end
$var wire 1 e Mux10~1_combout $end
$var wire 1 f Add0~2 $end
$var wire 1 g Add0~5_sumout $end
$var wire 1 h reg_0|Q[1]~feeder_combout $end
$var wire 1 i Mux10~0_combout $end
$var wire 1 j Mux10~2_combout $end
$var wire 1 k Add0~6 $end
$var wire 1 l Add0~9_sumout $end
$var wire 1 m reg_0|Q[2]~feeder_combout $end
$var wire 1 n Mux9~0_combout $end
$var wire 1 o reg_5|Q[2]~feeder_combout $end
$var wire 1 p reg_4|Q[2]~feeder_combout $end
$var wire 1 q reg_6|Q[2]~feeder_combout $end
$var wire 1 r Mux9~1_combout $end
$var wire 1 s Mux9~2_combout $end
$var wire 1 t reg_7|Q[3]~feeder_combout $end
$var wire 1 u reg_6|Q[3]~feeder_combout $end
$var wire 1 v reg_4|Q[3]~feeder_combout $end
$var wire 1 w Mux8~1_combout $end
$var wire 1 x reg_2|Q[3]~feeder_combout $end
$var wire 1 y reg_3|Q[3]~feeder_combout $end
$var wire 1 z Mux8~0_combout $end
$var wire 1 { Add0~10 $end
$var wire 1 | Add0~13_sumout $end
$var wire 1 } Mux8~2_combout $end
$var wire 1 ~ Add0~14 $end
$var wire 1 !! Add0~17_sumout $end
$var wire 1 "! reg_2|Q[4]~feeder_combout $end
$var wire 1 #! reg_3|Q[4]~feeder_combout $end
$var wire 1 $! Mux7~0_combout $end
$var wire 1 %! reg_7|Q[4]~feeder_combout $end
$var wire 1 &! reg_4|Q[4]~feeder_combout $end
$var wire 1 '! Mux7~1_combout $end
$var wire 1 (! Mux7~2_combout $end
$var wire 1 )! Add0~18 $end
$var wire 1 *! Add0~21_sumout $end
$var wire 1 +! reg_2|Q[5]~feeder_combout $end
$var wire 1 ,! reg_3|Q[5]~feeder_combout $end
$var wire 1 -! reg_0|Q[5]~feeder_combout $end
$var wire 1 .! Mux6~0_combout $end
$var wire 1 /! reg_7|Q[5]~feeder_combout $end
$var wire 1 0! reg_4|Q[5]~feeder_combout $end
$var wire 1 1! reg_6|Q[5]~feeder_combout $end
$var wire 1 2! Mux6~1_combout $end
$var wire 1 3! Mux6~2_combout $end
$var wire 1 4! Add0~22 $end
$var wire 1 5! Add0~25_sumout $end
$var wire 1 6! reg_4|Q[6]~feeder_combout $end
$var wire 1 7! Mux5~1_combout $end
$var wire 1 8! reg_2|Q[6]~feeder_combout $end
$var wire 1 9! reg_0|Q[6]~feeder_combout $end
$var wire 1 :! Mux5~0_combout $end
$var wire 1 ;! Mux5~2_combout $end
$var wire 1 <! reg_4|Q[7]~feeder_combout $end
$var wire 1 =! reg_6|Q[7]~feeder_combout $end
$var wire 1 >! reg_7|Q[7]~feeder_combout $end
$var wire 1 ?! Mux4~1_combout $end
$var wire 1 @! Add0~26 $end
$var wire 1 A! Add0~29_sumout $end
$var wire 1 B! reg_2|Q[7]~feeder_combout $end
$var wire 1 C! reg_3|Q[7]~feeder_combout $end
$var wire 1 D! reg_0|Q[7]~feeder_combout $end
$var wire 1 E! Mux4~0_combout $end
$var wire 1 F! Mux4~2_combout $end
$var wire 1 G! Add0~30 $end
$var wire 1 H! Add0~33_sumout $end
$var wire 1 I! Mux3~0_combout $end
$var wire 1 J! reg_7|Q[8]~feeder_combout $end
$var wire 1 K! Mux3~1_combout $end
$var wire 1 L! Mux3~2_combout $end
$var wire 1 M! reg_5|Q [8] $end
$var wire 1 N! reg_5|Q [7] $end
$var wire 1 O! reg_5|Q [6] $end
$var wire 1 P! reg_5|Q [5] $end
$var wire 1 Q! reg_5|Q [4] $end
$var wire 1 R! reg_5|Q [3] $end
$var wire 1 S! reg_5|Q [2] $end
$var wire 1 T! reg_5|Q [1] $end
$var wire 1 U! reg_5|Q [0] $end
$var wire 1 V! reg_1|Q [8] $end
$var wire 1 W! reg_1|Q [7] $end
$var wire 1 X! reg_1|Q [6] $end
$var wire 1 Y! reg_1|Q [5] $end
$var wire 1 Z! reg_1|Q [4] $end
$var wire 1 [! reg_1|Q [3] $end
$var wire 1 \! reg_1|Q [2] $end
$var wire 1 ]! reg_1|Q [1] $end
$var wire 1 ^! reg_1|Q [0] $end
$var wire 1 _! reg_IR|Q [8] $end
$var wire 1 `! reg_IR|Q [7] $end
$var wire 1 a! reg_IR|Q [6] $end
$var wire 1 b! reg_IR|Q [5] $end
$var wire 1 c! reg_IR|Q [4] $end
$var wire 1 d! reg_IR|Q [3] $end
$var wire 1 e! reg_IR|Q [2] $end
$var wire 1 f! reg_IR|Q [1] $end
$var wire 1 g! reg_IR|Q [0] $end
$var wire 1 h! reg_4|Q [8] $end
$var wire 1 i! reg_4|Q [7] $end
$var wire 1 j! reg_4|Q [6] $end
$var wire 1 k! reg_4|Q [5] $end
$var wire 1 l! reg_4|Q [4] $end
$var wire 1 m! reg_4|Q [3] $end
$var wire 1 n! reg_4|Q [2] $end
$var wire 1 o! reg_4|Q [1] $end
$var wire 1 p! reg_4|Q [0] $end
$var wire 1 q! reg_0|Q [8] $end
$var wire 1 r! reg_0|Q [7] $end
$var wire 1 s! reg_0|Q [6] $end
$var wire 1 t! reg_0|Q [5] $end
$var wire 1 u! reg_0|Q [4] $end
$var wire 1 v! reg_0|Q [3] $end
$var wire 1 w! reg_0|Q [2] $end
$var wire 1 x! reg_0|Q [1] $end
$var wire 1 y! reg_0|Q [0] $end
$var wire 1 z! reg_6|Q [8] $end
$var wire 1 {! reg_6|Q [7] $end
$var wire 1 |! reg_6|Q [6] $end
$var wire 1 }! reg_6|Q [5] $end
$var wire 1 ~! reg_6|Q [4] $end
$var wire 1 !" reg_6|Q [3] $end
$var wire 1 "" reg_6|Q [2] $end
$var wire 1 #" reg_6|Q [1] $end
$var wire 1 $" reg_6|Q [0] $end
$var wire 1 %" reg_2|Q [8] $end
$var wire 1 &" reg_2|Q [7] $end
$var wire 1 '" reg_2|Q [6] $end
$var wire 1 (" reg_2|Q [5] $end
$var wire 1 )" reg_2|Q [4] $end
$var wire 1 *" reg_2|Q [3] $end
$var wire 1 +" reg_2|Q [2] $end
$var wire 1 ," reg_2|Q [1] $end
$var wire 1 -" reg_2|Q [0] $end
$var wire 1 ." reg_7|Q [8] $end
$var wire 1 /" reg_7|Q [7] $end
$var wire 1 0" reg_7|Q [6] $end
$var wire 1 1" reg_7|Q [5] $end
$var wire 1 2" reg_7|Q [4] $end
$var wire 1 3" reg_7|Q [3] $end
$var wire 1 4" reg_7|Q [2] $end
$var wire 1 5" reg_7|Q [1] $end
$var wire 1 6" reg_7|Q [0] $end
$var wire 1 7" reg_3|Q [8] $end
$var wire 1 8" reg_3|Q [7] $end
$var wire 1 9" reg_3|Q [6] $end
$var wire 1 :" reg_3|Q [5] $end
$var wire 1 ;" reg_3|Q [4] $end
$var wire 1 <" reg_3|Q [3] $end
$var wire 1 =" reg_3|Q [2] $end
$var wire 1 >" reg_3|Q [1] $end
$var wire 1 ?" reg_3|Q [0] $end
$var wire 1 @" reg_G|Q [8] $end
$var wire 1 A" reg_G|Q [7] $end
$var wire 1 B" reg_G|Q [6] $end
$var wire 1 C" reg_G|Q [5] $end
$var wire 1 D" reg_G|Q [4] $end
$var wire 1 E" reg_G|Q [3] $end
$var wire 1 F" reg_G|Q [2] $end
$var wire 1 G" reg_G|Q [1] $end
$var wire 1 H" reg_G|Q [0] $end
$var wire 1 I" reg_A|Q [8] $end
$var wire 1 J" reg_A|Q [7] $end
$var wire 1 K" reg_A|Q [6] $end
$var wire 1 L" reg_A|Q [5] $end
$var wire 1 M" reg_A|Q [4] $end
$var wire 1 N" reg_A|Q [3] $end
$var wire 1 O" reg_A|Q [2] $end
$var wire 1 P" reg_A|Q [1] $end
$var wire 1 Q" reg_A|Q [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b1111000 "
1#
0$
0-
0,
0+
0*
0)
0(
0'
0&
0%
0.
0/
10
x1
12
13
14
05
06
07
08
09
0:
1;
0<
0=
0>
0?
0@
0A
0B
0C
1D
0E
1F
1G
1H
0I
0J
0K
0L
0M
0N
1O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
1Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0U!
0T!
0S!
0R!
0Q!
0P!
0O!
0N!
0M!
0^!
0]!
0\!
0[!
0Z!
0Y!
0X!
0W!
0V!
0g!
0f!
0e!
0d!
0c!
0b!
0a!
0`!
0_!
0p!
0o!
0n!
0m!
0l!
0k!
0j!
0i!
0h!
0y!
0x!
0w!
0v!
0u!
0t!
0s!
0r!
0q!
0$"
0#"
0""
0!"
0~!
0}!
0|!
0{!
0z!
0-"
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
06"
05"
04"
03"
02"
01"
00"
0/"
0."
0?"
0>"
0="
0<"
0;"
0:"
09"
08"
07"
0H"
0G"
0F"
0E"
0D"
0C"
0B"
0A"
0@"
0Q"
0P"
0O"
0N"
0M"
0L"
0K"
0J"
0I"
$end
#30000
1$
19
1B
1@
#50000
1!
16
17
1a!
1c!
1b!
1d!
1C
1A
1[
0Y
1R
0D
0B
0@
1:
1.
1L
0:
1;!
13!
1(!
1}
1*
1)
1(
1'
1|
1y
1x
1v
1u
1t
1&!
1%!
1#!
1"!
1!!
11!
10!
1/!
1-!
1,!
1+!
1*!
19!
18!
16!
15!
#70000
0$
09
#100000
0!
06
07
#150000
1!
16
17
10"
11"
12"
13"
0C
0A
0[
1Y
0R
1D
0.
0L
0;!
03!
0(!
0}
0*
0)
0(
0'
0|
0y
0x
0v
0u
0t
0&!
0%!
0#!
0"!
0!!
01!
00!
0/!
0-!
0,!
0+!
0*!
09!
08!
06!
05!
#200000
0!
06
07
#210000
b111000 "
b11000 "
b10000 "
b10100 "
b10110 "
b10111 "
1E
1P
1Z
0F
0G
0O
#240000
1$
19
1B
1@
#250000
1!
16
17
1e!
1f!
0a!
0b!
0d!
1g!
1C
1A
1[
1R
1Q
0D
0B
0@
1:
1.
1]
17!
12!
1'!
1w
0:
1}
1(!
13!
1;!
1'
1(
1)
1*
19!
18!
16!
15!
11!
10!
1/!
1-!
1,!
1+!
1*!
1&!
1%!
1#!
1"!
1!!
1|
1y
1x
1v
1u
1t
#300000
0!
06
07
#350000
1!
16
17
1'"
1("
1)"
1*"
0C
0A
1D
1B
1@
0.
0]
#370000
0$
09
0B
0@
#400000
0!
06
07
#450000
1!
16
17
#500000
0!
06
07
#550000
1!
16
17
#600000
0!
06
07
#650000
1!
16
17
#700000
0!
06
07
#750000
1!
16
17
#800000
0!
06
07
#850000
1!
16
17
#900000
0!
06
07
#950000
1!
16
17
#1000000
