Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Ryan\Documents\GitHub\LAB-05-WORKING\Lab05Attempt03\DE1_SoC_QSYS.qsys --block-symbol-file --output-directory=C:\Users\Ryan\Documents\GitHub\LAB-05-WORKING\Lab05Attempt03\DE1_SoC_QSYS --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Lab05Attempt03/DE1_SoC_QSYS.qsys
Progress: Reading input file
Progress: Adding audio [audio2fifo 1.0]
Progress: Parameterizing module audio
Progress: Adding audio_sel [altera_avalon_pio 16.1]
Progress: Parameterizing module audio_sel
Progress: Adding clk_25_in [altera_clock_bridge 16.1]
Progress: Parameterizing module clk_25_in
Progress: Adding clk_50 [clock_source 16.1]
Progress: Parameterizing module clk_50
Progress: Adding color_selector [altera_avalon_pio 16.1]
Progress: Parameterizing module color_selector
Progress: Adding cpu [altera_nios2_qsys 16.1]
Progress: Parameterizing module cpu
Progress: Adding dds_increment [altera_avalon_pio 16.1]
Progress: Parameterizing module dds_increment
Progress: Adding div_freq [altera_avalon_pio 16.1]
Progress: Parameterizing module div_freq
Progress: Adding jtag_uart [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart
Progress: Adding key [altera_avalon_pio 16.1]
Progress: Parameterizing module key
Progress: Adding keyboard_keys [altera_avalon_pio 16.1]
Progress: Parameterizing module keyboard_keys
Progress: Adding lfsr_clk_interrupt_gen [altera_avalon_pio 16.1]
Progress: Parameterizing module lfsr_clk_interrupt_gen
Progress: Adding lfsr_val [altera_avalon_pio 16.1]
Progress: Parameterizing module lfsr_val
Progress: Adding modulation_selector [altera_avalon_pio 16.1]
Progress: Parameterizing module modulation_selector
Progress: Adding mouse_pos [altera_avalon_pio 16.1]
Progress: Parameterizing module mouse_pos
Progress: Adding pll [altera_pll 16.1]
Progress: Parameterizing module pll
Progress: Adding sdram [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module sdram
Progress: Adding signal_selector [altera_avalon_pio 16.1]
Progress: Parameterizing module signal_selector
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding timer [altera_avalon_timer 16.1]
Progress: Parameterizing module timer
Progress: Adding vga [vga_interface 1.0]
Progress: Parameterizing module vga
Progress: Adding vga_clk_bridge_out [altera_clock_bridge 16.1]
Progress: Parameterizing module vga_clk_bridge_out
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DE1_SoC_QSYS.audio.EMPTY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE1_SoC_QSYS.audio.FIFO_FULL: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE1_SoC_QSYS.audio.fifo_used: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: DE1_SoC_QSYS.cpu: Nios II Classic cores are no longer recommended for new projects
Info: DE1_SoC_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: DE1_SoC_QSYS.keyboard_keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE1_SoC_QSYS.lfsr_clk_interrupt_gen: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE1_SoC_QSYS.lfsr_val: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE1_SoC_QSYS.mouse_pos: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE1_SoC_QSYS.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: DE1_SoC_QSYS.pll: Able to implement PLL - Actual settings differ from Requested settings
Info: DE1_SoC_QSYS.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: DE1_SoC_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DE1_SoC_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: DE1_SoC_QSYS.vga.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, G:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, G:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, G:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, G:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, G:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, G:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, G:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, G:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, G:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, G:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, G:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, G:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, G:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, G:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_ram_fifo.vhd
Info: DE1_SoC_QSYS.vga.vga_clk: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: DE1_SoC_QSYS.vga.vga_clk: Able to implement PLL with user settings
Warning: DE1_SoC_QSYS.dds_increment: dds_increment.external_connection must be exported, or connected to a matching conduit.
Warning: DE1_SoC_QSYS.lfsr_clk_interrupt_gen: lfsr_clk_interrupt_gen.external_connection must be exported, or connected to a matching conduit.
Warning: DE1_SoC_QSYS.lfsr_val: lfsr_val.external_connection must be exported, or connected to a matching conduit.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Ryan\Documents\GitHub\LAB-05-WORKING\Lab05Attempt03\DE1_SoC_QSYS.qsys --synthesis=VERILOG --output-directory=C:\Users\Ryan\Documents\GitHub\LAB-05-WORKING\Lab05Attempt03\DE1_SoC_QSYS\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Lab05Attempt03/DE1_SoC_QSYS.qsys
Progress: Reading input file
Progress: Adding audio [audio2fifo 1.0]
Progress: Parameterizing module audio
Progress: Adding audio_sel [altera_avalon_pio 16.1]
Progress: Parameterizing module audio_sel
Progress: Adding clk_25_in [altera_clock_bridge 16.1]
Progress: Parameterizing module clk_25_in
Progress: Adding clk_50 [clock_source 16.1]
Progress: Parameterizing module clk_50
Progress: Adding color_selector [altera_avalon_pio 16.1]
Progress: Parameterizing module color_selector
Progress: Adding cpu [altera_nios2_qsys 16.1]
Progress: Parameterizing module cpu
Progress: Adding dds_increment [altera_avalon_pio 16.1]
Progress: Parameterizing module dds_increment
Progress: Adding div_freq [altera_avalon_pio 16.1]
Progress: Parameterizing module div_freq
Progress: Adding jtag_uart [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart
Progress: Adding key [altera_avalon_pio 16.1]
Progress: Parameterizing module key
Progress: Adding keyboard_keys [altera_avalon_pio 16.1]
Progress: Parameterizing module keyboard_keys
Progress: Adding lfsr_clk_interrupt_gen [altera_avalon_pio 16.1]
Progress: Parameterizing module lfsr_clk_interrupt_gen
Progress: Adding lfsr_val [altera_avalon_pio 16.1]
Progress: Parameterizing module lfsr_val
Progress: Adding modulation_selector [altera_avalon_pio 16.1]
Progress: Parameterizing module modulation_selector
Progress: Adding mouse_pos [altera_avalon_pio 16.1]
Progress: Parameterizing module mouse_pos
Progress: Adding pll [altera_pll 16.1]
Progress: Parameterizing module pll
Progress: Adding sdram [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module sdram
Progress: Adding signal_selector [altera_avalon_pio 16.1]
Progress: Parameterizing module signal_selector
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding timer [altera_avalon_timer 16.1]
Progress: Parameterizing module timer
Progress: Adding vga [vga_interface 1.0]
Progress: Parameterizing module vga
Progress: Adding vga_clk_bridge_out [altera_clock_bridge 16.1]
Progress: Parameterizing module vga_clk_bridge_out
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DE1_SoC_QSYS.audio.EMPTY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE1_SoC_QSYS.audio.FIFO_FULL: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE1_SoC_QSYS.audio.fifo_used: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: DE1_SoC_QSYS.cpu: Nios II Classic cores are no longer recommended for new projects
Info: DE1_SoC_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: DE1_SoC_QSYS.keyboard_keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE1_SoC_QSYS.lfsr_clk_interrupt_gen: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE1_SoC_QSYS.lfsr_val: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE1_SoC_QSYS.mouse_pos: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE1_SoC_QSYS.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: DE1_SoC_QSYS.pll: Able to implement PLL - Actual settings differ from Requested settings
Info: DE1_SoC_QSYS.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: DE1_SoC_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DE1_SoC_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: DE1_SoC_QSYS.vga.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, G:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, G:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, G:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, G:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, G:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, G:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, G:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, G:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, G:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, G:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, G:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, G:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, G:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, G:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_ram_fifo.vhd
Info: DE1_SoC_QSYS.vga.vga_clk: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: DE1_SoC_QSYS.vga.vga_clk: Able to implement PLL with user settings
Warning: DE1_SoC_QSYS.dds_increment: dds_increment.external_connection must be exported, or connected to a matching conduit.
Warning: DE1_SoC_QSYS.lfsr_clk_interrupt_gen: lfsr_clk_interrupt_gen.external_connection must be exported, or connected to a matching conduit.
Warning: DE1_SoC_QSYS.lfsr_val: lfsr_val.external_connection must be exported, or connected to a matching conduit.
Info: DE1_SoC_QSYS: Generating DE1_SoC_QSYS "DE1_SoC_QSYS" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0
Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info: Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_demux.src7 and cmd_mux_007.sink0
Info: Inserting clock-crossing logic between cmd_demux.src8 and cmd_mux_008.sink0
Info: Inserting clock-crossing logic between cmd_demux.src9 and cmd_mux_009.sink0
Info: Inserting clock-crossing logic between cmd_demux.src10 and cmd_mux_010.sink0
Info: Inserting clock-crossing logic between cmd_demux.src15 and cmd_mux_015.sink0
Info: Inserting clock-crossing logic between cmd_demux.src16 and cmd_mux_016.sink0
Info: Inserting clock-crossing logic between cmd_demux.src23 and cmd_mux_023.sink0
Info: Inserting clock-crossing logic between cmd_demux.src24 and cmd_mux_024.sink0
Info: Inserting clock-crossing logic between cmd_demux.src25 and cmd_mux_025.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_010.sink1
Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2
Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4
Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info: Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux.sink7
Info: Inserting clock-crossing logic between rsp_demux_008.src0 and rsp_mux.sink8
Info: Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux.sink9
Info: Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux.sink10
Info: Inserting clock-crossing logic between rsp_demux_010.src1 and rsp_mux_001.sink1
Info: Inserting clock-crossing logic between rsp_demux_015.src0 and rsp_mux.sink15
Info: Inserting clock-crossing logic between rsp_demux_016.src0 and rsp_mux.sink16
Info: Inserting clock-crossing logic between rsp_demux_023.src0 and rsp_mux.sink23
Info: Inserting clock-crossing logic between rsp_demux_024.src0 and rsp_mux.sink24
Info: Inserting clock-crossing logic between rsp_demux_025.src0 and rsp_mux.sink25
Info: audio: "DE1_SoC_QSYS" instantiated audio2fifo "audio"
Info: audio_sel: Starting RTL generation for module 'DE1_SoC_QSYS_audio_sel'
Info: audio_sel:   Generation command is [exec G:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I G:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I G:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I G:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I G:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I G:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I G:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- G:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_audio_sel --dir=C:/Users/Ryan/AppData/Local/Temp/alt9898_3993422242382886078.dir/0001_audio_sel_gen/ --quartus_dir=G:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Ryan/AppData/Local/Temp/alt9898_3993422242382886078.dir/0001_audio_sel_gen//DE1_SoC_QSYS_audio_sel_component_configuration.pl  --do_build_sim=0  ]
Info: audio_sel: Done RTL generation for module 'DE1_SoC_QSYS_audio_sel'
Info: audio_sel: "DE1_SoC_QSYS" instantiated altera_avalon_pio "audio_sel"
Info: color_selector: Starting RTL generation for module 'DE1_SoC_QSYS_color_selector'
Info: color_selector:   Generation command is [exec G:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I G:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I G:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I G:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I G:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I G:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I G:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- G:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_color_selector --dir=C:/Users/Ryan/AppData/Local/Temp/alt9898_3993422242382886078.dir/0002_color_selector_gen/ --quartus_dir=G:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Ryan/AppData/Local/Temp/alt9898_3993422242382886078.dir/0002_color_selector_gen//DE1_SoC_QSYS_color_selector_component_configuration.pl  --do_build_sim=0  ]
Info: color_selector: Done RTL generation for module 'DE1_SoC_QSYS_color_selector'
Info: color_selector: "DE1_SoC_QSYS" instantiated altera_avalon_pio "color_selector"
Info: cpu: Starting RTL generation for module 'DE1_SoC_QSYS_cpu'
Info: cpu:   Generation command is [exec G:/intelfpga_lite/16.1/quartus/bin64/eperlcmd.exe -I G:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I G:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I G:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I G:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I G:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I G:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I G:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I G:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- G:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=DE1_SoC_QSYS_cpu --dir=C:/Users/Ryan/AppData/Local/Temp/alt9898_3993422242382886078.dir/0003_cpu_gen/ --quartus_bindir=G:/intelfpga_lite/16.1/quartus/bin64 --verilog --config=C:/Users/Ryan/AppData/Local/Temp/alt9898_3993422242382886078.dir/0003_cpu_gen//DE1_SoC_QSYS_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.06.24 14:37:43 (*) Starting Nios II generation
Info: cpu: # 2024.06.24 14:37:43 (*)   Checking for plaintext license.
Info: cpu: # 2024.06.24 14:37:43 (*)   Couldn't query license setup in Quartus directory G:/intelfpga_lite/16.1/quartus/bin64
Info: cpu: # 2024.06.24 14:37:43 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.06.24 14:37:43 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.06.24 14:37:43 (*)   Plaintext license not found.
Info: cpu: # 2024.06.24 14:37:43 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2024.06.24 14:37:43 (*)   Couldn't query license setup in Quartus directory G:/intelfpga_lite/16.1/quartus/bin64
Info: cpu: # 2024.06.24 14:37:43 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.06.24 14:37:43 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.06.24 14:37:43 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2024.06.24 14:37:43 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.06.24 14:37:43 (*)   Creating all objects for CPU
Info: cpu: # 2024.06.24 14:37:43 (*)     Testbench
Info: cpu: # 2024.06.24 14:37:43 (*)     Instruction decoding
Info: cpu: # 2024.06.24 14:37:43 (*)       Instruction fields
Info: cpu: # 2024.06.24 14:37:43 (*)       Instruction decodes
Info: cpu: # 2024.06.24 14:37:44 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2024.06.24 14:37:44 (*)       Instruction controls
Info: cpu: # 2024.06.24 14:37:44 (*)     Pipeline frontend
Info: cpu: # 2024.06.24 14:37:44 (*)     Pipeline backend
Info: cpu: # 2024.06.24 14:37:45 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.06.24 14:37:46 (*)   Creating encrypted RTL
Info: cpu: # 2024.06.24 14:37:47 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'DE1_SoC_QSYS_cpu'
Info: cpu: "DE1_SoC_QSYS" instantiated altera_nios2_qsys "cpu"
Info: dds_increment: Starting RTL generation for module 'DE1_SoC_QSYS_dds_increment'
Info: dds_increment:   Generation command is [exec G:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I G:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I G:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I G:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I G:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I G:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I G:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- G:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_dds_increment --dir=C:/Users/Ryan/AppData/Local/Temp/alt9898_3993422242382886078.dir/0004_dds_increment_gen/ --quartus_dir=G:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Ryan/AppData/Local/Temp/alt9898_3993422242382886078.dir/0004_dds_increment_gen//DE1_SoC_QSYS_dds_increment_component_configuration.pl  --do_build_sim=0  ]
Info: dds_increment: Done RTL generation for module 'DE1_SoC_QSYS_dds_increment'
Info: dds_increment: "DE1_SoC_QSYS" instantiated altera_avalon_pio "dds_increment"
Info: jtag_uart: Starting RTL generation for module 'DE1_SoC_QSYS_jtag_uart'
Info: jtag_uart:   Generation command is [exec G:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I G:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I G:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I G:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I G:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I G:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I G:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- G:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE1_SoC_QSYS_jtag_uart --dir=C:/Users/Ryan/AppData/Local/Temp/alt9898_3993422242382886078.dir/0005_jtag_uart_gen/ --quartus_dir=G:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Ryan/AppData/Local/Temp/alt9898_3993422242382886078.dir/0005_jtag_uart_gen//DE1_SoC_QSYS_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'DE1_SoC_QSYS_jtag_uart'
Info: jtag_uart: "DE1_SoC_QSYS" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: key: Starting RTL generation for module 'DE1_SoC_QSYS_key'
Info: key:   Generation command is [exec G:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I G:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I G:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I G:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I G:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I G:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I G:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- G:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_key --dir=C:/Users/Ryan/AppData/Local/Temp/alt9898_3993422242382886078.dir/0006_key_gen/ --quartus_dir=G:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Ryan/AppData/Local/Temp/alt9898_3993422242382886078.dir/0006_key_gen//DE1_SoC_QSYS_key_component_configuration.pl  --do_build_sim=0  ]
Info: key: Done RTL generation for module 'DE1_SoC_QSYS_key'
Info: key: "DE1_SoC_QSYS" instantiated altera_avalon_pio "key"
Info: keyboard_keys: Starting RTL generation for module 'DE1_SoC_QSYS_keyboard_keys'
Info: keyboard_keys:   Generation command is [exec G:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I G:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I G:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I G:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I G:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I G:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I G:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- G:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_keyboard_keys --dir=C:/Users/Ryan/AppData/Local/Temp/alt9898_3993422242382886078.dir/0007_keyboard_keys_gen/ --quartus_dir=G:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Ryan/AppData/Local/Temp/alt9898_3993422242382886078.dir/0007_keyboard_keys_gen//DE1_SoC_QSYS_keyboard_keys_component_configuration.pl  --do_build_sim=0  ]
Info: keyboard_keys: Done RTL generation for module 'DE1_SoC_QSYS_keyboard_keys'
Info: keyboard_keys: "DE1_SoC_QSYS" instantiated altera_avalon_pio "keyboard_keys"
Info: lfsr_clk_interrupt_gen: Starting RTL generation for module 'DE1_SoC_QSYS_lfsr_clk_interrupt_gen'
Info: lfsr_clk_interrupt_gen:   Generation command is [exec G:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I G:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I G:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I G:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I G:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I G:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I G:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- G:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_lfsr_clk_interrupt_gen --dir=C:/Users/Ryan/AppData/Local/Temp/alt9898_3993422242382886078.dir/0008_lfsr_clk_interrupt_gen_gen/ --quartus_dir=G:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Ryan/AppData/Local/Temp/alt9898_3993422242382886078.dir/0008_lfsr_clk_interrupt_gen_gen//DE1_SoC_QSYS_lfsr_clk_interrupt_gen_component_configuration.pl  --do_build_sim=0  ]
Info: lfsr_clk_interrupt_gen: Done RTL generation for module 'DE1_SoC_QSYS_lfsr_clk_interrupt_gen'
Info: lfsr_clk_interrupt_gen: "DE1_SoC_QSYS" instantiated altera_avalon_pio "lfsr_clk_interrupt_gen"
Info: lfsr_val: Starting RTL generation for module 'DE1_SoC_QSYS_lfsr_val'
Info: lfsr_val:   Generation command is [exec G:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I G:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I G:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I G:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I G:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I G:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I G:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- G:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_lfsr_val --dir=C:/Users/Ryan/AppData/Local/Temp/alt9898_3993422242382886078.dir/0009_lfsr_val_gen/ --quartus_dir=G:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Ryan/AppData/Local/Temp/alt9898_3993422242382886078.dir/0009_lfsr_val_gen//DE1_SoC_QSYS_lfsr_val_component_configuration.pl  --do_build_sim=0  ]
Info: lfsr_val: Done RTL generation for module 'DE1_SoC_QSYS_lfsr_val'
Info: lfsr_val: "DE1_SoC_QSYS" instantiated altera_avalon_pio "lfsr_val"
Info: modulation_selector: Starting RTL generation for module 'DE1_SoC_QSYS_modulation_selector'
Info: modulation_selector:   Generation command is [exec G:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I G:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I G:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I G:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I G:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I G:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I G:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- G:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_modulation_selector --dir=C:/Users/Ryan/AppData/Local/Temp/alt9898_3993422242382886078.dir/0010_modulation_selector_gen/ --quartus_dir=G:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Ryan/AppData/Local/Temp/alt9898_3993422242382886078.dir/0010_modulation_selector_gen//DE1_SoC_QSYS_modulation_selector_component_configuration.pl  --do_build_sim=0  ]
Info: modulation_selector: Done RTL generation for module 'DE1_SoC_QSYS_modulation_selector'
Info: modulation_selector: "DE1_SoC_QSYS" instantiated altera_avalon_pio "modulation_selector"
Info: mouse_pos: Starting RTL generation for module 'DE1_SoC_QSYS_mouse_pos'
Info: mouse_pos:   Generation command is [exec G:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I G:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I G:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I G:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I G:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I G:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I G:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- G:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_mouse_pos --dir=C:/Users/Ryan/AppData/Local/Temp/alt9898_3993422242382886078.dir/0011_mouse_pos_gen/ --quartus_dir=G:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Ryan/AppData/Local/Temp/alt9898_3993422242382886078.dir/0011_mouse_pos_gen//DE1_SoC_QSYS_mouse_pos_component_configuration.pl  --do_build_sim=0  ]
Info: mouse_pos: Done RTL generation for module 'DE1_SoC_QSYS_mouse_pos'
Info: mouse_pos: "DE1_SoC_QSYS" instantiated altera_avalon_pio "mouse_pos"
Info: pll: "DE1_SoC_QSYS" instantiated altera_pll "pll"
Info: sdram: Starting RTL generation for module 'DE1_SoC_QSYS_sdram'
Info: sdram:   Generation command is [exec G:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I G:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I G:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I G:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I G:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I G:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I G:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- G:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE1_SoC_QSYS_sdram --dir=C:/Users/Ryan/AppData/Local/Temp/alt9898_3993422242382886078.dir/0013_sdram_gen/ --quartus_dir=G:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Ryan/AppData/Local/Temp/alt9898_3993422242382886078.dir/0013_sdram_gen//DE1_SoC_QSYS_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'DE1_SoC_QSYS_sdram'
Info: sdram: "DE1_SoC_QSYS" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sysid_qsys: "DE1_SoC_QSYS" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: timer: Starting RTL generation for module 'DE1_SoC_QSYS_timer'
Info: timer:   Generation command is [exec G:/intelFPGA_lite/16.1/quartus/bin64//perl/bin/perl.exe -I G:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I G:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I G:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I G:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I G:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I G:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- G:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE1_SoC_QSYS_timer --dir=C:/Users/Ryan/AppData/Local/Temp/alt9898_3993422242382886078.dir/0015_timer_gen/ --quartus_dir=G:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Ryan/AppData/Local/Temp/alt9898_3993422242382886078.dir/0015_timer_gen//DE1_SoC_QSYS_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'DE1_SoC_QSYS_timer'
Info: timer: "DE1_SoC_QSYS" instantiated altera_avalon_timer "timer"
Info: vga: "DE1_SoC_QSYS" instantiated vga_interface "vga"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_021: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_022: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_023: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_024: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_025: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "DE1_SoC_QSYS" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "DE1_SoC_QSYS" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "DE1_SoC_QSYS" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "DE1_SoC_QSYS" instantiated altera_reset_controller "rst_controller"
Info: DATA_FREGEN: Starting RTL generation for module 'DE1_SoC_QSYS_audio_DATA_FREGEN'
Info: DATA_FREGEN:   Generation command is [exec G:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I G:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I G:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I G:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I G:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I G:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I G:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- G:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_audio_DATA_FREGEN --dir=C:/Users/Ryan/AppData/Local/Temp/alt9898_3993422242382886078.dir/0019_DATA_FREGEN_gen/ --quartus_dir=G:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Ryan/AppData/Local/Temp/alt9898_3993422242382886078.dir/0019_DATA_FREGEN_gen//DE1_SoC_QSYS_audio_DATA_FREGEN_component_configuration.pl  --do_build_sim=0  ]
Info: DATA_FREGEN: Done RTL generation for module 'DE1_SoC_QSYS_audio_DATA_FREGEN'
Info: DATA_FREGEN: "audio" instantiated altera_avalon_pio "DATA_FREGEN"
Info: EMPTY: Starting RTL generation for module 'DE1_SoC_QSYS_audio_EMPTY'
Info: EMPTY:   Generation command is [exec G:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I G:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I G:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I G:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I G:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I G:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I G:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- G:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_audio_EMPTY --dir=C:/Users/Ryan/AppData/Local/Temp/alt9898_3993422242382886078.dir/0020_EMPTY_gen/ --quartus_dir=G:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Ryan/AppData/Local/Temp/alt9898_3993422242382886078.dir/0020_EMPTY_gen//DE1_SoC_QSYS_audio_EMPTY_component_configuration.pl  --do_build_sim=0  ]
Info: EMPTY: Done RTL generation for module 'DE1_SoC_QSYS_audio_EMPTY'
Info: EMPTY: "audio" instantiated altera_avalon_pio "EMPTY"
Info: OUT_PAUSE: Starting RTL generation for module 'DE1_SoC_QSYS_audio_OUT_PAUSE'
Info: OUT_PAUSE:   Generation command is [exec G:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I G:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I G:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I G:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I G:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I G:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I G:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- G:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_audio_OUT_PAUSE --dir=C:/Users/Ryan/AppData/Local/Temp/alt9898_3993422242382886078.dir/0021_OUT_PAUSE_gen/ --quartus_dir=G:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Ryan/AppData/Local/Temp/alt9898_3993422242382886078.dir/0021_OUT_PAUSE_gen//DE1_SoC_QSYS_audio_OUT_PAUSE_component_configuration.pl  --do_build_sim=0  ]
Info: OUT_PAUSE: Done RTL generation for module 'DE1_SoC_QSYS_audio_OUT_PAUSE'
Info: OUT_PAUSE: "audio" instantiated altera_avalon_pio "OUT_PAUSE"
Info: fifo_used: Starting RTL generation for module 'DE1_SoC_QSYS_audio_fifo_used'
Info: fifo_used:   Generation command is [exec G:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I G:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I G:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I G:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I G:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I G:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I G:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- G:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_audio_fifo_used --dir=C:/Users/Ryan/AppData/Local/Temp/alt9898_3993422242382886078.dir/0022_fifo_used_gen/ --quartus_dir=G:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Ryan/AppData/Local/Temp/alt9898_3993422242382886078.dir/0022_fifo_used_gen//DE1_SoC_QSYS_audio_fifo_used_component_configuration.pl  --do_build_sim=0  ]
Info: fifo_used: Done RTL generation for module 'DE1_SoC_QSYS_audio_fifo_used'
Info: fifo_used: "audio" instantiated altera_avalon_pio "fifo_used"
Info: alt_vip_itc_0: "vga" instantiated alt_vip_itc "alt_vip_itc_0"
Info: alt_vip_vfr_0: "vga" instantiated alt_vip_vfr "alt_vip_vfr_0"
Info: vga_clk: "vga" instantiated altera_pll "vga_clk"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: router_013: "mm_interconnect_0" instantiated altera_merlin_router "router_013"
Info: cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_data_master_limiter"
Info: Reusing file C:/Users/Ryan/Documents/GitHub/LAB-05-WORKING/Lab05Attempt03/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: Reusing file C:/Users/Ryan/Documents/GitHub/LAB-05-WORKING/Lab05Attempt03/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_006: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_006"
Info: Reusing file C:/Users/Ryan/Documents/GitHub/LAB-05-WORKING/Lab05Attempt03/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_010: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_010"
Info: Reusing file C:/Users/Ryan/Documents/GitHub/LAB-05-WORKING/Lab05Attempt03/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_010: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_010"
Info: rsp_demux_015: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_015"
Info: rsp_demux_016: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_016"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Ryan/Documents/GitHub/LAB-05-WORKING/Lab05Attempt03/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Ryan/Documents/GitHub/LAB-05-WORKING/Lab05Attempt03/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/Users/Ryan/Documents/GitHub/LAB-05-WORKING/Lab05Attempt03/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file C:/Users/Ryan/Documents/GitHub/LAB-05-WORKING/Lab05Attempt03/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Ryan/Documents/GitHub/LAB-05-WORKING/Lab05Attempt03/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Users/Ryan/Documents/GitHub/LAB-05-WORKING/Lab05Attempt03/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: limiter_pipeline: "mm_interconnect_0" instantiated altera_avalon_st_pipeline_stage "limiter_pipeline"
Info: Reusing file C:/Users/Ryan/Documents/GitHub/LAB-05-WORKING/Lab05Attempt03/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file C:/Users/Ryan/Documents/GitHub/LAB-05-WORKING/Lab05Attempt03/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_010: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_010"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_010" instantiated error_adapter "error_adapter_0"
Info: DE1_SoC_QSYS: Done "DE1_SoC_QSYS" with 62 modules, 129 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
