<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../../../../../code.css">
  </head>
  <body>
    third_party/cores/opentitan/hw/vendor/lowrisc_ibex/dv/uvm/core_ibex/tests/core_ibex_seq_lib.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a>
<a href="#l-123">123</a>
<a href="#l-124">124</a>
<a href="#l-125">125</a>
<a href="#l-126">126</a>
<a href="#l-127">127</a>
<a href="#l-128">128</a>
<a href="#l-129">129</a>
<a href="#l-130">130</a>
<a href="#l-131">131</a>
<a href="#l-132">132</a>
<a href="#l-133">133</a>
<a href="#l-134">134</a>
<a href="#l-135">135</a>
<a href="#l-136">136</a>
<a href="#l-137">137</a>
<a href="#l-138">138</a>
<a href="#l-139">139</a>
<a href="#l-140">140</a>
<a href="#l-141">141</a>
<a href="#l-142">142</a>
<a href="#l-143">143</a>
<a href="#l-144">144</a>
<a href="#l-145">145</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright lowRISC contributors.</span>
<a name="l-2"></a><span class="c1">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</span>
<a name="l-3"></a><span class="c1">// SPDX-License-Identifier: Apache-2.0</span>
<a name="l-4"></a>
<a name="l-5"></a><span class="c1">// Base sequence</span>
<a name="l-6"></a><span class="k">class</span> <span class="n">core_base_seq</span> <span class="p">#(</span><span class="k">type</span> <span class="n">REQ</span> <span class="o">=</span> <span class="n">uvm_sequence_item</span><span class="p">)</span> <span class="k">extends</span> <span class="n">uvm_sequence</span><span class="p">#(</span><span class="n">REQ</span><span class="p">);</span>
<a name="l-7"></a>
<a name="l-8"></a>  <span class="k">rand</span> <span class="k">int</span> <span class="k">unsigned</span>  <span class="n">interval</span><span class="p">;</span>
<a name="l-9"></a>  <span class="k">rand</span> <span class="k">int</span> <span class="k">unsigned</span>  <span class="n">delay</span><span class="p">;</span>
<a name="l-10"></a>  <span class="k">int</span> <span class="k">unsigned</span>       <span class="n">num_of_iterations</span><span class="p">;</span> <span class="c1">// 0: infinite until stopped</span>
<a name="l-11"></a>  <span class="k">int</span> <span class="k">unsigned</span>       <span class="n">iteration_cnt</span><span class="p">;</span>
<a name="l-12"></a>  <span class="k">int</span> <span class="k">unsigned</span>       <span class="n">max_interval</span><span class="p">;</span>
<a name="l-13"></a>  <span class="k">int</span> <span class="k">unsigned</span>       <span class="n">max_delay</span> <span class="o">=</span> <span class="mh">500</span><span class="p">;</span>
<a name="l-14"></a>  <span class="k">virtual</span> <span class="n">clk_if</span>     <span class="n">clk_vif</span><span class="p">;</span>
<a name="l-15"></a>  <span class="k">bit</span>                <span class="n">is_started</span><span class="p">;</span>
<a name="l-16"></a>  <span class="k">bit</span>                <span class="n">stop_seq</span><span class="p">;</span>
<a name="l-17"></a>  <span class="k">bit</span>                <span class="n">seq_finished</span><span class="p">;</span>
<a name="l-18"></a>
<a name="l-19"></a>  <span class="no">`uvm_object_param_utils</span><span class="p">(</span><span class="n">core_base_seq</span><span class="p">#(</span><span class="n">REQ</span><span class="p">))</span>
<a name="l-20"></a>  <span class="no">`uvm_object_new</span>
<a name="l-21"></a>
<a name="l-22"></a>  <span class="k">constraint</span> <span class="n">reasonable_interval_c</span> <span class="p">{</span>
<a name="l-23"></a>    <span class="n">interval</span> <span class="k">dist</span> <span class="p">{[</span><span class="mh">0</span>                 <span class="o">:</span> <span class="n">max_interval</span><span class="o">/</span><span class="mh">10</span><span class="p">]</span>    <span class="o">:/</span> <span class="mh">1</span><span class="p">,</span>
<a name="l-24"></a>                   <span class="p">[</span><span class="n">max_interval</span><span class="o">/</span><span class="mh">10</span>   <span class="o">:</span> <span class="mh">9</span><span class="o">*</span><span class="n">max_interval</span><span class="o">/</span><span class="mh">10</span><span class="p">]</span>  <span class="o">:/</span> <span class="mh">1</span><span class="p">,</span>
<a name="l-25"></a>                   <span class="p">[</span><span class="mh">9</span><span class="o">*</span><span class="n">max_interval</span><span class="o">/</span><span class="mh">10</span> <span class="o">:</span> <span class="n">max_interval</span><span class="p">]</span>       <span class="o">:/</span> <span class="mh">1</span>
<a name="l-26"></a>    <span class="p">};</span>
<a name="l-27"></a>  <span class="p">}</span>
<a name="l-28"></a>
<a name="l-29"></a>  <span class="k">constraint</span> <span class="n">reasonable_delay_c</span> <span class="p">{</span>
<a name="l-30"></a>    <span class="n">delay</span> <span class="k">inside</span> <span class="p">{[</span><span class="n">max_delay</span><span class="o">/</span><span class="mh">10</span> <span class="o">:</span> <span class="n">max_delay</span><span class="p">]};</span>
<a name="l-31"></a>  <span class="p">}</span>
<a name="l-32"></a>
<a name="l-33"></a>  <span class="k">virtual</span> <span class="k">task</span> <span class="n">body</span><span class="p">();</span>
<a name="l-34"></a>    <span class="k">if</span><span class="p">(</span><span class="o">!</span><span class="n">uvm_config_db</span><span class="p">#(</span><span class="k">virtual</span> <span class="n">clk_if</span><span class="p">)</span><span class="o">::</span><span class="n">get</span><span class="p">(</span><span class="k">null</span><span class="p">,</span> <span class="s">&quot;&quot;</span><span class="p">,</span> <span class="s">&quot;clk_if&quot;</span><span class="p">,</span> <span class="n">clk_vif</span><span class="p">))</span> <span class="k">begin</span>
<a name="l-35"></a>       <span class="no">`uvm_fatal</span><span class="p">(</span><span class="n">get_full_name</span><span class="p">(),</span> <span class="s">&quot;Cannot get clk_if&quot;</span><span class="p">)</span>
<a name="l-36"></a>    <span class="k">end</span>
<a name="l-37"></a>    <span class="no">`DV_CHECK_MEMBER_RANDOMIZE_FATAL</span><span class="p">(</span><span class="n">delay</span><span class="p">)</span>
<a name="l-38"></a>    <span class="n">clk_vif</span><span class="p">.</span><span class="n">wait_clks</span><span class="p">(</span><span class="n">delay</span><span class="p">);</span>
<a name="l-39"></a>    <span class="no">`uvm_info</span><span class="p">(</span><span class="n">get_full_name</span><span class="p">(),</span> <span class="s">&quot;Starting sequence...&quot;</span><span class="p">,</span> <span class="n">UVM_LOW</span><span class="p">)</span>
<a name="l-40"></a>    <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">is_started</span><span class="p">)</span> <span class="n">is_started</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-41"></a>    <span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="n">stop_seq</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-42"></a>      <span class="n">send_req</span><span class="p">();</span>
<a name="l-43"></a>      <span class="n">iteration_cnt</span><span class="o">++</span><span class="p">;</span>
<a name="l-44"></a>      <span class="no">`DV_CHECK_MEMBER_RANDOMIZE_FATAL</span><span class="p">(</span><span class="n">interval</span><span class="p">)</span>
<a name="l-45"></a>      <span class="n">clk_vif</span><span class="p">.</span><span class="n">wait_clks</span><span class="p">(</span><span class="n">interval</span><span class="p">);</span>
<a name="l-46"></a>      <span class="k">if</span> <span class="p">(</span><span class="n">num_of_iterations</span> <span class="o">&gt;</span> <span class="mh">0</span> <span class="o">&amp;&amp;</span> <span class="n">iteration_cnt</span> <span class="o">&gt;=</span> <span class="n">num_of_iterations</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-47"></a>        <span class="k">break</span><span class="p">;</span>
<a name="l-48"></a>      <span class="k">end</span>
<a name="l-49"></a>    <span class="k">end</span>
<a name="l-50"></a>    <span class="n">seq_finished</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-51"></a>    <span class="no">`uvm_info</span><span class="p">(</span><span class="n">get_full_name</span><span class="p">(),</span> <span class="s">&quot;Exiting sequence&quot;</span><span class="p">,</span> <span class="n">UVM_LOW</span><span class="p">)</span>
<a name="l-52"></a>  <span class="k">endtask</span>
<a name="l-53"></a>
<a name="l-54"></a>  <span class="k">virtual</span> <span class="k">task</span> <span class="n">send_req</span><span class="p">();</span>
<a name="l-55"></a>    <span class="no">`uvm_fatal</span><span class="p">(</span><span class="n">get_full_name</span><span class="p">(),</span> <span class="s">&quot;This task must be implemented in the extended class&quot;</span><span class="p">)</span>
<a name="l-56"></a>  <span class="k">endtask</span>
<a name="l-57"></a>
<a name="l-58"></a>  <span class="k">virtual</span> <span class="k">task</span> <span class="n">stop</span><span class="p">();</span>
<a name="l-59"></a>    <span class="n">stop_seq</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-60"></a>    <span class="no">`uvm_info</span><span class="p">(</span><span class="n">get_full_name</span><span class="p">(),</span> <span class="s">&quot;Stopping sequence&quot;</span><span class="p">,</span> <span class="n">UVM_LOW</span><span class="p">)</span>
<a name="l-61"></a>    <span class="k">wait</span> <span class="p">(</span><span class="n">seq_finished</span> <span class="o">==</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">);</span>
<a name="l-62"></a>    <span class="n">is_started</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-63"></a>  <span class="k">endtask</span>
<a name="l-64"></a>
<a name="l-65"></a><span class="k">endclass</span>
<a name="l-66"></a>
<a name="l-67"></a><span class="c1">// Interrupt sequences</span>
<a name="l-68"></a>
<a name="l-69"></a><span class="k">class</span> <span class="n">irq_raise_seq</span> <span class="k">extends</span> <span class="n">core_base_seq</span><span class="p">#(</span><span class="n">irq_seq_item</span><span class="p">);</span>
<a name="l-70"></a>
<a name="l-71"></a>  <span class="no">`uvm_object_utils</span><span class="p">(</span><span class="n">irq_raise_seq</span><span class="p">)</span>
<a name="l-72"></a>  <span class="no">`uvm_object_new</span>
<a name="l-73"></a>  <span class="k">bit</span> <span class="n">no_nmi</span><span class="p">;</span>
<a name="l-74"></a>
<a name="l-75"></a>  <span class="k">virtual</span> <span class="k">task</span> <span class="n">send_req</span><span class="p">();</span>
<a name="l-76"></a>    <span class="n">irq_seq_item</span> <span class="n">irq</span><span class="p">;</span>
<a name="l-77"></a>    <span class="n">irq</span> <span class="o">=</span> <span class="n">irq_seq_item</span><span class="o">::</span><span class="n">type_id</span><span class="o">::</span><span class="n">create</span><span class="p">(</span><span class="nb">$sformatf</span><span class="p">(</span><span class="s">&quot;irq_raise_single[%0d]&quot;</span><span class="p">,</span> <span class="n">iteration_cnt</span><span class="p">));</span>
<a name="l-78"></a>    <span class="n">start_item</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
<a name="l-79"></a>    <span class="no">`DV_CHECK_RANDOMIZE_WITH_FATAL</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">num_of_interrupt</span> <span class="o">&gt;</span> <span class="mh">1</span><span class="p">;</span> <span class="n">irq_nm</span> <span class="o">==</span> <span class="o">~</span><span class="n">no_nmi</span><span class="p">;)</span>
<a name="l-80"></a>    <span class="n">finish_item</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
<a name="l-81"></a>    <span class="n">get_response</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
<a name="l-82"></a>  <span class="k">endtask</span>
<a name="l-83"></a>
<a name="l-84"></a><span class="k">endclass</span>
<a name="l-85"></a>
<a name="l-86"></a><span class="k">class</span> <span class="n">irq_raise_single_seq</span> <span class="k">extends</span> <span class="n">core_base_seq</span><span class="p">#(</span><span class="n">irq_seq_item</span><span class="p">);</span>
<a name="l-87"></a>
<a name="l-88"></a>  <span class="no">`uvm_object_utils</span><span class="p">(</span><span class="n">irq_raise_single_seq</span><span class="p">)</span>
<a name="l-89"></a>  <span class="no">`uvm_object_new</span>
<a name="l-90"></a>  <span class="k">bit</span> <span class="n">no_nmi</span><span class="p">;</span>
<a name="l-91"></a>
<a name="l-92"></a>  <span class="k">virtual</span> <span class="k">task</span> <span class="n">send_req</span><span class="p">();</span>
<a name="l-93"></a>    <span class="n">irq_seq_item</span> <span class="n">irq</span><span class="p">;</span>
<a name="l-94"></a>    <span class="n">irq</span> <span class="o">=</span> <span class="n">irq_seq_item</span><span class="o">::</span><span class="n">type_id</span><span class="o">::</span><span class="n">create</span><span class="p">(</span><span class="nb">$sformatf</span><span class="p">(</span><span class="s">&quot;irq_raise_single[%0d]&quot;</span><span class="p">,</span> <span class="n">iteration_cnt</span><span class="p">));</span>
<a name="l-95"></a>    <span class="n">start_item</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
<a name="l-96"></a>    <span class="no">`DV_CHECK_RANDOMIZE_WITH_FATAL</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">num_of_interrupt</span> <span class="o">==</span> <span class="mh">1</span><span class="p">;</span> <span class="n">irq_nm</span> <span class="o">==</span> <span class="o">~</span><span class="n">no_nmi</span><span class="p">;)</span>
<a name="l-97"></a>    <span class="n">finish_item</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
<a name="l-98"></a>    <span class="n">get_response</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
<a name="l-99"></a>  <span class="k">endtask</span>
<a name="l-100"></a>
<a name="l-101"></a><span class="k">endclass</span>
<a name="l-102"></a>
<a name="l-103"></a><span class="c1">// Irq sequence to deassert all interrupt lines, since Ibex interrupts are level sensitive</span>
<a name="l-104"></a><span class="k">class</span> <span class="n">irq_drop_seq</span> <span class="k">extends</span> <span class="n">core_base_seq</span><span class="p">#(</span><span class="n">irq_seq_item</span><span class="p">);</span>
<a name="l-105"></a>
<a name="l-106"></a>  <span class="no">`uvm_object_utils</span><span class="p">(</span><span class="n">irq_drop_seq</span><span class="p">)</span>
<a name="l-107"></a>  <span class="no">`uvm_object_new</span>
<a name="l-108"></a>
<a name="l-109"></a>  <span class="c1">// TODO(udinator) - for nested interrupt tests, test scenarios where a random number of interrupts</span>
<a name="l-110"></a>  <span class="c1">// are dropped</span>
<a name="l-111"></a>  <span class="k">virtual</span> <span class="k">task</span> <span class="n">send_req</span><span class="p">();</span>
<a name="l-112"></a>    <span class="n">irq_seq_item</span> <span class="n">irq</span><span class="p">;</span>
<a name="l-113"></a>    <span class="n">irq</span> <span class="o">=</span> <span class="n">irq_seq_item</span><span class="o">::</span><span class="n">type_id</span><span class="o">::</span><span class="n">create</span><span class="p">(</span><span class="nb">$sformatf</span><span class="p">(</span><span class="s">&quot;irq_drop[%0d]&quot;</span><span class="p">,</span> <span class="n">iteration_cnt</span><span class="p">));</span>
<a name="l-114"></a>    <span class="n">start_item</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
<a name="l-115"></a>    <span class="no">`DV_CHECK_RANDOMIZE_WITH_FATAL</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">num_of_interrupt</span> <span class="o">==</span> <span class="mh">0</span><span class="p">;)</span>
<a name="l-116"></a>    <span class="n">finish_item</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
<a name="l-117"></a>    <span class="n">get_response</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
<a name="l-118"></a>  <span class="k">endtask</span>
<a name="l-119"></a>
<a name="l-120"></a><span class="k">endclass</span>
<a name="l-121"></a>
<a name="l-122"></a><span class="c1">// Simple debug sequence</span>
<a name="l-123"></a><span class="c1">// debug_req is just a single bit sideband signal, use the interface to drive it directly</span>
<a name="l-124"></a><span class="k">class</span> <span class="n">debug_seq</span> <span class="k">extends</span> <span class="n">core_base_seq</span><span class="p">#(</span><span class="n">irq_seq_item</span><span class="p">);</span>
<a name="l-125"></a>  <span class="k">virtual</span> <span class="n">core_ibex_dut_probe_if</span> <span class="n">dut_vif</span><span class="p">;</span>
<a name="l-126"></a>
<a name="l-127"></a>  <span class="no">`uvm_object_utils</span><span class="p">(</span><span class="n">debug_seq</span><span class="p">)</span>
<a name="l-128"></a>  <span class="no">`uvm_object_new</span>
<a name="l-129"></a>
<a name="l-130"></a>  <span class="k">virtual</span> <span class="k">task</span> <span class="n">body</span><span class="p">();</span>
<a name="l-131"></a>    <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">uvm_config_db</span><span class="p">#(</span><span class="k">virtual</span> <span class="n">core_ibex_dut_probe_if</span><span class="p">)</span><span class="o">::</span><span class="n">get</span><span class="p">(</span><span class="k">null</span><span class="p">,</span> <span class="s">&quot;&quot;</span><span class="p">,</span> <span class="s">&quot;dut_if&quot;</span><span class="p">,</span> <span class="n">dut_vif</span><span class="p">))</span> <span class="k">begin</span>
<a name="l-132"></a>      <span class="no">`uvm_fatal</span><span class="p">(</span><span class="n">get_full_name</span><span class="p">(),</span> <span class="s">&quot;Cannot get dut_if&quot;</span><span class="p">)</span>
<a name="l-133"></a>    <span class="k">end</span>
<a name="l-134"></a>    <span class="n">dut_vif</span><span class="p">.</span><span class="n">debug_req</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-135"></a>    <span class="k">super</span><span class="p">.</span><span class="n">body</span><span class="p">();</span>
<a name="l-136"></a>  <span class="k">endtask</span>
<a name="l-137"></a>
<a name="l-138"></a>  <span class="k">virtual</span> <span class="k">task</span> <span class="n">send_req</span><span class="p">();</span>
<a name="l-139"></a>    <span class="no">`uvm_info</span><span class="p">(</span><span class="n">get_full_name</span><span class="p">(),</span> <span class="s">&quot;Sending debug request&quot;</span><span class="p">,</span> <span class="n">UVM_HIGH</span><span class="p">)</span>
<a name="l-140"></a>    <span class="n">dut_vif</span><span class="p">.</span><span class="n">debug_req</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-141"></a>    <span class="n">clk_vif</span><span class="p">.</span><span class="n">wait_clks</span><span class="p">(</span><span class="mh">50</span><span class="p">);</span>
<a name="l-142"></a>    <span class="n">dut_vif</span><span class="p">.</span><span class="n">debug_req</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-143"></a>  <span class="k">endtask</span>
<a name="l-144"></a>
<a name="l-145"></a><span class="k">endclass</span>
</pre></div>
</td></tr></table>
  </body>
</html>