// Seed: 1643504658
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  assign module_1.type_5 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  supply0 id_4 = 1;
  module_0 modCall_1 (
      id_4,
      id_3
  );
endmodule
module module_2 (
    input  tri0  id_0,
    output uwire id_1,
    input  tri0  id_2,
    input  wand  id_3,
    input  tri   id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6
  );
  assign id_6 = !1'b0;
endmodule
