#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xa4b500 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xa4b690 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0xa43f60 .functor NOT 1, L_0xa7df10, C4<0>, C4<0>, C4<0>;
L_0xa7dc70 .functor XOR 1, L_0xa7db30, L_0xa7dbd0, C4<0>, C4<0>;
L_0xa7de00 .functor XOR 1, L_0xa7dc70, L_0xa7dd30, C4<0>, C4<0>;
v0xa7aa10_0 .net *"_ivl_10", 0 0, L_0xa7dd30;  1 drivers
v0xa7ab10_0 .net *"_ivl_12", 0 0, L_0xa7de00;  1 drivers
v0xa7abf0_0 .net *"_ivl_2", 0 0, L_0xa7da90;  1 drivers
v0xa7acb0_0 .net *"_ivl_4", 0 0, L_0xa7db30;  1 drivers
v0xa7ad90_0 .net *"_ivl_6", 0 0, L_0xa7dbd0;  1 drivers
v0xa7aec0_0 .net *"_ivl_8", 0 0, L_0xa7dc70;  1 drivers
v0xa7afa0_0 .net "a", 0 0, v0xa78130_0;  1 drivers
v0xa7b040_0 .net "b", 0 0, v0xa781d0_0;  1 drivers
v0xa7b0e0_0 .net "c", 0 0, v0xa78270_0;  1 drivers
v0xa7b180_0 .var "clk", 0 0;
v0xa7b220_0 .net "d", 0 0, v0xa783b0_0;  1 drivers
v0xa7b2c0_0 .net "q_dut", 0 0, L_0xa7d890;  1 drivers
v0xa7b360_0 .net "q_ref", 0 0, L_0xa7ba00;  1 drivers
v0xa7b400_0 .var/2u "stats1", 159 0;
v0xa7b4a0_0 .var/2u "strobe", 0 0;
v0xa7b540_0 .net "tb_match", 0 0, L_0xa7df10;  1 drivers
v0xa7b600_0 .net "tb_mismatch", 0 0, L_0xa43f60;  1 drivers
v0xa7b6c0_0 .net "wavedrom_enable", 0 0, v0xa784a0_0;  1 drivers
v0xa7b760_0 .net "wavedrom_title", 511 0, v0xa78540_0;  1 drivers
L_0xa7da90 .concat [ 1 0 0 0], L_0xa7ba00;
L_0xa7db30 .concat [ 1 0 0 0], L_0xa7ba00;
L_0xa7dbd0 .concat [ 1 0 0 0], L_0xa7d890;
L_0xa7dd30 .concat [ 1 0 0 0], L_0xa7ba00;
L_0xa7df10 .cmp/eeq 1, L_0xa7da90, L_0xa7de00;
S_0xa4b820 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0xa4b690;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xa37ea0 .functor NOT 1, v0xa78130_0, C4<0>, C4<0>, C4<0>;
L_0xa4bf80 .functor XOR 1, L_0xa37ea0, v0xa781d0_0, C4<0>, C4<0>;
L_0xa43fd0 .functor XOR 1, L_0xa4bf80, v0xa78270_0, C4<0>, C4<0>;
L_0xa7ba00 .functor XOR 1, L_0xa43fd0, v0xa783b0_0, C4<0>, C4<0>;
v0xa441d0_0 .net *"_ivl_0", 0 0, L_0xa37ea0;  1 drivers
v0xa44270_0 .net *"_ivl_2", 0 0, L_0xa4bf80;  1 drivers
v0xa37ff0_0 .net *"_ivl_4", 0 0, L_0xa43fd0;  1 drivers
v0xa38090_0 .net "a", 0 0, v0xa78130_0;  alias, 1 drivers
v0xa774f0_0 .net "b", 0 0, v0xa781d0_0;  alias, 1 drivers
v0xa77600_0 .net "c", 0 0, v0xa78270_0;  alias, 1 drivers
v0xa776c0_0 .net "d", 0 0, v0xa783b0_0;  alias, 1 drivers
v0xa77780_0 .net "q", 0 0, L_0xa7ba00;  alias, 1 drivers
S_0xa778e0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0xa4b690;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0xa78130_0 .var "a", 0 0;
v0xa781d0_0 .var "b", 0 0;
v0xa78270_0 .var "c", 0 0;
v0xa78310_0 .net "clk", 0 0, v0xa7b180_0;  1 drivers
v0xa783b0_0 .var "d", 0 0;
v0xa784a0_0 .var "wavedrom_enable", 0 0;
v0xa78540_0 .var "wavedrom_title", 511 0;
E_0xa46460/0 .event negedge, v0xa78310_0;
E_0xa46460/1 .event posedge, v0xa78310_0;
E_0xa46460 .event/or E_0xa46460/0, E_0xa46460/1;
E_0xa466b0 .event posedge, v0xa78310_0;
E_0xa309f0 .event negedge, v0xa78310_0;
S_0xa77c30 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0xa778e0;
 .timescale -12 -12;
v0xa77e30_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xa77f30 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0xa778e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xa786a0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0xa4b690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xa7bbd0 .functor AND 1, v0xa78130_0, L_0xa7bb30, C4<1>, C4<1>;
L_0xa7bc40 .functor AND 1, L_0xa7bbd0, v0xa78270_0, C4<1>, C4<1>;
L_0xa7bdc0 .functor AND 1, L_0xa7bd20, v0xa781d0_0, C4<1>, C4<1>;
L_0xa7bf20 .functor AND 1, L_0xa7bdc0, L_0xa7be80, C4<1>, C4<1>;
L_0xa7c090 .functor AND 1, L_0xa7bf20, v0xa783b0_0, C4<1>, C4<1>;
L_0xa7c150 .functor OR 1, L_0xa7bc40, L_0xa7c090, C4<0>, C4<0>;
L_0xa7c370 .functor AND 1, L_0xa7c2a0, v0xa781d0_0, C4<1>, C4<1>;
L_0xa7c430 .functor AND 1, L_0xa7c370, v0xa78270_0, C4<1>, C4<1>;
L_0xa7c5e0 .functor AND 1, L_0xa7c430, L_0xa7c540, C4<1>, C4<1>;
L_0xa7c6f0 .functor OR 1, L_0xa7c150, L_0xa7c5e0, C4<0>, C4<0>;
L_0xa7cc00 .functor AND 1, L_0xa7c860, L_0xa7ca50, C4<1>, C4<1>;
L_0xa7cec0 .functor AND 1, L_0xa7cc00, L_0xa7ccc0, C4<1>, C4<1>;
L_0xa7d040 .functor AND 1, L_0xa7cec0, v0xa783b0_0, C4<1>, C4<1>;
L_0xa7d100 .functor OR 1, L_0xa7c6f0, L_0xa7d040, C4<0>, C4<0>;
L_0xa7cfd0 .functor AND 1, L_0xa7d290, L_0xa7d330, C4<1>, C4<1>;
L_0xa7d480 .functor AND 1, L_0xa7cfd0, v0xa78270_0, C4<1>, C4<1>;
L_0xa7d780 .functor AND 1, L_0xa7d480, L_0xa7d5d0, C4<1>, C4<1>;
L_0xa7d890 .functor OR 1, L_0xa7d100, L_0xa7d780, C4<0>, C4<0>;
v0xa78990_0 .net *"_ivl_1", 0 0, L_0xa7bb30;  1 drivers
v0xa78a50_0 .net *"_ivl_11", 0 0, L_0xa7be80;  1 drivers
v0xa78b10_0 .net *"_ivl_12", 0 0, L_0xa7bf20;  1 drivers
v0xa78c00_0 .net *"_ivl_14", 0 0, L_0xa7c090;  1 drivers
v0xa78ce0_0 .net *"_ivl_16", 0 0, L_0xa7c150;  1 drivers
v0xa78e10_0 .net *"_ivl_19", 0 0, L_0xa7c2a0;  1 drivers
v0xa78ed0_0 .net *"_ivl_2", 0 0, L_0xa7bbd0;  1 drivers
v0xa78fb0_0 .net *"_ivl_20", 0 0, L_0xa7c370;  1 drivers
v0xa79090_0 .net *"_ivl_22", 0 0, L_0xa7c430;  1 drivers
v0xa79170_0 .net *"_ivl_25", 0 0, L_0xa7c540;  1 drivers
v0xa79230_0 .net *"_ivl_26", 0 0, L_0xa7c5e0;  1 drivers
v0xa79310_0 .net *"_ivl_28", 0 0, L_0xa7c6f0;  1 drivers
v0xa793f0_0 .net *"_ivl_31", 0 0, L_0xa7c860;  1 drivers
v0xa794b0_0 .net *"_ivl_33", 0 0, L_0xa7ca50;  1 drivers
v0xa79570_0 .net *"_ivl_34", 0 0, L_0xa7cc00;  1 drivers
v0xa79650_0 .net *"_ivl_37", 0 0, L_0xa7ccc0;  1 drivers
v0xa79710_0 .net *"_ivl_38", 0 0, L_0xa7cec0;  1 drivers
v0xa797f0_0 .net *"_ivl_4", 0 0, L_0xa7bc40;  1 drivers
v0xa798d0_0 .net *"_ivl_40", 0 0, L_0xa7d040;  1 drivers
v0xa799b0_0 .net *"_ivl_42", 0 0, L_0xa7d100;  1 drivers
v0xa79a90_0 .net *"_ivl_45", 0 0, L_0xa7d290;  1 drivers
v0xa79b50_0 .net *"_ivl_47", 0 0, L_0xa7d330;  1 drivers
v0xa79c10_0 .net *"_ivl_48", 0 0, L_0xa7cfd0;  1 drivers
v0xa79cf0_0 .net *"_ivl_50", 0 0, L_0xa7d480;  1 drivers
v0xa79dd0_0 .net *"_ivl_53", 0 0, L_0xa7d5d0;  1 drivers
v0xa79e90_0 .net *"_ivl_54", 0 0, L_0xa7d780;  1 drivers
v0xa79f70_0 .net *"_ivl_7", 0 0, L_0xa7bd20;  1 drivers
v0xa7a030_0 .net *"_ivl_8", 0 0, L_0xa7bdc0;  1 drivers
v0xa7a110_0 .net "a", 0 0, v0xa78130_0;  alias, 1 drivers
v0xa7a1b0_0 .net "b", 0 0, v0xa781d0_0;  alias, 1 drivers
v0xa7a2a0_0 .net "c", 0 0, v0xa78270_0;  alias, 1 drivers
v0xa7a390_0 .net "d", 0 0, v0xa783b0_0;  alias, 1 drivers
v0xa7a480_0 .net "q", 0 0, L_0xa7d890;  alias, 1 drivers
L_0xa7bb30 .reduce/nor v0xa781d0_0;
L_0xa7bd20 .reduce/nor v0xa78130_0;
L_0xa7be80 .reduce/nor v0xa78270_0;
L_0xa7c2a0 .reduce/nor v0xa78130_0;
L_0xa7c540 .reduce/nor v0xa783b0_0;
L_0xa7c860 .reduce/nor v0xa78130_0;
L_0xa7ca50 .reduce/nor v0xa781d0_0;
L_0xa7ccc0 .reduce/nor v0xa78270_0;
L_0xa7d290 .reduce/nor v0xa78130_0;
L_0xa7d330 .reduce/nor v0xa781d0_0;
L_0xa7d5d0 .reduce/nor v0xa783b0_0;
S_0xa7a7f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0xa4b690;
 .timescale -12 -12;
E_0xa46200 .event anyedge, v0xa7b4a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xa7b4a0_0;
    %nor/r;
    %assign/vec4 v0xa7b4a0_0, 0;
    %wait E_0xa46200;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xa778e0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa783b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa78270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa781d0_0, 0;
    %assign/vec4 v0xa78130_0, 0;
    %wait E_0xa309f0;
    %wait E_0xa466b0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa783b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa78270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa781d0_0, 0;
    %assign/vec4 v0xa78130_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa46460;
    %load/vec4 v0xa78130_0;
    %load/vec4 v0xa781d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xa78270_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xa783b0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa783b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa78270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa781d0_0, 0;
    %assign/vec4 v0xa78130_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xa77f30;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa46460;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0xa783b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa78270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa781d0_0, 0;
    %assign/vec4 v0xa78130_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xa4b690;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa7b180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa7b4a0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xa4b690;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xa7b180_0;
    %inv;
    %store/vec4 v0xa7b180_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xa4b690;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0xa78310_0, v0xa7b600_0, v0xa7afa0_0, v0xa7b040_0, v0xa7b0e0_0, v0xa7b220_0, v0xa7b360_0, v0xa7b2c0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xa4b690;
T_7 ;
    %load/vec4 v0xa7b400_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xa7b400_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xa7b400_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0xa7b400_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xa7b400_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xa7b400_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xa7b400_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xa4b690;
T_8 ;
    %wait E_0xa46460;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa7b400_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa7b400_0, 4, 32;
    %load/vec4 v0xa7b540_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xa7b400_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa7b400_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa7b400_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa7b400_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xa7b360_0;
    %load/vec4 v0xa7b360_0;
    %load/vec4 v0xa7b2c0_0;
    %xor;
    %load/vec4 v0xa7b360_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xa7b400_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa7b400_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xa7b400_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa7b400_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/circuit2/iter0/response6/top_module.sv";
