<html><head><title>Icestorm: CAS (32-bit) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>CAS (32-bit)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  cas w0, w1, [x6]
  nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 0</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires (minus 70 nops): 4.000</p><p>Issues: 3.000</p><p>Integer unit issues: 0.001</p><p>Load/store unit issues: 3.000</p><p>SIMD/FP unit issues: 0.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch ldst uop (58)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>74007</td><td>34633</td><td>3013</td><td>1</td><td>3012</td><td>3003</td><td>15034</td><td>3003</td><td>1001</td><td>3003</td><td>1001</td><td>6006</td><td>1</td><td>3000</td><td>1001</td></tr><tr><td>74005</td><td>34295</td><td>3004</td><td>1</td><td>3003</td><td>3000</td><td>15022</td><td>3000</td><td>1000</td><td>3000</td><td>1000</td><td>6000</td><td>1</td><td>3000</td><td>1000</td></tr><tr><td>74004</td><td>34266</td><td>3001</td><td>1</td><td>3000</td><td>3000</td><td>15022</td><td>3000</td><td>1000</td><td>3000</td><td>1000</td><td>6000</td><td>1</td><td>3000</td><td>1000</td></tr><tr><td>74004</td><td>34256</td><td>3001</td><td>1</td><td>3000</td><td>3000</td><td>15022</td><td>3000</td><td>1000</td><td>3000</td><td>1000</td><td>6000</td><td>1</td><td>3000</td><td>1000</td></tr><tr><td>74004</td><td>34276</td><td>3001</td><td>1</td><td>3000</td><td>3000</td><td>15022</td><td>3000</td><td>1000</td><td>3000</td><td>1000</td><td>6000</td><td>1</td><td>3000</td><td>1000</td></tr><tr><td>74004</td><td>34258</td><td>3001</td><td>1</td><td>3000</td><td>3000</td><td>15022</td><td>3000</td><td>1000</td><td>3000</td><td>1000</td><td>6000</td><td>1</td><td>3000</td><td>1000</td></tr><tr><td>74004</td><td>34269</td><td>3001</td><td>1</td><td>3000</td><td>3000</td><td>15022</td><td>3000</td><td>1000</td><td>3000</td><td>1000</td><td>6000</td><td>1</td><td>3000</td><td>1000</td></tr><tr><td>74004</td><td>34256</td><td>3001</td><td>1</td><td>3000</td><td>3000</td><td>15022</td><td>3000</td><td>1000</td><td>3000</td><td>1000</td><td>6000</td><td>1</td><td>3000</td><td>1000</td></tr><tr><td>74004</td><td>34271</td><td>3001</td><td>1</td><td>3000</td><td>3000</td><td>15022</td><td>3000</td><td>1000</td><td>3000</td><td>1000</td><td>6000</td><td>1</td><td>3000</td><td>1000</td></tr><tr><td>74004</td><td>34271</td><td>3001</td><td>1</td><td>3000</td><td>3000</td><td>15022</td><td>3000</td><td>1000</td><td>3000</td><td>1000</td><td>6000</td><td>1</td><td>3000</td><td>1000</td></tr></table></div></div></div></div><h2>Test 2: throughput</h2><div style="margin-left: 40px"><p>Code:</p><pre>  cas w0, w1, [x6]
  add x6, x6, 4</pre><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 7.0054</p><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>50210</td><td>70342</td><td>43953</td><td>13884</td><td>30069</td><td>13883</td><td>30003</td><td>47284</td><td>790906</td><td>0</td><td>45728</td><td>20201</td><td>30003</td><td>0</td><td>20201</td><td>60006</td><td>15626</td><td>30000</td><td>20100</td></tr><tr><td>50204</td><td>70058</td><td>45727</td><td>15726</td><td>30001</td><td>15725</td><td>30003</td><td>47237</td><td>790863</td><td>0</td><td>45728</td><td>20201</td><td>30003</td><td>0</td><td>20201</td><td>60006</td><td>15626</td><td>30000</td><td>20100</td></tr><tr><td>50205</td><td>70171</td><td>44573</td><td>14512</td><td>30061</td><td>14511</td><td>30003</td><td>47238</td><td>790869</td><td>0</td><td>45728</td><td>20201</td><td>30003</td><td>0</td><td>20201</td><td>60006</td><td>15626</td><td>30000</td><td>20100</td></tr><tr><td>50204</td><td>70051</td><td>45727</td><td>15726</td><td>30001</td><td>15725</td><td>30003</td><td>47238</td><td>790894</td><td>0</td><td>45728</td><td>20201</td><td>30003</td><td>0</td><td>20201</td><td>60006</td><td>15626</td><td>30000</td><td>20100</td></tr><tr><td>50204</td><td>70051</td><td>45727</td><td>15726</td><td>30001</td><td>15725</td><td>30039</td><td>47433</td><td>791293</td><td>0</td><td>45777</td><td>20225</td><td>30039</td><td>0</td><td>20201</td><td>60006</td><td>15626</td><td>30000</td><td>20100</td></tr><tr><td>50204</td><td>70051</td><td>45727</td><td>15726</td><td>30001</td><td>15725</td><td>30003</td><td>47237</td><td>790863</td><td>0</td><td>45728</td><td>20201</td><td>30003</td><td>0</td><td>20201</td><td>60006</td><td>15626</td><td>30000</td><td>20100</td></tr><tr><td>50204</td><td>70051</td><td>45727</td><td>15726</td><td>30001</td><td>15725</td><td>30003</td><td>47243</td><td>790894</td><td>0</td><td>45728</td><td>20201</td><td>30003</td><td>0</td><td>20225</td><td>60078</td><td>15638</td><td>30000</td><td>20100</td></tr><tr><td>50204</td><td>70058</td><td>45727</td><td>15726</td><td>30001</td><td>15725</td><td>30003</td><td>47236</td><td>790863</td><td>0</td><td>45728</td><td>20201</td><td>30003</td><td>0</td><td>20323</td><td>60363</td><td>15704</td><td>30000</td><td>20100</td></tr><tr><td>50204</td><td>70051</td><td>45727</td><td>15726</td><td>30001</td><td>15725</td><td>30039</td><td>46152</td><td>790859</td><td>0</td><td>45390</td><td>20225</td><td>30039</td><td>0</td><td>20201</td><td>60006</td><td>15626</td><td>30000</td><td>20100</td></tr><tr><td>50204</td><td>70508</td><td>46004</td><td>15823</td><td>30181</td><td>15822</td><td>30003</td><td>47237</td><td>790844</td><td>0</td><td>45728</td><td>20201</td><td>30003</td><td>0</td><td>20201</td><td>60006</td><td>15626</td><td>30000</td><td>20100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 7.0058</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>50034</td><td>70583</td><td>43961</td><td>13828</td><td>30133</td><td>13830</td><td>30003</td><td>46996</td><td>791245</td><td>45638</td><td>20021</td><td>30003</td><td>20020</td><td>60000</td><td>15626</td><td>30000</td><td>20010</td></tr><tr><td>50024</td><td>70058</td><td>45636</td><td>15636</td><td>30000</td><td>15635</td><td>30000</td><td>46996</td><td>791227</td><td>45635</td><td>20020</td><td>30000</td><td>20020</td><td>60000</td><td>15626</td><td>30000</td><td>20010</td></tr><tr><td>50024</td><td>70058</td><td>45636</td><td>15636</td><td>30000</td><td>15635</td><td>30000</td><td>46996</td><td>791229</td><td>45635</td><td>20020</td><td>30000</td><td>20020</td><td>60000</td><td>15626</td><td>30000</td><td>20010</td></tr><tr><td>50024</td><td>70058</td><td>45636</td><td>15636</td><td>30000</td><td>15635</td><td>30000</td><td>46996</td><td>791241</td><td>45635</td><td>20020</td><td>30000</td><td>20045</td><td>60078</td><td>13953</td><td>30000</td><td>20010</td></tr><tr><td>50024</td><td>70058</td><td>45636</td><td>15636</td><td>30000</td><td>15635</td><td>30000</td><td>46996</td><td>791229</td><td>45635</td><td>20020</td><td>30000</td><td>20020</td><td>60000</td><td>15626</td><td>30000</td><td>20010</td></tr><tr><td>50024</td><td>70058</td><td>45636</td><td>15636</td><td>30000</td><td>15635</td><td>30000</td><td>46996</td><td>791225</td><td>45635</td><td>20020</td><td>30000</td><td>20020</td><td>60000</td><td>15626</td><td>30000</td><td>20010</td></tr><tr><td>50024</td><td>70058</td><td>45636</td><td>15636</td><td>30000</td><td>15635</td><td>30000</td><td>46996</td><td>791229</td><td>45635</td><td>20020</td><td>30000</td><td>20020</td><td>60000</td><td>15626</td><td>30000</td><td>20010</td></tr><tr><td>50024</td><td>70058</td><td>45636</td><td>15636</td><td>30000</td><td>15635</td><td>30000</td><td>46997</td><td>791233</td><td>45635</td><td>20020</td><td>30000</td><td>20020</td><td>60000</td><td>15626</td><td>30000</td><td>20010</td></tr><tr><td>50024</td><td>70058</td><td>45636</td><td>15636</td><td>30000</td><td>15635</td><td>30000</td><td>46996</td><td>791236</td><td>45635</td><td>20020</td><td>30000</td><td>20045</td><td>60078</td><td>15368</td><td>30000</td><td>20010</td></tr><tr><td>50024</td><td>70058</td><td>45636</td><td>15636</td><td>30000</td><td>15635</td><td>30000</td><td>46996</td><td>791238</td><td>45635</td><td>20020</td><td>30000</td><td>20020</td><td>60000</td><td>15626</td><td>30000</td><td>20010</td></tr></table></div></div></div></div><h2>Test 3: throughput</h2><div style="margin-left: 40px"><p>Code:</p><pre>  cas w0, w1, [x6]</pre><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, 8</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 10.5320</p><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>43029</td><td>105037</td><td>62001</td><td>13588</td><td>48413</td><td>12746</td><td>75766</td><td>272950</td><td>1154355</td><td>92299</td><td>25884</td><td>76274</td><td>26148</td><td>154003</td><td>15344</td><td>30000</td><td>12931</td></tr><tr><td>43179</td><td>107665</td><td>69195</td><td>19765</td><td>49430</td><td>17586</td><td>77942</td><td>290984</td><td>1185296</td><td>95344</td><td>26624</td><td>78596</td><td>27150</td><td>159475</td><td>19423</td><td>30000</td><td>13074</td></tr><tr><td>43007</td><td>105178</td><td>67064</td><td>18867</td><td>48197</td><td>16487</td><td>77972</td><td>299480</td><td>1198863</td><td>95106</td><td>26626</td><td>78604</td><td>26215</td><td>153229</td><td>18696</td><td>30000</td><td>12902</td></tr><tr><td>43102</td><td>105783</td><td>67224</td><td>19167</td><td>48057</td><td>17392</td><td>77931</td><td>308139</td><td>1210804</td><td>95322</td><td>26757</td><td>78711</td><td>26148</td><td>154488</td><td>18338</td><td>30000</td><td>12946</td></tr><tr><td>42991</td><td>103888</td><td>66740</td><td>18691</td><td>48049</td><td>16763</td><td>76231</td><td>279464</td><td>1174987</td><td>92840</td><td>26237</td><td>76939</td><td>26292</td><td>154453</td><td>18216</td><td>30000</td><td>12960</td></tr><tr><td>43030</td><td>104350</td><td>66180</td><td>18375</td><td>47805</td><td>16668</td><td>76337</td><td>301080</td><td>1197941</td><td>93304</td><td>26154</td><td>77258</td><td>26940</td><td>157966</td><td>15821</td><td>30000</td><td>13062</td></tr><tr><td>43188</td><td>107398</td><td>67646</td><td>19440</td><td>48206</td><td>17668</td><td>75835</td><td>282555</td><td>1224474</td><td>92541</td><td>26207</td><td>76631</td><td>26395</td><td>155946</td><td>18869</td><td>30000</td><td>12996</td></tr><tr><td>43067</td><td>106348</td><td>66352</td><td>18546</td><td>47806</td><td>16648</td><td>77280</td><td>247944</td><td>1132661</td><td>93713</td><td>26279</td><td>77607</td><td>26332</td><td>155599</td><td>18650</td><td>30000</td><td>12970</td></tr><tr><td>43091</td><td>106198</td><td>67311</td><td>18871</td><td>48440</td><td>17235</td><td>79030</td><td>302883</td><td>1187109</td><td>96441</td><td>26989</td><td>79743</td><td>26775</td><td>157702</td><td>18507</td><td>30000</td><td>13015</td></tr><tr><td>42864</td><td>104036</td><td>65421</td><td>18246</td><td>47175</td><td>16101</td><td>78105</td><td>313053</td><td>1224162</td><td>95620</td><td>26663</td><td>78595</td><td>27013</td><td>158952</td><td>19152</td><td>30000</td><td>13048</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 10.6100</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>42892</td><td>105701</td><td>62908</td><td>13603</td><td>49305</td><td>12757</td><td>79941</td><td>282423</td><td>1222183</td><td>97864</td><td>26934</td><td>80640</td><td>52527</td><td>172641</td><td>142</td><td>27678</td><td>37272</td><td>47</td><td>26511</td></tr><tr><td>42682</td><td>102469</td><td>67321</td><td>18715</td><td>48606</td><td>15543</td><td>80181</td><td>280948</td><td>1225626</td><td>98210</td><td>27015</td><td>80913</td><td>26200</td><td>156919</td><td>0</td><td>19380</td><td>30000</td><td>0</td><td>12856</td></tr><tr><td>42815</td><td>104358</td><td>68134</td><td>19168</td><td>48966</td><td>16477</td><td>77698</td><td>281023</td><td>1176824</td><td>94498</td><td>26098</td><td>78170</td><td>26645</td><td>159596</td><td>0</td><td>19688</td><td>30000</td><td>0</td><td>12954</td></tr><tr><td>43030</td><td>107610</td><td>69584</td><td>19949</td><td>49635</td><td>18015</td><td>78865</td><td>279806</td><td>1199735</td><td>96256</td><td>26534</td><td>79456</td><td>26297</td><td>157465</td><td>0</td><td>19433</td><td>30000</td><td>0</td><td>12882</td></tr><tr><td>42861</td><td>105111</td><td>68402</td><td>19319</td><td>49083</td><td>16858</td><td>79496</td><td>279831</td><td>1216376</td><td>97268</td><td>26775</td><td>80173</td><td>26506</td><td>158709</td><td>0</td><td>16426</td><td>30000</td><td>0</td><td>12917</td></tr><tr><td>42799</td><td>104108</td><td>68018</td><td>19082</td><td>48936</td><td>16412</td><td>76874</td><td>275473</td><td>1156680</td><td>93286</td><td>25795</td><td>77265</td><td>26841</td><td>160782</td><td>0</td><td>19860</td><td>30000</td><td>0</td><td>12993</td></tr><tr><td>42895</td><td>105630</td><td>68694</td><td>19479</td><td>49215</td><td>17113</td><td>78268</td><td>279064</td><td>1188643</td><td>95366</td><td>26311</td><td>78801</td><td>25900</td><td>155121</td><td>0</td><td>19133</td><td>30000</td><td>0</td><td>12804</td></tr><tr><td>42909</td><td>105790</td><td>68755</td><td>19498</td><td>49257</td><td>17180</td><td>78826</td><td>278031</td><td>1199368</td><td>96246</td><td>26509</td><td>79403</td><td>26048</td><td>156024</td><td>0</td><td>19230</td><td>30000</td><td>0</td><td>12835</td></tr><tr><td>42829</td><td>104661</td><td>68241</td><td>19211</td><td>49030</td><td>16601</td><td>78140</td><td>277914</td><td>1184265</td><td>95182</td><td>26270</td><td>78662</td><td>24725</td><td>148042</td><td>0</td><td>18331</td><td>30000</td><td>0</td><td>12569</td></tr><tr><td>42945</td><td>106291</td><td>68962</td><td>19624</td><td>49338</td><td>17418</td><td>77860</td><td>283121</td><td>1177576</td><td>94722</td><td>26165</td><td>78349</td><td>26228</td><td>157111</td><td>0</td><td>19424</td><td>30000</td><td>0</td><td>12871</td></tr></table></div></div></div></div></body></html>