// Seed: 3359564638
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output supply1 id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
  wire id_6;
  assign id_3 = -1;
endmodule
module module_1 #(
    parameter id_10 = 32'd81,
    parameter id_21 = 32'd87,
    parameter id_24 = 32'd15,
    parameter id_3  = 32'd96,
    parameter id_8  = 32'd25,
    parameter id_9  = 32'd4
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    _id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    _id_21,
    id_22
);
  output wire id_22;
  inout wire _id_21;
  output wire id_20;
  output wire id_19;
  input wire id_18;
  inout wire id_17;
  output wire id_16;
  inout logic [7:0] id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire _id_10;
  input wire _id_9;
  inout wire _id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire _id_3;
  output reg id_2;
  module_0 modCall_1 (
      id_14,
      id_7,
      id_19,
      id_14
  );
  input wire id_1;
  parameter id_23 = 1 - -1;
  rpmos (id_19, id_6);
  wire _id_24 = id_18;
  logic id_25[id_3  -  id_21 : id_9] = "";
  always @(negedge id_14#(
      .id_10(id_23),
      .id_14(id_23),
      .id_1(id_23[1]),
      .id_10(id_23[id_24==-1'b0 : id_8]),
      .id_15(id_23),
      .id_1(-1),
      .id_8(-1),
      .id_14(-1),
      .id_23(1),
      .id_7(id_23),
      .id_9(1),
      .id_25({""{(1)}}),
      .id_8(""),
      .id_24(1),
      .id_7(id_23[1]),
      .id_24(1),
      .id_23(id_23),
      .id_15(id_23)
  ))
    id_2 <= -1'b0;
  assign id_15[id_10-1'b0] = id_1;
endmodule
