Timing Analyzer report for ex2
Wed Nov 01 23:00:50 2023
Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CL'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                     ;
+------------------------------+-------+---------------+------------------------------------------------+---------------+--------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From          ; To           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------------+--------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 2.123 ns                                       ; M             ; 7474:inst|9  ; --         ; CL       ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.657 ns                                       ; 7474:inst1|9  ; Q3           ; CL         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.873 ns                                      ; M             ; 7474:inst|10 ; --         ; CL       ; 0            ;
; Clock Setup: 'CL'            ; N/A   ; None          ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; 7474:inst1|10 ; 7474:inst1|9 ; CL         ; CL       ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;               ;              ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------------+--------------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP1S10F484C5       ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same As Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                         ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CL              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CL'                                                                                                                                                                                  ;
+-------+------------------------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From          ; To            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; 7474:inst1|10 ; 7474:inst1|9  ; CL         ; CL       ; None                        ; None                      ; 0.848 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; 7474:inst|10  ; 7474:inst|9   ; CL         ; CL       ; None                        ; None                      ; 0.847 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; 7474:inst|9   ; 7474:inst1|10 ; CL         ; CL       ; None                        ; None                      ; 0.773 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; 7474:inst|9   ; 7474:inst|10  ; CL         ; CL       ; None                        ; None                      ; 0.771 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; 7474:inst1|9  ; 7474:inst|10  ; CL         ; CL       ; None                        ; None                      ; 0.729 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; 7474:inst1|9  ; 7474:inst1|10 ; CL         ; CL       ; None                        ; None                      ; 0.726 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; 7474:inst1|10 ; 7474:inst|9   ; CL         ; CL       ; None                        ; None                      ; 0.621 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; 7474:inst|10  ; 7474:inst1|9  ; CL         ; CL       ; None                        ; None                      ; 0.620 ns                ;
+-------+------------------------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------+
; tsu                                                                 ;
+-------+--------------+------------+------+---------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To            ; To Clock ;
+-------+--------------+------------+------+---------------+----------+
; N/A   ; None         ; 2.123 ns   ; M    ; 7474:inst|9   ; CL       ;
; N/A   ; None         ; 1.985 ns   ; M    ; 7474:inst1|10 ; CL       ;
; N/A   ; None         ; 1.985 ns   ; M    ; 7474:inst1|9  ; CL       ;
; N/A   ; None         ; 1.983 ns   ; M    ; 7474:inst|10  ; CL       ;
+-------+--------------+------------+------+---------------+----------+


+---------------------------------------------------------------------+
; tco                                                                 ;
+-------+--------------+------------+---------------+----+------------+
; Slack ; Required tco ; Actual tco ; From          ; To ; From Clock ;
+-------+--------------+------------+---------------+----+------------+
; N/A   ; None         ; 6.657 ns   ; 7474:inst1|9  ; Q3 ; CL         ;
; N/A   ; None         ; 6.434 ns   ; 7474:inst|10  ; Q2 ; CL         ;
; N/A   ; None         ; 6.434 ns   ; 7474:inst|9   ; Q1 ; CL         ;
; N/A   ; None         ; 6.262 ns   ; 7474:inst1|10 ; Q4 ; CL         ;
+-------+--------------+------------+---------------+----+------------+


+---------------------------------------------------------------------------+
; th                                                                        ;
+---------------+-------------+-----------+------+---------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To            ; To Clock ;
+---------------+-------------+-----------+------+---------------+----------+
; N/A           ; None        ; -1.873 ns ; M    ; 7474:inst|10  ; CL       ;
; N/A           ; None        ; -1.875 ns ; M    ; 7474:inst1|10 ; CL       ;
; N/A           ; None        ; -1.875 ns ; M    ; 7474:inst1|9  ; CL       ;
; N/A           ; None        ; -2.013 ns ; M    ; 7474:inst|9   ; CL       ;
+---------------+-------------+-----------+------+---------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Nov 01 23:00:50 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ex2 -c ex2 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CL" is an undefined clock
Info: Clock "CL" Internal fmax is restricted to 422.12 MHz between source register "7474:inst1|10" and destination register "7474:inst1|9"
    Info: fmax restricted to clock pin edge rate 2.369 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.848 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y30_N0; Fanout = 3; REG Node = '7474:inst1|10'
            Info: 2: + IC(0.529 ns) + CELL(0.319 ns) = 0.848 ns; Loc. = LC_X1_Y30_N1; Fanout = 3; REG Node = '7474:inst1|9'
            Info: Total cell delay = 0.319 ns ( 37.62 % )
            Info: Total interconnect delay = 0.529 ns ( 62.38 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CL" to destination register is 2.934 ns
                Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 4; CLK Node = 'CL'
                Info: 2: + IC(1.564 ns) + CELL(0.542 ns) = 2.934 ns; Loc. = LC_X1_Y30_N1; Fanout = 3; REG Node = '7474:inst1|9'
                Info: Total cell delay = 1.370 ns ( 46.69 % )
                Info: Total interconnect delay = 1.564 ns ( 53.31 % )
            Info: - Longest clock path from clock "CL" to source register is 2.934 ns
                Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 4; CLK Node = 'CL'
                Info: 2: + IC(1.564 ns) + CELL(0.542 ns) = 2.934 ns; Loc. = LC_X1_Y30_N0; Fanout = 3; REG Node = '7474:inst1|10'
                Info: Total cell delay = 1.370 ns ( 46.69 % )
                Info: Total interconnect delay = 1.564 ns ( 53.31 % )
        Info: + Micro clock to output delay of source is 0.156 ns
        Info: + Micro setup delay of destination is 0.010 ns
Info: tsu for register "7474:inst|9" (data pin = "M", clock pin = "CL") is 2.123 ns
    Info: + Longest pin to register delay is 5.047 ns
        Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_D21; Fanout = 4; PIN Node = 'M'
        Info: 2: + IC(3.494 ns) + CELL(0.319 ns) = 5.047 ns; Loc. = LC_X1_Y30_N5; Fanout = 3; REG Node = '7474:inst|9'
        Info: Total cell delay = 1.553 ns ( 30.77 % )
        Info: Total interconnect delay = 3.494 ns ( 69.23 % )
    Info: + Micro setup delay of destination is 0.010 ns
    Info: - Shortest clock path from clock "CL" to destination register is 2.934 ns
        Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 4; CLK Node = 'CL'
        Info: 2: + IC(1.564 ns) + CELL(0.542 ns) = 2.934 ns; Loc. = LC_X1_Y30_N5; Fanout = 3; REG Node = '7474:inst|9'
        Info: Total cell delay = 1.370 ns ( 46.69 % )
        Info: Total interconnect delay = 1.564 ns ( 53.31 % )
Info: tco from clock "CL" to destination pin "Q3" through register "7474:inst1|9" is 6.657 ns
    Info: + Longest clock path from clock "CL" to source register is 2.934 ns
        Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 4; CLK Node = 'CL'
        Info: 2: + IC(1.564 ns) + CELL(0.542 ns) = 2.934 ns; Loc. = LC_X1_Y30_N1; Fanout = 3; REG Node = '7474:inst1|9'
        Info: Total cell delay = 1.370 ns ( 46.69 % )
        Info: Total interconnect delay = 1.564 ns ( 53.31 % )
    Info: + Micro clock to output delay of source is 0.156 ns
    Info: + Longest register to pin delay is 3.567 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y30_N1; Fanout = 3; REG Node = '7474:inst1|9'
        Info: 2: + IC(1.163 ns) + CELL(2.404 ns) = 3.567 ns; Loc. = PIN_B20; Fanout = 0; PIN Node = 'Q3'
        Info: Total cell delay = 2.404 ns ( 67.40 % )
        Info: Total interconnect delay = 1.163 ns ( 32.60 % )
Info: th for register "7474:inst|10" (data pin = "M", clock pin = "CL") is -1.873 ns
    Info: + Longest clock path from clock "CL" to destination register is 2.934 ns
        Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 4; CLK Node = 'CL'
        Info: 2: + IC(1.564 ns) + CELL(0.542 ns) = 2.934 ns; Loc. = LC_X1_Y30_N9; Fanout = 3; REG Node = '7474:inst|10'
        Info: Total cell delay = 1.370 ns ( 46.69 % )
        Info: Total interconnect delay = 1.564 ns ( 53.31 % )
    Info: + Micro hold delay of destination is 0.100 ns
    Info: - Shortest pin to register delay is 4.907 ns
        Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_D21; Fanout = 4; PIN Node = 'M'
        Info: 2: + IC(3.215 ns) + CELL(0.458 ns) = 4.907 ns; Loc. = LC_X1_Y30_N9; Fanout = 3; REG Node = '7474:inst|10'
        Info: Total cell delay = 1.692 ns ( 34.48 % )
        Info: Total interconnect delay = 3.215 ns ( 65.52 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning
    Info: Processing ended: Wed Nov 01 23:00:50 2023
    Info: Elapsed time: 00:00:00


