// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1897\sampleModel1897_4_sub\Mysubsystem_16.v
// Created: 2024-06-10 16:51:51
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_16
// Source Path: sampleModel1897_4_sub/Subsystem/Mysubsystem_16
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_16
          (In1,
           In2,
           Out1);


  input   [7:0] In1;  // uint8
  input   [15:0] In2;  // uint16
  output  [7:0] Out1;  // uint8


  wire [7:0] cfblk159_out1;  // uint8
  wire [7:0] cfblk83_out1;  // uint8


  assign cfblk159_out1 = In2[7:0];



  assign cfblk83_out1 = cfblk159_out1 + In1;



  assign Out1 = cfblk83_out1;

endmodule  // Mysubsystem_16

