###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx20.ecn.purdue.edu)
#  Generated on:      Thu Mar  3 18:47:41 2016
#  Command:           optDesign -preCTS -drv
###############################################################
Path 1: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.264
+ Phase Shift                   5.000
= Required Time                 3.736
- Arrival Time                  3.634
= Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.102 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.102 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.896 | 1.108 |   1.108 |    1.210 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.308 | 0.312 |   1.420 |    1.522 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.200 | 0.234 |   1.654 |    1.756 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC32_n172      | A v -> Y ^     | INVX2    | 0.209 | 0.201 |   1.855 |    1.957 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A ^ -> Y v     | INVX4    | 0.213 | 0.191 |   2.047 |    2.149 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC38_n172      | A v -> Y ^     | INVX1    | 0.198 | 0.201 |   2.247 |    2.349 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC40_n172      | A ^ -> Y v     | INVX1    | 0.139 | 0.147 |   2.394 |    2.496 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84                | D v -> Y ^     | AOI22X1  | 0.184 | 0.136 |   2.530 |    2.632 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | A ^ -> Y v     | AOI21X1  | 0.227 | 0.139 |   2.669 |    2.771 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | A v -> Y v     | OR2X2    | 0.085 | 0.208 |   2.877 |    2.979 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 0.875 | 0.606 |   3.484 |    3.586 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238               | B ^ -> Y v     | MUX2X1   | 0.336 | 0.150 |   3.634 |    3.736 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | D v            | DFFPOSX1 | 0.336 | 0.000 |   3.634 |    3.736 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.102 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.102 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.102 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.238
+ Phase Shift                   5.000
= Required Time                 3.762
- Arrival Time                  3.629
= Slack Time                    0.133
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.133 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.133 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.896 | 1.108 |   1.108 |    1.241 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.308 | 0.312 |   1.420 |    1.553 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.200 | 0.234 |   1.654 |    1.787 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC32_n172      | A v -> Y ^     | INVX2    | 0.209 | 0.201 |   1.855 |    1.988 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A ^ -> Y v     | INVX4    | 0.213 | 0.191 |   2.047 |    2.180 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC38_n172      | A v -> Y ^     | INVX1    | 0.198 | 0.201 |   2.247 |    2.380 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC40_n172      | A ^ -> Y v     | INVX1    | 0.139 | 0.147 |   2.394 |    2.527 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84                | D v -> Y ^     | AOI22X1  | 0.184 | 0.136 |   2.530 |    2.664 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | A ^ -> Y v     | AOI21X1  | 0.227 | 0.139 |   2.669 |    2.802 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | A v -> Y v     | OR2X2    | 0.085 | 0.208 |   2.877 |    3.010 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 0.875 | 0.606 |   3.484 |    3.617 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U186               | B ^ -> Y v     | MUX2X1   | 0.332 | 0.145 |   3.628 |    3.762 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | D v            | DFFPOSX1 | 0.332 | 0.000 |   3.629 |    3.762 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.133 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.133 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.133 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.320
+ Phase Shift                   5.000
= Required Time                 3.680
- Arrival Time                  3.532
= Slack Time                    0.149
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.149 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.149 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.896 | 1.108 |   1.108 |    1.257 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.308 | 0.312 |   1.420 |    1.569 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.200 | 0.216 |   1.636 |    1.785 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.075 | 0.222 |   1.857 |    2.006 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.282 | 0.364 |   2.222 |    2.370 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80                  | B v -> Y ^     | AOI22X1  | 0.188 | 0.182 |   2.403 |    2.552 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                  | A ^ -> Y v     | AOI21X1  | 0.181 | 0.134 |   2.538 |    2.687 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                  | B v -> Y v     | OR2X2    | 0.091 | 0.204 |   2.742 |    2.891 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | B v -> Y ^     | MUX2X1   | 0.933 | 0.654 |   3.396 |    3.544 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259                 | B ^ -> Y v     | MUX2X1   | 0.346 | 0.135 |   3.531 |    3.680 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0]   | D v            | DFFPOSX1 | 0.346 | 0.000 |   3.532 |    3.680 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.149 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.149 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.149 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.316
+ Phase Shift                   5.000
= Required Time                 3.684
- Arrival Time                  3.530
= Slack Time                    0.154
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.154 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.154 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.896 | 1.108 |   1.108 |    1.262 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.308 | 0.312 |   1.420 |    1.573 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.200 | 0.216 |   1.636 |    1.789 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.075 | 0.222 |   1.857 |    2.011 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.282 | 0.364 |   2.222 |    2.375 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80                  | B v -> Y ^     | AOI22X1  | 0.188 | 0.182 |   2.403 |    2.557 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                  | A ^ -> Y v     | AOI21X1  | 0.181 | 0.134 |   2.538 |    2.691 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                  | B v -> Y v     | OR2X2    | 0.091 | 0.204 |   2.742 |    2.895 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | B v -> Y ^     | MUX2X1   | 0.933 | 0.654 |   3.396 |    3.549 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U138                 | B ^ -> Y v     | MUX2X1   | 0.345 | 0.134 |   3.530 |    3.683 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0]   | D v            | DFFPOSX1 | 0.345 | 0.000 |   3.530 |    3.684 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.154 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.154 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.154 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.216
+ Phase Shift                   5.000
= Required Time                 3.784
- Arrival Time                  3.624
= Slack Time                    0.160
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.160 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.160 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.896 | 1.108 |   1.108 |    1.268 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.308 | 0.312 |   1.420 |    1.580 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.200 | 0.234 |   1.654 |    1.814 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC32_n172      | A v -> Y ^     | INVX2    | 0.209 | 0.201 |   1.855 |    2.015 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A ^ -> Y v     | INVX4    | 0.213 | 0.191 |   2.047 |    2.207 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC38_n172      | A v -> Y ^     | INVX1    | 0.198 | 0.201 |   2.247 |    2.407 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC40_n172      | A ^ -> Y v     | INVX1    | 0.139 | 0.147 |   2.394 |    2.554 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84                | D v -> Y ^     | AOI22X1  | 0.184 | 0.136 |   2.530 |    2.690 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | A ^ -> Y v     | AOI21X1  | 0.227 | 0.139 |   2.669 |    2.829 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | A v -> Y v     | OR2X2    | 0.085 | 0.208 |   2.877 |    3.037 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 0.875 | 0.606 |   3.484 |    3.644 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152               | B ^ -> Y v     | MUX2X1   | 0.328 | 0.140 |   3.623 |    3.783 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | D v            | DFFPOSX1 | 0.328 | 0.000 |   3.624 |    3.784 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.160 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.160 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.160 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.212
+ Phase Shift                   5.000
= Required Time                 3.788
- Arrival Time                  3.622
= Slack Time                    0.166
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.166 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.166 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.896 | 1.108 |   1.108 |    1.274 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.308 | 0.312 |   1.420 |    1.586 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.200 | 0.234 |   1.654 |    1.820 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC32_n172      | A v -> Y ^     | INVX2    | 0.209 | 0.201 |   1.855 |    2.021 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A ^ -> Y v     | INVX4    | 0.213 | 0.191 |   2.047 |    2.213 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC38_n172      | A v -> Y ^     | INVX1    | 0.198 | 0.201 |   2.247 |    2.413 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC40_n172      | A ^ -> Y v     | INVX1    | 0.139 | 0.147 |   2.394 |    2.560 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84                | D v -> Y ^     | AOI22X1  | 0.184 | 0.136 |   2.530 |    2.696 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | A ^ -> Y v     | AOI21X1  | 0.227 | 0.139 |   2.669 |    2.835 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | A v -> Y v     | OR2X2    | 0.085 | 0.208 |   2.877 |    3.043 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 0.875 | 0.606 |   3.484 |    3.650 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U220               | B ^ -> Y v     | MUX2X1   | 0.327 | 0.138 |   3.622 |    3.787 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | D v            | DFFPOSX1 | 0.327 | 0.000 |   3.622 |    3.788 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.166 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.166 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.166 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.305
+ Phase Shift                   5.000
= Required Time                 3.695
- Arrival Time                  3.528
= Slack Time                    0.167
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.167 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.167 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.896 | 1.108 |   1.108 |    1.275 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.308 | 0.312 |   1.420 |    1.587 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.200 | 0.216 |   1.636 |    1.803 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.075 | 0.222 |   1.857 |    2.025 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.282 | 0.364 |   2.222 |    2.389 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80                  | B v -> Y ^     | AOI22X1  | 0.188 | 0.182 |   2.403 |    2.571 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                  | A ^ -> Y v     | AOI21X1  | 0.181 | 0.134 |   2.538 |    2.705 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                  | B v -> Y v     | OR2X2    | 0.091 | 0.204 |   2.742 |    2.909 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | B v -> Y ^     | MUX2X1   | 0.933 | 0.654 |   3.396 |    3.563 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U188                 | B ^ -> Y v     | MUX2X1   | 0.343 | 0.132 |   3.527 |    3.695 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0]   | D v            | DFFPOSX1 | 0.343 | 0.000 |   3.528 |    3.695 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.167 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.167 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.167 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.205
+ Phase Shift                   5.000
= Required Time                 3.795
- Arrival Time                  3.617
= Slack Time                    0.178
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.178 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.178 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.896 | 1.108 |   1.108 |    1.285 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.308 | 0.312 |   1.420 |    1.597 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.200 | 0.234 |   1.654 |    1.832 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC32_n172      | A v -> Y ^     | INVX2    | 0.209 | 0.201 |   1.855 |    2.033 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A ^ -> Y v     | INVX4    | 0.213 | 0.191 |   2.047 |    2.224 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC38_n172      | A v -> Y ^     | INVX1    | 0.198 | 0.201 |   2.247 |    2.425 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC40_n172      | A ^ -> Y v     | INVX1    | 0.139 | 0.147 |   2.394 |    2.572 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84                | D v -> Y ^     | AOI22X1  | 0.184 | 0.136 |   2.530 |    2.708 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | A ^ -> Y v     | AOI21X1  | 0.227 | 0.139 |   2.669 |    2.847 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | A v -> Y v     | OR2X2    | 0.085 | 0.208 |   2.877 |    3.055 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 0.875 | 0.606 |   3.484 |    3.661 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203               | B ^ -> Y v     | MUX2X1   | 0.326 | 0.133 |   3.617 |    3.794 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | D v            | DFFPOSX1 | 0.326 | 0.000 |   3.617 |    3.795 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.178 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.178 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.178 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.296
+ Phase Shift                   5.000
= Required Time                 3.704
- Arrival Time                  3.526
= Slack Time                    0.178
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.178 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.178 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.896 | 1.108 |   1.108 |    1.286 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.308 | 0.312 |   1.420 |    1.598 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.200 | 0.216 |   1.636 |    1.814 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.075 | 0.222 |   1.857 |    2.035 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.282 | 0.364 |   2.222 |    2.400 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80                  | B v -> Y ^     | AOI22X1  | 0.188 | 0.182 |   2.403 |    2.581 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                  | A ^ -> Y v     | AOI21X1  | 0.181 | 0.134 |   2.538 |    2.716 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                  | B v -> Y v     | OR2X2    | 0.091 | 0.204 |   2.742 |    2.920 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | B v -> Y ^     | MUX2X1   | 0.933 | 0.654 |   3.396 |    3.574 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U222                 | B ^ -> Y v     | MUX2X1   | 0.342 | 0.130 |   3.525 |    3.704 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0]   | D v            | DFFPOSX1 | 0.342 | 0.000 |   3.526 |    3.704 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.178 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.178 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.178 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.297
+ Phase Shift                   5.000
= Required Time                 3.703
- Arrival Time                  3.525
= Slack Time                    0.179
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.179 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.179 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.896 | 1.108 |   1.108 |    1.286 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.308 | 0.312 |   1.420 |    1.598 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.200 | 0.216 |   1.636 |    1.814 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.075 | 0.222 |   1.857 |    2.036 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.282 | 0.364 |   2.222 |    2.400 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80                  | B v -> Y ^     | AOI22X1  | 0.188 | 0.182 |   2.403 |    2.582 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                  | A ^ -> Y v     | AOI21X1  | 0.181 | 0.134 |   2.538 |    2.716 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                  | B v -> Y v     | OR2X2    | 0.091 | 0.204 |   2.742 |    2.920 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | B v -> Y ^     | MUX2X1   | 0.933 | 0.654 |   3.396 |    3.574 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U171                 | B ^ -> Y v     | MUX2X1   | 0.342 | 0.129 |   3.524 |    3.703 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0]   | D v            | DFFPOSX1 | 0.342 | 0.000 |   3.525 |    3.703 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.179 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.179 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.179 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.195
+ Phase Shift                   5.000
= Required Time                 3.805
- Arrival Time                  3.619
= Slack Time                    0.187
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.187 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.187 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.896 | 1.108 |   1.108 |    1.295 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.308 | 0.312 |   1.420 |    1.606 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.200 | 0.234 |   1.654 |    1.841 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC32_n172      | A v -> Y ^     | INVX2    | 0.209 | 0.201 |   1.855 |    2.042 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A ^ -> Y v     | INVX4    | 0.213 | 0.191 |   2.047 |    2.233 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC38_n172      | A v -> Y ^     | INVX1    | 0.198 | 0.201 |   2.247 |    2.434 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC40_n172      | A ^ -> Y v     | INVX1    | 0.139 | 0.147 |   2.394 |    2.581 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84                | D v -> Y ^     | AOI22X1  | 0.184 | 0.136 |   2.530 |    2.717 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | A ^ -> Y v     | AOI21X1  | 0.227 | 0.139 |   2.669 |    2.856 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | A v -> Y v     | OR2X2    | 0.085 | 0.208 |   2.877 |    3.064 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 0.875 | 0.606 |   3.484 |    3.670 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U256               | B ^ -> Y v     | MUX2X1   | 0.324 | 0.135 |   3.618 |    3.805 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | D v            | DFFPOSX1 | 0.324 | 0.000 |   3.619 |    3.805 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.187 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.187 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.187 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.225
+ Phase Shift                   5.000
= Required Time                 3.775
- Arrival Time                  3.587
= Slack Time                    0.188
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.188 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.188 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.896 | 1.108 |   1.108 |    1.296 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.308 | 0.312 |   1.420 |    1.608 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.200 | 0.234 |   1.654 |    1.842 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC32_n172      | A v -> Y ^     | INVX2    | 0.209 | 0.201 |   1.855 |    2.043 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A ^ -> Y v     | INVX4    | 0.213 | 0.191 |   2.047 |    2.235 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC39_n172      | A v -> Y ^     | INVX1    | 0.160 | 0.170 |   2.217 |    2.405 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC42_n172      | A ^ -> Y v     | INVX1    | 0.134 | 0.141 |   2.358 |    2.546 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | D v -> Y ^     | AOI22X1  | 0.185 | 0.136 |   2.494 |    2.682 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128               | A ^ -> Y v     | AOI21X1  | 0.221 | 0.134 |   2.628 |    2.816 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | A v -> Y v     | OR2X2    | 0.089 | 0.211 |   2.840 |    3.028 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | B v -> Y ^     | MUX2X1   | 0.871 | 0.606 |   3.446 |    3.634 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U263               | B ^ -> Y v     | MUX2X1   | 0.329 | 0.141 |   3.587 |    3.775 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | D v            | DFFPOSX1 | 0.329 | 0.000 |   3.587 |    3.775 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.188 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.188 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.188 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.221
+ Phase Shift                   5.000
= Required Time                 3.779
- Arrival Time                  3.586
= Slack Time                    0.193
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.193 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.193 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.896 | 1.108 |   1.108 |    1.301 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.308 | 0.312 |   1.420 |    1.613 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.200 | 0.234 |   1.654 |    1.847 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC32_n172      | A v -> Y ^     | INVX2    | 0.209 | 0.201 |   1.855 |    2.048 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A ^ -> Y v     | INVX4    | 0.213 | 0.191 |   2.047 |    2.240 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC39_n172      | A v -> Y ^     | INVX1    | 0.160 | 0.170 |   2.217 |    2.410 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC42_n172      | A ^ -> Y v     | INVX1    | 0.134 | 0.141 |   2.358 |    2.551 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | D v -> Y ^     | AOI22X1  | 0.185 | 0.136 |   2.494 |    2.687 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128               | A ^ -> Y v     | AOI21X1  | 0.221 | 0.134 |   2.628 |    2.822 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | A v -> Y v     | OR2X2    | 0.089 | 0.211 |   2.840 |    3.033 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | B v -> Y ^     | MUX2X1   | 0.871 | 0.606 |   3.446 |    3.639 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U191               | B ^ -> Y v     | MUX2X1   | 0.329 | 0.139 |   3.586 |    3.779 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | D v            | DFFPOSX1 | 0.329 | 0.000 |   3.586 |    3.779 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.193 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.193 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.193 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.221
+ Phase Shift                   5.000
= Required Time                 3.779
- Arrival Time                  3.586
= Slack Time                    0.193
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.193 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.193 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.896 | 1.108 |   1.108 |    1.301 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.308 | 0.312 |   1.420 |    1.613 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.200 | 0.234 |   1.654 |    1.848 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC32_n172      | A v -> Y ^     | INVX2    | 0.209 | 0.201 |   1.855 |    2.049 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A ^ -> Y v     | INVX4    | 0.213 | 0.191 |   2.047 |    2.240 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC39_n172      | A v -> Y ^     | INVX1    | 0.160 | 0.170 |   2.217 |    2.410 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC42_n172      | A ^ -> Y v     | INVX1    | 0.134 | 0.141 |   2.358 |    2.551 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | D v -> Y ^     | AOI22X1  | 0.185 | 0.136 |   2.494 |    2.688 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128               | A ^ -> Y v     | AOI21X1  | 0.221 | 0.134 |   2.628 |    2.822 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | A v -> Y v     | OR2X2    | 0.089 | 0.211 |   2.840 |    3.033 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | B v -> Y ^     | MUX2X1   | 0.871 | 0.606 |   3.446 |    3.640 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208               | B ^ -> Y v     | MUX2X1   | 0.329 | 0.139 |   3.585 |    3.779 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | D v            | DFFPOSX1 | 0.329 | 0.000 |   3.586 |    3.779 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.193 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.193 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.193 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.192
+ Phase Shift                   5.000
= Required Time                 3.808
- Arrival Time                  3.614
= Slack Time                    0.194
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.194 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.194 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.896 | 1.108 |   1.108 |    1.301 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.308 | 0.312 |   1.420 |    1.613 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.200 | 0.234 |   1.654 |    1.848 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC32_n172      | A v -> Y ^     | INVX2    | 0.209 | 0.201 |   1.855 |    2.049 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A ^ -> Y v     | INVX4    | 0.213 | 0.191 |   2.047 |    2.240 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC38_n172      | A v -> Y ^     | INVX1    | 0.198 | 0.201 |   2.247 |    2.441 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC40_n172      | A ^ -> Y v     | INVX1    | 0.139 | 0.147 |   2.394 |    2.588 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84                | D v -> Y ^     | AOI22X1  | 0.184 | 0.136 |   2.530 |    2.724 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | A ^ -> Y v     | AOI21X1  | 0.227 | 0.139 |   2.669 |    2.863 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | A v -> Y v     | OR2X2    | 0.085 | 0.208 |   2.877 |    3.071 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 0.875 | 0.606 |   3.484 |    3.677 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U136               | B ^ -> Y v     | MUX2X1   | 0.324 | 0.130 |   3.614 |    3.807 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | D v            | DFFPOSX1 | 0.324 | 0.000 |   3.614 |    3.808 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.194 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.194 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.194 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.280
+ Phase Shift                   5.000
= Required Time                 3.720
- Arrival Time                  3.521
= Slack Time                    0.200
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.199 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.199 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.896 | 1.108 |   1.108 |    1.307 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.308 | 0.312 |   1.420 |    1.619 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.200 | 0.216 |   1.636 |    1.835 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.075 | 0.222 |   1.857 |    2.057 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.282 | 0.364 |   2.222 |    2.421 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80                  | B v -> Y ^     | AOI22X1  | 0.188 | 0.182 |   2.403 |    2.603 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                  | A ^ -> Y v     | AOI21X1  | 0.181 | 0.134 |   2.538 |    2.737 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                  | B v -> Y v     | OR2X2    | 0.091 | 0.204 |   2.742 |    2.941 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | B v -> Y ^     | MUX2X1   | 0.933 | 0.654 |   3.396 |    3.595 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240                 | B ^ -> Y v     | MUX2X1   | 0.339 | 0.125 |   3.520 |    3.720 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0]   | D v            | DFFPOSX1 | 0.339 | 0.000 |   3.521 |    3.720 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.200 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.200 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.200 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.280
+ Phase Shift                   5.000
= Required Time                 3.720
- Arrival Time                  3.520
= Slack Time                    0.200
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.200 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.200 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.896 | 1.108 |   1.108 |    1.308 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.308 | 0.312 |   1.420 |    1.620 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.200 | 0.216 |   1.636 |    1.836 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.075 | 0.222 |   1.857 |    2.057 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.282 | 0.364 |   2.222 |    2.422 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94                  | B v -> Y ^     | AOI22X1  | 0.208 | 0.198 |   2.420 |    2.620 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96                  | A ^ -> Y v     | AOI21X1  | 0.172 | 0.130 |   2.549 |    2.749 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                  | B v -> Y v     | OR2X2    | 0.088 | 0.200 |   2.749 |    2.949 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | B v -> Y ^     | MUX2X1   | 0.906 | 0.631 |   3.379 |    3.579 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236                 | B ^ -> Y v     | MUX2X1   | 0.339 | 0.140 |   3.519 |    3.719 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2]   | D v            | DFFPOSX1 | 0.339 | 0.000 |   3.520 |    3.720 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.200 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.200 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.200 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.276
+ Phase Shift                   5.000
= Required Time                 3.724
- Arrival Time                  3.520
= Slack Time                    0.205
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.205 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.205 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.896 | 1.108 |   1.108 |    1.313 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.308 | 0.312 |   1.420 |    1.624 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.200 | 0.216 |   1.636 |    1.840 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.075 | 0.222 |   1.857 |    2.062 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.282 | 0.364 |   2.222 |    2.426 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80                  | B v -> Y ^     | AOI22X1  | 0.188 | 0.182 |   2.403 |    2.608 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                  | A ^ -> Y v     | AOI21X1  | 0.181 | 0.134 |   2.538 |    2.742 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                  | B v -> Y v     | OR2X2    | 0.091 | 0.204 |   2.742 |    2.946 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | B v -> Y ^     | MUX2X1   | 0.933 | 0.654 |   3.396 |    3.600 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U154                 | B ^ -> Y v     | MUX2X1   | 0.338 | 0.124 |   3.519 |    3.724 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0]   | D v            | DFFPOSX1 | 0.338 | 0.000 |   3.520 |    3.724 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.205 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.205 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.205 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.276
+ Phase Shift                   5.000
= Required Time                 3.724
- Arrival Time                  3.519
= Slack Time                    0.205
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.205 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.205 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.896 | 1.108 |   1.108 |    1.313 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.308 | 0.312 |   1.420 |    1.625 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.200 | 0.216 |   1.636 |    1.841 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.075 | 0.222 |   1.857 |    2.062 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.282 | 0.364 |   2.222 |    2.427 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80                  | B v -> Y ^     | AOI22X1  | 0.188 | 0.182 |   2.403 |    2.608 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                  | A ^ -> Y v     | AOI21X1  | 0.181 | 0.134 |   2.538 |    2.743 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                  | B v -> Y v     | OR2X2    | 0.091 | 0.204 |   2.742 |    2.947 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | B v -> Y ^     | MUX2X1   | 0.933 | 0.654 |   3.396 |    3.601 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U205                 | B ^ -> Y v     | MUX2X1   | 0.338 | 0.123 |   3.519 |    3.724 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0]   | D v            | DFFPOSX1 | 0.338 | 0.000 |   3.519 |    3.724 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.205 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.205 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.205 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.211
+ Phase Shift                   5.000
= Required Time                 3.789
- Arrival Time                  3.583
= Slack Time                    0.206
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.206 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.206 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.896 | 1.108 |   1.108 |    1.314 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.308 | 0.312 |   1.420 |    1.626 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.200 | 0.234 |   1.654 |    1.860 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC32_n172      | A v -> Y ^     | INVX2    | 0.209 | 0.201 |   1.855 |    2.061 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A ^ -> Y v     | INVX4    | 0.213 | 0.191 |   2.047 |    2.253 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC39_n172      | A v -> Y ^     | INVX1    | 0.160 | 0.170 |   2.217 |    2.423 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC42_n172      | A ^ -> Y v     | INVX1    | 0.134 | 0.141 |   2.358 |    2.564 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | D v -> Y ^     | AOI22X1  | 0.185 | 0.136 |   2.494 |    2.700 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128               | A ^ -> Y v     | AOI21X1  | 0.221 | 0.134 |   2.628 |    2.834 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | A v -> Y v     | OR2X2    | 0.089 | 0.211 |   2.840 |    3.046 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | B v -> Y ^     | MUX2X1   | 0.871 | 0.606 |   3.446 |    3.652 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U157               | B ^ -> Y v     | MUX2X1   | 0.327 | 0.137 |   3.583 |    3.789 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | D v            | DFFPOSX1 | 0.327 | 0.000 |   3.583 |    3.789 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.206 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.206 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.206 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.278
+ Phase Shift                   5.000
= Required Time                 3.722
- Arrival Time                  3.516
= Slack Time                    0.206
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.206 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.206 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.896 | 1.108 |   1.108 |    1.314 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.308 | 0.312 |   1.420 |    1.626 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.200 | 0.216 |   1.636 |    1.842 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.075 | 0.222 |   1.857 |    2.064 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.282 | 0.364 |   2.222 |    2.428 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94                  | B v -> Y ^     | AOI22X1  | 0.208 | 0.198 |   2.420 |    2.626 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96                  | A ^ -> Y v     | AOI21X1  | 0.172 | 0.130 |   2.549 |    2.755 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                  | B v -> Y v     | OR2X2    | 0.088 | 0.200 |   2.749 |    2.955 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | B v -> Y ^     | MUX2X1   | 0.906 | 0.631 |   3.379 |    3.586 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U218                 | B ^ -> Y v     | MUX2X1   | 0.339 | 0.136 |   3.515 |    3.722 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2]   | D v            | DFFPOSX1 | 0.339 | 0.000 |   3.516 |    3.722 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.206 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.206 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.206 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.273
+ Phase Shift                   5.000
= Required Time                 3.727
- Arrival Time                  3.517
= Slack Time                    0.209
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.209 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.209 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.896 | 1.108 |   1.108 |    1.317 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.308 | 0.312 |   1.420 |    1.629 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.200 | 0.216 |   1.636 |    1.845 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.075 | 0.222 |   1.857 |    2.066 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.282 | 0.364 |   2.222 |    2.431 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94                  | B v -> Y ^     | AOI22X1  | 0.208 | 0.198 |   2.420 |    2.629 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96                  | A ^ -> Y v     | AOI21X1  | 0.172 | 0.130 |   2.549 |    2.758 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                  | B v -> Y v     | OR2X2    | 0.088 | 0.200 |   2.749 |    2.958 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | B v -> Y ^     | MUX2X1   | 0.906 | 0.631 |   3.379 |    3.589 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U150                 | B ^ -> Y v     | MUX2X1   | 0.338 | 0.138 |   3.517 |    3.726 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2]   | D v            | DFFPOSX1 | 0.338 | 0.000 |   3.517 |    3.727 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.209 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.209 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.209 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.260
+ Phase Shift                   5.000
= Required Time                 3.740
- Arrival Time                  3.527
= Slack Time                    0.214
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.214 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.214 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.896 | 1.108 |   1.108 |    1.322 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.308 | 0.312 |   1.420 |    1.633 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.200 | 0.216 |   1.636 |    1.849 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.075 | 0.222 |   1.857 |    2.071 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.282 | 0.364 |   2.222 |    2.435 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                  | B v -> Y ^     | AOI22X1  | 0.181 | 0.174 |   2.396 |    2.610 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | A ^ -> Y v     | AOI21X1  | 0.240 | 0.148 |   2.544 |    2.757 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104                 | A v -> Y v     | OR2X2    | 0.103 | 0.227 |   2.771 |    2.984 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | B v -> Y ^     | MUX2X1   | 0.866 | 0.606 |   3.377 |    3.591 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251                 | B ^ -> Y v     | MUX2X1   | 0.336 | 0.149 |   3.526 |    3.740 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3]   | D v            | DFFPOSX1 | 0.336 | 0.000 |   3.527 |    3.740 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.214 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.214 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.214 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.174
+ Phase Shift                   5.000
= Required Time                 3.826
- Arrival Time                  3.611
= Slack Time                    0.215
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.215 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.215 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.896 | 1.108 |   1.108 |    1.323 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.308 | 0.312 |   1.420 |    1.635 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.200 | 0.234 |   1.654 |    1.869 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC32_n172      | A v -> Y ^     | INVX2    | 0.209 | 0.201 |   1.855 |    2.070 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A ^ -> Y v     | INVX4    | 0.213 | 0.191 |   2.047 |    2.262 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC38_n172      | A v -> Y ^     | INVX1    | 0.198 | 0.201 |   2.247 |    2.462 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC40_n172      | A ^ -> Y v     | INVX1    | 0.139 | 0.147 |   2.394 |    2.609 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84                | D v -> Y ^     | AOI22X1  | 0.184 | 0.136 |   2.530 |    2.745 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | A ^ -> Y v     | AOI21X1  | 0.227 | 0.139 |   2.669 |    2.884 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | A v -> Y v     | OR2X2    | 0.085 | 0.208 |   2.877 |    3.092 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 0.875 | 0.606 |   3.484 |    3.699 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U169               | B ^ -> Y v     | MUX2X1   | 0.320 | 0.127 |   3.611 |    3.826 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | D v            | DFFPOSX1 | 0.320 | 0.000 |   3.611 |    3.826 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.215 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.215 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.215 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.199
+ Phase Shift                   5.000
= Required Time                 3.801
- Arrival Time                  3.580
= Slack Time                    0.221
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.221 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.221 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.896 | 1.108 |   1.108 |    1.329 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.308 | 0.312 |   1.420 |    1.641 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.200 | 0.234 |   1.654 |    1.875 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC32_n172      | A v -> Y ^     | INVX2    | 0.209 | 0.201 |   1.855 |    2.077 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A ^ -> Y v     | INVX4    | 0.213 | 0.191 |   2.047 |    2.268 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC39_n172      | A v -> Y ^     | INVX1    | 0.160 | 0.170 |   2.217 |    2.438 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC42_n172      | A ^ -> Y v     | INVX1    | 0.134 | 0.141 |   2.358 |    2.579 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | D v -> Y ^     | AOI22X1  | 0.185 | 0.136 |   2.494 |    2.716 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128               | A ^ -> Y v     | AOI21X1  | 0.221 | 0.134 |   2.628 |    2.850 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | A v -> Y v     | OR2X2    | 0.089 | 0.211 |   2.840 |    3.061 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | B v -> Y ^     | MUX2X1   | 0.871 | 0.606 |   3.446 |    3.667 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226               | B ^ -> Y v     | MUX2X1   | 0.325 | 0.134 |   3.580 |    3.801 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | D v            | DFFPOSX1 | 0.325 | 0.000 |   3.580 |    3.801 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.221 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.221 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.221 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.263
+ Phase Shift                   5.000
= Required Time                 3.737
- Arrival Time                  3.515
= Slack Time                    0.223
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.223 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.223 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.896 | 1.108 |   1.108 |    1.331 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.308 | 0.312 |   1.420 |    1.643 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.200 | 0.216 |   1.636 |    1.859 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.075 | 0.222 |   1.857 |    2.080 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.282 | 0.364 |   2.222 |    2.444 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94                  | B v -> Y ^     | AOI22X1  | 0.208 | 0.198 |   2.420 |    2.642 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96                  | A ^ -> Y v     | AOI21X1  | 0.172 | 0.130 |   2.549 |    2.772 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                  | B v -> Y v     | OR2X2    | 0.088 | 0.200 |   2.749 |    2.972 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | B v -> Y ^     | MUX2X1   | 0.906 | 0.631 |   3.379 |    3.602 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U253                 | B ^ -> Y v     | MUX2X1   | 0.336 | 0.135 |   3.514 |    3.737 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2]   | D v            | DFFPOSX1 | 0.336 | 0.000 |   3.515 |    3.737 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.223 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.223 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.223 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.199
+ Phase Shift                   5.000
= Required Time                 3.801
- Arrival Time                  3.578
= Slack Time                    0.223
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.223 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.223 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.896 | 1.108 |   1.108 |    1.331 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.308 | 0.312 |   1.420 |    1.643 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.200 | 0.234 |   1.654 |    1.877 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC32_n172      | A v -> Y ^     | INVX2    | 0.209 | 0.201 |   1.855 |    2.078 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A ^ -> Y v     | INVX4    | 0.213 | 0.191 |   2.047 |    2.270 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC39_n172      | A v -> Y ^     | INVX1    | 0.160 | 0.170 |   2.217 |    2.440 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC42_n172      | A ^ -> Y v     | INVX1    | 0.134 | 0.141 |   2.358 |    2.581 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | D v -> Y ^     | AOI22X1  | 0.185 | 0.136 |   2.494 |    2.717 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128               | A ^ -> Y v     | AOI21X1  | 0.221 | 0.134 |   2.628 |    2.851 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | A v -> Y v     | OR2X2    | 0.089 | 0.211 |   2.840 |    3.063 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | B v -> Y ^     | MUX2X1   | 0.871 | 0.606 |   3.446 |    3.669 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U174               | B ^ -> Y v     | MUX2X1   | 0.325 | 0.132 |   3.578 |    3.801 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | D v            | DFFPOSX1 | 0.325 | 0.000 |   3.578 |    3.801 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.223 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.223 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.223 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.259
+ Phase Shift                   5.000
= Required Time                 3.741
- Arrival Time                  3.514
= Slack Time                    0.227
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.227 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.227 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.896 | 1.108 |   1.108 |    1.335 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.308 | 0.312 |   1.420 |    1.647 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.200 | 0.216 |   1.636 |    1.863 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.075 | 0.222 |   1.857 |    2.084 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.282 | 0.364 |   2.222 |    2.449 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94                  | B v -> Y ^     | AOI22X1  | 0.208 | 0.198 |   2.420 |    2.647 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96                  | A ^ -> Y v     | AOI21X1  | 0.172 | 0.130 |   2.549 |    2.776 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                  | B v -> Y v     | OR2X2    | 0.088 | 0.200 |   2.749 |    2.976 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | B v -> Y ^     | MUX2X1   | 0.906 | 0.631 |   3.379 |    3.606 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U184                 | B ^ -> Y v     | MUX2X1   | 0.335 | 0.134 |   3.514 |    3.741 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2]   | D v            | DFFPOSX1 | 0.335 | 0.000 |   3.514 |    3.741 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.227 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.227 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.227 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.195
+ Phase Shift                   5.000
= Required Time                 3.805
- Arrival Time                  3.576
= Slack Time                    0.229
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.229 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.229 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.896 | 1.108 |   1.108 |    1.337 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.308 | 0.312 |   1.420 |    1.648 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.200 | 0.234 |   1.654 |    1.883 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC32_n172      | A v -> Y ^     | INVX2    | 0.209 | 0.201 |   1.855 |    2.084 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A ^ -> Y v     | INVX4    | 0.213 | 0.191 |   2.047 |    2.275 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC39_n172      | A v -> Y ^     | INVX1    | 0.160 | 0.170 |   2.217 |    2.445 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC42_n172      | A ^ -> Y v     | INVX1    | 0.134 | 0.141 |   2.358 |    2.587 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | D v -> Y ^     | AOI22X1  | 0.185 | 0.136 |   2.494 |    2.723 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128               | A ^ -> Y v     | AOI21X1  | 0.221 | 0.134 |   2.628 |    2.857 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | A v -> Y v     | OR2X2    | 0.089 | 0.211 |   2.840 |    3.068 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | B v -> Y ^     | MUX2X1   | 0.871 | 0.606 |   3.446 |    3.675 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140               | B ^ -> Y v     | MUX2X1   | 0.324 | 0.130 |   3.576 |    3.805 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | D v            | DFFPOSX1 | 0.324 | 0.000 |   3.576 |    3.805 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.229 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.229 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.229 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.251
+ Phase Shift                   5.000
= Required Time                 3.749
- Arrival Time                  3.508
= Slack Time                    0.240
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.240 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.240 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.896 | 1.108 |   1.108 |    1.348 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.308 | 0.312 |   1.420 |    1.660 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.200 | 0.216 |   1.636 |    1.876 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.075 | 0.222 |   1.857 |    2.098 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.282 | 0.364 |   2.222 |    2.462 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94                  | B v -> Y ^     | AOI22X1  | 0.208 | 0.198 |   2.420 |    2.660 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96                  | A ^ -> Y v     | AOI21X1  | 0.172 | 0.130 |   2.549 |    2.789 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                  | B v -> Y v     | OR2X2    | 0.088 | 0.200 |   2.749 |    2.989 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | B v -> Y ^     | MUX2X1   | 0.906 | 0.631 |   3.379 |    3.620 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U167                 | B ^ -> Y v     | MUX2X1   | 0.334 | 0.129 |   3.508 |    3.748 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2]   | D v            | DFFPOSX1 | 0.334 | 0.000 |   3.508 |    3.749 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.240 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.240 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.240 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q             (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.181
+ Phase Shift                   5.000
= Required Time                 4.819
- Arrival Time                  4.577
= Slack Time                    0.243
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                            | clk ^          |         | 0.000 |       |   0.000 |    0.243 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.243 | 
     | I0/LD/CTRL/\curr_state_reg[0]              | CLK ^ -> Q ^   | DFFSR   | 0.803 | 0.934 |   0.934 |    1.176 | 
     | I0/LD/CTRL/U82                             | B ^ -> Y v     | NOR2X1  | 0.332 | 0.374 |   1.308 |    1.551 | 
     | I0/LD/CTRL/U81                             | A v -> Y ^     | NAND2X1 | 0.259 | 0.280 |   1.589 |    1.831 | 
     | I0/LD/CTRL/U80                             | B ^ -> Y v     | NAND2X1 | 0.402 | 0.312 |   1.901 |    2.143 | 
     | I0/LD/CTRL/U79                             | B v -> Y ^     | NOR2X1  | 0.305 | 0.275 |   2.175 |    2.418 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U15              | B ^ -> Y v     | NOR2X1  | 0.550 | 0.417 |   2.592 |    2.835 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18         | C v -> Y ^     | NAND3X1 | 0.407 | 0.428 |   3.020 |    3.262 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_32_0  | B ^ -> Y v     | NAND2X1 | 0.219 | 0.160 |   3.180 |    3.422 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_114_0 | B v -> Y ^     | NAND3X1 | 0.777 | 0.584 |   3.763 |    4.006 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/FE_RC_127_0      | A ^ -> Y ^     | OR2X2   | 0.118 | 0.371 |   4.134 |    4.376 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/FE_RC_128_0      | A ^ -> Y v     | NAND2X1 | 0.159 | 0.100 |   4.233 |    4.476 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/FE_RC_70_0       | B v -> Y ^     | NAND2X1 | 0.150 | 0.144 |   4.377 |    4.620 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/FE_RC_125_0      | B ^ -> Y v     | NAND3X1 | 0.140 | 0.089 |   4.466 |    4.709 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U17              | B v -> Y ^     | NOR2X1  | 0.124 | 0.110 |   4.576 |    4.819 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg | D ^            | DFFSR   | 0.124 | 0.001 |   4.577 |    4.819 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.000 |       |   0.000 |   -0.243 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.243 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.243 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.181
+ Phase Shift                   5.000
= Required Time                 3.819
- Arrival Time                  3.572
= Slack Time                    0.246
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.246 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.246 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.896 | 1.108 |   1.108 |    1.354 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.308 | 0.312 |   1.420 |    1.666 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.200 | 0.234 |   1.654 |    1.900 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC32_n172      | A v -> Y ^     | INVX2    | 0.209 | 0.201 |   1.855 |    2.102 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A ^ -> Y v     | INVX4    | 0.213 | 0.191 |   2.047 |    2.293 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC39_n172      | A v -> Y ^     | INVX1    | 0.160 | 0.170 |   2.217 |    2.463 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC42_n172      | A ^ -> Y v     | INVX1    | 0.134 | 0.141 |   2.358 |    2.604 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | D v -> Y ^     | AOI22X1  | 0.185 | 0.136 |   2.494 |    2.741 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128               | A ^ -> Y v     | AOI21X1  | 0.221 | 0.134 |   2.628 |    2.875 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | A v -> Y v     | OR2X2    | 0.089 | 0.211 |   2.840 |    3.086 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | B v -> Y ^     | MUX2X1   | 0.871 | 0.606 |   3.446 |    3.692 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243               | B ^ -> Y v     | MUX2X1   | 0.322 | 0.126 |   3.572 |    3.818 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | D v            | DFFPOSX1 | 0.322 | 0.000 |   3.572 |    3.819 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.246 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.246 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.246 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.245
+ Phase Shift                   5.000
= Required Time                 3.755
- Arrival Time                  3.506
= Slack Time                    0.249
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.249 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.249 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.896 | 1.108 |   1.108 |    1.357 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.308 | 0.312 |   1.420 |    1.669 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.200 | 0.216 |   1.636 |    1.885 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.075 | 0.222 |   1.857 |    2.106 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.282 | 0.364 |   2.222 |    2.471 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94                  | B v -> Y ^     | AOI22X1  | 0.208 | 0.198 |   2.420 |    2.669 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96                  | A ^ -> Y v     | AOI21X1  | 0.172 | 0.130 |   2.549 |    2.798 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                  | B v -> Y v     | OR2X2    | 0.088 | 0.200 |   2.749 |    2.998 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | B v -> Y ^     | MUX2X1   | 0.906 | 0.631 |   3.379 |    3.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U201                 | B ^ -> Y v     | MUX2X1   | 0.333 | 0.126 |   3.506 |    3.755 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2]   | D v            | DFFPOSX1 | 0.333 | 0.000 |   3.506 |    3.755 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.249 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.249 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.249 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.240
+ Phase Shift                   5.000
= Required Time                 3.760
- Arrival Time                  3.509
= Slack Time                    0.250
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.250 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.250 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.896 | 1.108 |   1.108 |    1.358 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.308 | 0.312 |   1.420 |    1.670 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.200 | 0.216 |   1.636 |    1.886 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.075 | 0.222 |   1.857 |    2.108 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.282 | 0.364 |   2.222 |    2.472 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94                  | B v -> Y ^     | AOI22X1  | 0.208 | 0.198 |   2.420 |    2.670 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96                  | A ^ -> Y v     | AOI21X1  | 0.172 | 0.130 |   2.549 |    2.799 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                  | B v -> Y v     | OR2X2    | 0.088 | 0.200 |   2.749 |    2.999 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | B v -> Y ^     | MUX2X1   | 0.906 | 0.631 |   3.379 |    3.630 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134                 | B ^ -> Y v     | MUX2X1   | 0.332 | 0.130 |   3.509 |    3.759 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2]   | D v            | DFFPOSX1 | 0.332 | 0.000 |   3.509 |    3.760 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.250 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.250 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.250 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.206
+ Phase Shift                   5.000
= Required Time                 3.794
- Arrival Time                  3.512
= Slack Time                    0.282
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.282 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.282 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.896 | 1.108 |   1.108 |    1.390 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.308 | 0.312 |   1.420 |    1.702 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.200 | 0.216 |   1.636 |    1.918 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.075 | 0.222 |   1.857 |    2.139 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.282 | 0.364 |   2.222 |    2.504 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                  | B v -> Y ^     | AOI22X1  | 0.181 | 0.174 |   2.396 |    2.678 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | A ^ -> Y v     | AOI21X1  | 0.240 | 0.148 |   2.544 |    2.826 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104                 | A v -> Y v     | OR2X2    | 0.103 | 0.227 |   2.771 |    3.053 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | B v -> Y ^     | MUX2X1   | 0.866 | 0.606 |   3.377 |    3.659 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U182                 | B ^ -> Y v     | MUX2X1   | 0.326 | 0.135 |   3.512 |    3.794 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3]   | D v            | DFFPOSX1 | 0.326 | 0.000 |   3.512 |    3.794 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.282 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.282 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.282 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.199
+ Phase Shift                   5.000
= Required Time                 3.801
- Arrival Time                  3.509
= Slack Time                    0.292
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.292 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.292 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.896 | 1.108 |   1.108 |    1.400 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.308 | 0.312 |   1.420 |    1.711 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.200 | 0.216 |   1.636 |    1.927 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.075 | 0.222 |   1.857 |    2.149 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.282 | 0.364 |   2.222 |    2.513 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                  | B v -> Y ^     | AOI22X1  | 0.181 | 0.174 |   2.396 |    2.688 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | A ^ -> Y v     | AOI21X1  | 0.240 | 0.148 |   2.544 |    2.835 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104                 | A v -> Y v     | OR2X2    | 0.103 | 0.227 |   2.771 |    3.062 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | B v -> Y ^     | MUX2X1   | 0.866 | 0.606 |   3.377 |    3.669 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U216                 | B ^ -> Y v     | MUX2X1   | 0.325 | 0.132 |   3.509 |    3.800 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3]   | D v            | DFFPOSX1 | 0.325 | 0.000 |   3.509 |    3.801 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.292 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.292 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.292 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.197
+ Phase Shift                   5.000
= Required Time                 3.803
- Arrival Time                  3.509
= Slack Time                    0.294
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.294 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.294 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.896 | 1.108 |   1.108 |    1.402 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.308 | 0.312 |   1.420 |    1.714 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.200 | 0.216 |   1.636 |    1.929 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.075 | 0.222 |   1.857 |    2.151 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.282 | 0.364 |   2.222 |    2.515 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                  | B v -> Y ^     | AOI22X1  | 0.181 | 0.174 |   2.396 |    2.690 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | A ^ -> Y v     | AOI21X1  | 0.240 | 0.148 |   2.544 |    2.837 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104                 | A v -> Y v     | OR2X2    | 0.103 | 0.227 |   2.771 |    3.065 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | B v -> Y ^     | MUX2X1   | 0.866 | 0.606 |   3.377 |    3.671 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U199                 | B ^ -> Y v     | MUX2X1   | 0.325 | 0.131 |   3.508 |    3.802 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3]   | D v            | DFFPOSX1 | 0.325 | 0.000 |   3.509 |    3.803 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.294 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.294 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.294 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.192
+ Phase Shift                   5.000
= Required Time                 3.808
- Arrival Time                  3.511
= Slack Time                    0.298
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.298 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.298 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.896 | 1.108 |   1.108 |    1.406 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.308 | 0.312 |   1.420 |    1.718 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.200 | 0.216 |   1.636 |    1.933 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.075 | 0.222 |   1.857 |    2.155 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.282 | 0.364 |   2.222 |    2.519 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                  | B v -> Y ^     | AOI22X1  | 0.181 | 0.174 |   2.396 |    2.694 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | A ^ -> Y v     | AOI21X1  | 0.240 | 0.148 |   2.544 |    2.841 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104                 | A v -> Y v     | OR2X2    | 0.103 | 0.227 |   2.771 |    3.068 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | B v -> Y ^     | MUX2X1   | 0.866 | 0.606 |   3.377 |    3.675 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U148                 | B ^ -> Y v     | MUX2X1   | 0.324 | 0.133 |   3.510 |    3.808 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3]   | D v            | DFFPOSX1 | 0.324 | 0.000 |   3.511 |    3.808 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.298 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.298 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.298 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.183
+ Phase Shift                   5.000
= Required Time                 3.817
- Arrival Time                  3.508
= Slack Time                    0.309
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.309 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.309 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.896 | 1.108 |   1.108 |    1.417 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.308 | 0.312 |   1.420 |    1.729 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.200 | 0.216 |   1.636 |    1.945 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.075 | 0.222 |   1.857 |    2.166 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.282 | 0.364 |   2.222 |    2.530 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                  | B v -> Y ^     | AOI22X1  | 0.181 | 0.174 |   2.396 |    2.705 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | A ^ -> Y v     | AOI21X1  | 0.240 | 0.148 |   2.544 |    2.852 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104                 | A v -> Y v     | OR2X2    | 0.103 | 0.227 |   2.771 |    3.080 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | B v -> Y ^     | MUX2X1   | 0.866 | 0.606 |   3.377 |    3.686 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275                 | B ^ -> Y v     | MUX2X1   | 0.322 | 0.131 |   3.508 |    3.817 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3]   | D v            | DFFPOSX1 | 0.322 | 0.000 |   3.508 |    3.817 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.309 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.309 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.309 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.178
+ Phase Shift                   5.000
= Required Time                 3.822
- Arrival Time                  3.504
= Slack Time                    0.319
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.319 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.319 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.896 | 1.108 |   1.108 |    1.427 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.308 | 0.312 |   1.420 |    1.739 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.200 | 0.216 |   1.636 |    1.954 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.075 | 0.222 |   1.857 |    2.176 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.282 | 0.364 |   2.222 |    2.540 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                  | B v -> Y ^     | AOI22X1  | 0.181 | 0.174 |   2.396 |    2.715 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | A ^ -> Y v     | AOI21X1  | 0.240 | 0.148 |   2.544 |    2.862 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104                 | A v -> Y v     | OR2X2    | 0.103 | 0.227 |   2.771 |    3.089 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | B v -> Y ^     | MUX2X1   | 0.866 | 0.606 |   3.377 |    3.696 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U165                 | B ^ -> Y v     | MUX2X1   | 0.321 | 0.126 |   3.503 |    3.822 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3]   | D v            | DFFPOSX1 | 0.321 | 0.000 |   3.504 |    3.822 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.319 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.319 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.319 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.172
+ Phase Shift                   5.000
= Required Time                 3.828
- Arrival Time                  3.506
= Slack Time                    0.322
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.323 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.323 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.896 | 1.108 |   1.108 |    1.430 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.308 | 0.312 |   1.420 |    1.742 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.200 | 0.216 |   1.636 |    1.958 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.075 | 0.222 |   1.857 |    2.180 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.282 | 0.364 |   2.222 |    2.544 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                  | B v -> Y ^     | AOI22X1  | 0.181 | 0.174 |   2.396 |    2.718 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | A ^ -> Y v     | AOI21X1  | 0.240 | 0.148 |   2.544 |    2.866 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104                 | A v -> Y v     | OR2X2    | 0.103 | 0.227 |   2.771 |    3.093 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | B v -> Y ^     | MUX2X1   | 0.866 | 0.606 |   3.377 |    3.700 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234                 | B ^ -> Y v     | MUX2X1   | 0.320 | 0.128 |   3.506 |    3.828 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3]   | D v            | DFFPOSX1 | 0.320 | 0.000 |   3.506 |    3.828 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.322 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.322 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.322 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q           (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.155
+ Phase Shift                   5.000
= Required Time                 4.845
- Arrival Time                  4.369
= Slack Time                    0.476
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                            | clk ^          |         | 0.000 |       |   0.000 |    0.476 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.476 | 
     | I0/LD/CTRL/\curr_state_reg[0]              | CLK ^ -> Q ^   | DFFSR   | 0.803 | 0.934 |   0.934 |    1.410 | 
     | I0/LD/CTRL/U82                             | B ^ -> Y v     | NOR2X1  | 0.332 | 0.374 |   1.308 |    1.785 | 
     | I0/LD/CTRL/U81                             | A v -> Y ^     | NAND2X1 | 0.259 | 0.280 |   1.589 |    2.065 | 
     | I0/LD/CTRL/U80                             | B ^ -> Y v     | NAND2X1 | 0.402 | 0.312 |   1.901 |    2.377 | 
     | I0/LD/CTRL/U79                             | B v -> Y ^     | NOR2X1  | 0.305 | 0.275 |   2.175 |    2.652 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U15              | B ^ -> Y v     | NOR2X1  | 0.550 | 0.417 |   2.592 |    3.068 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18         | C v -> Y ^     | NAND3X1 | 0.407 | 0.428 |   3.020 |    3.496 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_35_0  | A ^ -> Y v     | INVX2   | 0.164 | 0.132 |   3.151 |    3.628 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U16         | A v -> Y v     | XOR2X1  | 0.394 | 0.364 |   3.515 |    3.992 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_113_0 | A v -> Y ^     | INVX2   | 0.141 | 0.138 |   3.653 |    4.129 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_110_0 | A ^ -> Y v     | OAI22X1 | 0.425 | 0.310 |   3.963 |    4.440 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/FE_RC_73_0       | A v -> Y ^     | NAND2X1 | 0.177 | 0.224 |   4.188 |    4.664 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/FE_RC_72_0       | C ^ -> Y v     | OAI21X1 | 0.301 | 0.179 |   4.367 |    4.844 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2]    | D v            | DFFSR   | 0.301 | 0.001 |   4.369 |    4.845 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.000 |       |   0.000 |   -0.476 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.476 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.476 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin I0/LD/T_SR_0/\curr_val_reg[2] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[2] /D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.162
+ Phase Shift                   5.000
= Required Time                 4.838
- Arrival Time                  4.216
= Slack Time                    0.622
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |                |         |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                               | clk ^          |         | 0.000 |       |   0.000 |    0.622 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.622 | 
     | I0/LD/CTRL/\curr_state_reg[0] | CLK ^ -> Q v   | DFFSR   | 0.860 | 1.090 |   1.090 |    1.712 | 
     | I0/LD/CTRL/U91                | B v -> Y ^     | NAND2X1 | 0.522 | 0.564 |   1.654 |    2.275 | 
     | I0/LD/CTRL/U90                | A ^ -> Y v     | NOR2X1  | 0.484 | 0.509 |   2.162 |    2.784 | 
     | I0/LD/CTRL/U7                 | C v -> Y ^     | AOI21X1 | 0.198 | 0.151 |   2.313 |    2.935 | 
     | I0/LD/CTRL/U6                 | C ^ -> Y v     | OAI21X1 | 0.166 | 0.122 |   2.436 |    3.058 | 
     | I0/LD/T_SR_0/U35              | A v -> Y ^     | AOI21X1 | 0.208 | 0.132 |   2.568 |    3.189 | 
     | I0/LD/T_SR_0/FE_OFC3_n13      | A ^ -> Y ^     | BUFX2   | 0.475 | 0.482 |   3.050 |    3.672 | 
     | I0/LD/T_SR_0/U34              | A ^ -> Y v     | NOR2X1  | 0.924 | 0.839 |   3.889 |    4.511 | 
     | I0/LD/T_SR_0/U15              | B v -> Y ^     | AOI22X1 | 0.319 | 0.216 |   4.105 |    4.727 | 
     | I0/LD/T_SR_0/U14              | C ^ -> Y v     | OAI21X1 | 0.321 | 0.111 |   4.216 |    4.838 | 
     | I0/LD/T_SR_0/\curr_val_reg[2] | D v            | DFFSR   | 0.321 | 0.001 |   4.216 |    4.838 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.000 |       |   0.000 |   -0.622 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.622 | 
     | I0/LD/T_SR_0/\curr_val_reg[2] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.622 | 
     +----------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin I0/LD/T_SR_0/\curr_val_reg[4] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[4] /D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.160
+ Phase Shift                   5.000
= Required Time                 4.840
- Arrival Time                  4.213
= Slack Time                    0.627
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |                |         |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                               | clk ^          |         | 0.000 |       |   0.000 |    0.627 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.627 | 
     | I0/LD/CTRL/\curr_state_reg[0] | CLK ^ -> Q v   | DFFSR   | 0.860 | 1.090 |   1.090 |    1.717 | 
     | I0/LD/CTRL/U91                | B v -> Y ^     | NAND2X1 | 0.522 | 0.564 |   1.654 |    2.281 | 
     | I0/LD/CTRL/U90                | A ^ -> Y v     | NOR2X1  | 0.484 | 0.509 |   2.162 |    2.789 | 
     | I0/LD/CTRL/U7                 | C v -> Y ^     | AOI21X1 | 0.198 | 0.151 |   2.313 |    2.940 | 
     | I0/LD/CTRL/U6                 | C ^ -> Y v     | OAI21X1 | 0.166 | 0.122 |   2.436 |    3.063 | 
     | I0/LD/T_SR_0/U35              | A v -> Y ^     | AOI21X1 | 0.208 | 0.132 |   2.568 |    3.195 | 
     | I0/LD/T_SR_0/FE_OFC3_n13      | A ^ -> Y ^     | BUFX2   | 0.475 | 0.482 |   3.050 |    3.677 | 
     | I0/LD/T_SR_0/U34              | A ^ -> Y v     | NOR2X1  | 0.924 | 0.839 |   3.889 |    4.516 | 
     | I0/LD/T_SR_0/U21              | B v -> Y ^     | AOI22X1 | 0.322 | 0.222 |   4.111 |    4.738 | 
     | I0/LD/T_SR_0/U20              | C ^ -> Y v     | OAI21X1 | 0.315 | 0.102 |   4.213 |    4.840 | 
     | I0/LD/T_SR_0/\curr_val_reg[4] | D v            | DFFSR   | 0.315 | 0.000 |   4.213 |    4.840 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.000 |       |   0.000 |   -0.627 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.627 | 
     | I0/LD/T_SR_0/\curr_val_reg[4] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.627 | 
     +----------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin I0/LD/T_SR_0/\curr_val_reg[1] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[1] /D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.159
+ Phase Shift                   5.000
= Required Time                 4.841
- Arrival Time                  4.211
= Slack Time                    0.630
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |                |         |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                               | clk ^          |         | 0.000 |       |   0.000 |    0.630 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.630 | 
     | I0/LD/CTRL/\curr_state_reg[0] | CLK ^ -> Q v   | DFFSR   | 0.860 | 1.090 |   1.090 |    1.720 | 
     | I0/LD/CTRL/U91                | B v -> Y ^     | NAND2X1 | 0.522 | 0.564 |   1.654 |    2.283 | 
     | I0/LD/CTRL/U90                | A ^ -> Y v     | NOR2X1  | 0.484 | 0.509 |   2.162 |    2.792 | 
     | I0/LD/CTRL/U7                 | C v -> Y ^     | AOI21X1 | 0.198 | 0.151 |   2.313 |    2.943 | 
     | I0/LD/CTRL/U6                 | C ^ -> Y v     | OAI21X1 | 0.166 | 0.122 |   2.436 |    3.065 | 
     | I0/LD/T_SR_0/U35              | A v -> Y ^     | AOI21X1 | 0.208 | 0.132 |   2.568 |    3.197 | 
     | I0/LD/T_SR_0/FE_OFC3_n13      | A ^ -> Y ^     | BUFX2   | 0.475 | 0.482 |   3.050 |    3.679 | 
     | I0/LD/T_SR_0/U34              | A ^ -> Y v     | NOR2X1  | 0.924 | 0.839 |   3.889 |    4.519 | 
     | I0/LD/T_SR_0/U12              | B v -> Y ^     | AOI22X1 | 0.323 | 0.221 |   4.110 |    4.739 | 
     | I0/LD/T_SR_0/U11              | C ^ -> Y v     | OAI21X1 | 0.314 | 0.101 |   4.211 |    4.840 | 
     | I0/LD/T_SR_0/\curr_val_reg[1] | D v            | DFFSR   | 0.314 | 0.000 |   4.211 |    4.841 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.000 |       |   0.000 |   -0.630 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.630 | 
     | I0/LD/T_SR_0/\curr_val_reg[1] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.630 | 
     +----------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin I0/LD/T_SR_0/\curr_val_reg[3] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[3] /D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.161
+ Phase Shift                   5.000
= Required Time                 4.839
- Arrival Time                  4.205
= Slack Time                    0.634
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |                |         |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                               | clk ^          |         | 0.000 |       |   0.000 |    0.634 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.634 | 
     | I0/LD/CTRL/\curr_state_reg[0] | CLK ^ -> Q v   | DFFSR   | 0.860 | 1.090 |   1.090 |    1.724 | 
     | I0/LD/CTRL/U91                | B v -> Y ^     | NAND2X1 | 0.522 | 0.564 |   1.654 |    2.288 | 
     | I0/LD/CTRL/U90                | A ^ -> Y v     | NOR2X1  | 0.484 | 0.509 |   2.162 |    2.797 | 
     | I0/LD/CTRL/U7                 | C v -> Y ^     | AOI21X1 | 0.198 | 0.151 |   2.313 |    2.948 | 
     | I0/LD/CTRL/U6                 | C ^ -> Y v     | OAI21X1 | 0.166 | 0.122 |   2.436 |    3.070 | 
     | I0/LD/T_SR_0/U35              | A v -> Y ^     | AOI21X1 | 0.208 | 0.132 |   2.568 |    3.202 | 
     | I0/LD/T_SR_0/FE_OFC3_n13      | A ^ -> Y ^     | BUFX2   | 0.475 | 0.482 |   3.050 |    3.684 | 
     | I0/LD/T_SR_0/U34              | A ^ -> Y v     | NOR2X1  | 0.924 | 0.839 |   3.889 |    4.524 | 
     | I0/LD/T_SR_0/U18              | B v -> Y ^     | AOI22X1 | 0.311 | 0.208 |   4.097 |    4.731 | 
     | I0/LD/T_SR_0/U17              | C ^ -> Y v     | OAI21X1 | 0.319 | 0.107 |   4.204 |    4.839 | 
     | I0/LD/T_SR_0/\curr_val_reg[3] | D v            | DFFSR   | 0.319 | 0.001 |   4.205 |    4.839 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.000 |       |   0.000 |   -0.634 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.634 | 
     | I0/LD/T_SR_0/\curr_val_reg[3] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.634 | 
     +----------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin I0/LD/T_SR_0/\curr_val_reg[6] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[6] /D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.159
+ Phase Shift                   5.000
= Required Time                 4.841
- Arrival Time                  4.205
= Slack Time                    0.636
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |                |         |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                               | clk ^          |         | 0.000 |       |   0.000 |    0.636 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.636 | 
     | I0/LD/CTRL/\curr_state_reg[0] | CLK ^ -> Q v   | DFFSR   | 0.860 | 1.090 |   1.090 |    1.726 | 
     | I0/LD/CTRL/U91                | B v -> Y ^     | NAND2X1 | 0.522 | 0.564 |   1.653 |    2.290 | 
     | I0/LD/CTRL/U90                | A ^ -> Y v     | NOR2X1  | 0.484 | 0.509 |   2.162 |    2.798 | 
     | I0/LD/CTRL/U7                 | C v -> Y ^     | AOI21X1 | 0.198 | 0.151 |   2.313 |    2.949 | 
     | I0/LD/CTRL/U6                 | C ^ -> Y v     | OAI21X1 | 0.166 | 0.122 |   2.436 |    3.072 | 
     | I0/LD/T_SR_0/U35              | A v -> Y ^     | AOI21X1 | 0.208 | 0.132 |   2.567 |    3.204 | 
     | I0/LD/T_SR_0/FE_OFC3_n13      | A ^ -> Y ^     | BUFX2   | 0.475 | 0.482 |   3.050 |    3.686 | 
     | I0/LD/T_SR_0/U34              | A ^ -> Y v     | NOR2X1  | 0.924 | 0.839 |   3.889 |    4.525 | 
     | I0/LD/T_SR_0/U27              | B v -> Y ^     | AOI22X1 | 0.318 | 0.218 |   4.107 |    4.743 | 
     | I0/LD/T_SR_0/U26              | C ^ -> Y v     | OAI21X1 | 0.312 | 0.098 |   4.205 |    4.841 | 
     | I0/LD/T_SR_0/\curr_val_reg[6] | D v            | DFFSR   | 0.312 | 0.000 |   4.205 |    4.841 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.000 |       |   0.000 |   -0.636 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.636 | 
     | I0/LD/T_SR_0/\curr_val_reg[6] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.636 | 
     +----------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin I0/LD/T_SR_0/\curr_val_reg[7] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[7] /D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.115
+ Phase Shift                   5.000
= Required Time                 4.885
- Arrival Time                  4.246
= Slack Time                    0.640
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |                |         |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                               | clk ^          |         | 0.000 |       |   0.000 |    0.640 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.640 | 
     | I0/LD/CTRL/\curr_state_reg[0] | CLK ^ -> Q v   | DFFSR   | 0.860 | 1.090 |   1.090 |    1.730 | 
     | I0/LD/CTRL/U91                | B v -> Y ^     | NAND2X1 | 0.522 | 0.564 |   1.654 |    2.293 | 
     | I0/LD/CTRL/U90                | A ^ -> Y v     | NOR2X1  | 0.484 | 0.509 |   2.162 |    2.802 | 
     | I0/LD/CTRL/U7                 | C v -> Y ^     | AOI21X1 | 0.198 | 0.151 |   2.313 |    2.953 | 
     | I0/LD/CTRL/U6                 | C ^ -> Y v     | OAI21X1 | 0.166 | 0.122 |   2.436 |    3.075 | 
     | I0/LD/T_SR_0/U35              | A v -> Y ^     | AOI21X1 | 0.208 | 0.132 |   2.568 |    3.207 | 
     | I0/LD/T_SR_0/FE_OFC3_n13      | A ^ -> Y ^     | BUFX2   | 0.475 | 0.482 |   3.050 |    3.690 | 
     | I0/LD/T_SR_0/U34              | A ^ -> Y v     | NOR2X1  | 0.924 | 0.839 |   3.889 |    4.529 | 
     | I0/LD/T_SR_0/U30              | A v -> Y ^     | INVX1   | 0.275 | 0.250 |   4.139 |    4.779 | 
     | I0/LD/T_SR_0/U29              | B ^ -> Y v     | NAND2X1 | 0.145 | 0.106 |   4.245 |    4.885 | 
     | I0/LD/T_SR_0/\curr_val_reg[7] | D v            | DFFSR   | 0.145 | 0.001 |   4.246 |    4.885 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.000 |       |   0.000 |   -0.640 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.640 | 
     | I0/LD/T_SR_0/\curr_val_reg[7] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.640 | 
     +----------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin I0/LD/T_SR_0/\curr_val_reg[5] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[5] /D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.159
+ Phase Shift                   5.000
= Required Time                 4.841
- Arrival Time                  4.201
= Slack Time                    0.640
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |                |         |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                               | clk ^          |         | 0.000 |       |   0.000 |    0.640 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.640 | 
     | I0/LD/CTRL/\curr_state_reg[0] | CLK ^ -> Q v   | DFFSR   | 0.860 | 1.090 |   1.090 |    1.730 | 
     | I0/LD/CTRL/U91                | B v -> Y ^     | NAND2X1 | 0.522 | 0.564 |   1.654 |    2.294 | 
     | I0/LD/CTRL/U90                | A ^ -> Y v     | NOR2X1  | 0.484 | 0.509 |   2.162 |    2.803 | 
     | I0/LD/CTRL/U7                 | C v -> Y ^     | AOI21X1 | 0.198 | 0.151 |   2.313 |    2.954 | 
     | I0/LD/CTRL/U6                 | C ^ -> Y v     | OAI21X1 | 0.166 | 0.122 |   2.436 |    3.076 | 
     | I0/LD/T_SR_0/U35              | A v -> Y ^     | AOI21X1 | 0.208 | 0.132 |   2.568 |    3.208 | 
     | I0/LD/T_SR_0/FE_OFC3_n13      | A ^ -> Y ^     | BUFX2   | 0.475 | 0.482 |   3.050 |    3.690 | 
     | I0/LD/T_SR_0/U34              | A ^ -> Y v     | NOR2X1  | 0.924 | 0.839 |   3.889 |    4.530 | 
     | I0/LD/T_SR_0/U24              | B v -> Y ^     | AOI22X1 | 0.313 | 0.212 |   4.101 |    4.741 | 
     | I0/LD/T_SR_0/U23              | C ^ -> Y v     | OAI21X1 | 0.313 | 0.099 |   4.200 |    4.841 | 
     | I0/LD/T_SR_0/\curr_val_reg[5] | D v            | DFFSR   | 0.313 | 0.000 |   4.201 |    4.841 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.000 |       |   0.000 |   -0.640 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.640 | 
     | I0/LD/T_SR_0/\curr_val_reg[5] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.640 | 
     +----------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin I0/LD/T_SR_0/\curr_val_reg[0] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[0] /D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.157
+ Phase Shift                   5.000
= Required Time                 4.843
- Arrival Time                  4.200
= Slack Time                    0.643
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |                |         |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                               | clk ^          |         | 0.000 |       |   0.000 |    0.643 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.643 | 
     | I0/LD/CTRL/\curr_state_reg[0] | CLK ^ -> Q v   | DFFSR   | 0.860 | 1.090 |   1.090 |    1.733 | 
     | I0/LD/CTRL/U91                | B v -> Y ^     | NAND2X1 | 0.522 | 0.564 |   1.653 |    2.296 | 
     | I0/LD/CTRL/U90                | A ^ -> Y v     | NOR2X1  | 0.484 | 0.509 |   2.162 |    2.805 | 
     | I0/LD/CTRL/U7                 | C v -> Y ^     | AOI21X1 | 0.198 | 0.151 |   2.313 |    2.956 | 
     | I0/LD/CTRL/U6                 | C ^ -> Y v     | OAI21X1 | 0.166 | 0.122 |   2.436 |    3.078 | 
     | I0/LD/T_SR_0/U35              | A v -> Y ^     | AOI21X1 | 0.208 | 0.132 |   2.567 |    3.210 | 
     | I0/LD/T_SR_0/FE_OFC3_n13      | A ^ -> Y ^     | BUFX2   | 0.475 | 0.482 |   3.050 |    3.693 | 
     | I0/LD/T_SR_0/U34              | A ^ -> Y v     | NOR2X1  | 0.924 | 0.839 |   3.889 |    4.532 | 
     | I0/LD/T_SR_0/U33              | B v -> Y ^     | AOI22X1 | 0.320 | 0.217 |   4.106 |    4.749 | 
     | I0/LD/T_SR_0/U32              | C ^ -> Y v     | OAI21X1 | 0.308 | 0.094 |   4.200 |    4.842 | 
     | I0/LD/T_SR_0/\curr_val_reg[0] | D v            | DFFSR   | 0.308 | 0.000 |   4.200 |    4.843 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.000 |       |   0.000 |   -0.643 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.643 | 
     | I0/LD/T_SR_0/\curr_val_reg[0] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.643 | 
     +----------------------------------------------------------------------------------------------+ 

