<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::DstOp Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1DstOp.html">DstOp</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="classllvm_1_1DstOp-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::DstOp Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &quot;<a class="el" href="MachineIRBuilder_8h_source.html">llvm/CodeGen/GlobalISel/MachineIRBuilder.h</a>&quot;</code></p>
<div class="dynheader">
Collaboration diagram for llvm::DstOp:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1DstOp__coll__graph.png" border="0" usemap="#llvm_1_1DstOp_coll__map" alt="Collaboration graph"/></div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a732f86a0e23a9a893ca2a2494a10756f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756f">DstType</a> { <a class="el" href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756fa4f6880b78f7d19b441ef9f249508ca0f">DstType::Ty_LLT</a>, 
<a class="el" href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756faba90cf184fd0f4eddf476f0f1a18a680">DstType::Ty_Reg</a>, 
<a class="el" href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756face1e43edc23a56a394a29f3aa6cc781d">DstType::Ty_RC</a>
 }</td></tr>
<tr class="separator:a732f86a0e23a9a893ca2a2494a10756f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a1807fa09121892969d9a8987c0c0e573"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1DstOp.html#a1807fa09121892969d9a8987c0c0e573">DstOp</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> R)</td></tr>
<tr class="separator:a1807fa09121892969d9a8987c0c0e573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26db21697dfb802939d62f71f4557d12"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1DstOp.html#a26db21697dfb802939d62f71f4557d12">DstOp</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> R)</td></tr>
<tr class="separator:a26db21697dfb802939d62f71f4557d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a776a0f41b47f95d2aaebca0f3fe98689"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1DstOp.html#a776a0f41b47f95d2aaebca0f3fe98689">DstOp</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Op)</td></tr>
<tr class="separator:a776a0f41b47f95d2aaebca0f3fe98689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bb4469f3052130d6a225326c9640608"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1DstOp.html#a0bb4469f3052130d6a225326c9640608">DstOp</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LLT.html">LLT</a> <a class="el" href="classT.html">T</a>)</td></tr>
<tr class="separator:a0bb4469f3052130d6a225326c9640608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8bb316ab259008b80eb865ab1526f01"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1DstOp.html#ab8bb316ab259008b80eb865ab1526f01">DstOp</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *TRC)</td></tr>
<tr class="separator:ab8bb316ab259008b80eb865ab1526f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45141d649d02a2ed17b51b5419ee884d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1DstOp.html#a45141d649d02a2ed17b51b5419ee884d">addDefToMIB</a> (<a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a45141d649d02a2ed17b51b5419ee884d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49a5649c0de9dee3dacbab3019872923"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1LLT.html">LLT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1DstOp.html#a49a5649c0de9dee3dacbab3019872923">getLLTTy</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a49a5649c0de9dee3dacbab3019872923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5f891a5d9822c7aab1b8bb0190a522f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1DstOp.html#ad5f891a5d9822c7aab1b8bb0190a522f">getReg</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ad5f891a5d9822c7aab1b8bb0190a522f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a686d59f16c24f4560a42a920a2f6a392"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1DstOp.html#a686d59f16c24f4560a42a920a2f6a392">getRegClass</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a686d59f16c24f4560a42a920a2f6a392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa78f3ae890acfa055caae87c80d47a47"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756f">DstType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1DstOp.html#aa78f3ae890acfa055caae87c80d47a47">getDstOpKind</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa78f3ae890acfa055caae87c80d47a47"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l00067">67</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>
</div><h2 class="groupheader">Member Enumeration Documentation</h2>
<a id="a732f86a0e23a9a893ca2a2494a10756f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a732f86a0e23a9a893ca2a2494a10756f">&#9670;&nbsp;</a></span>DstType</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756f">llvm::DstOp::DstType</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">strong</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a732f86a0e23a9a893ca2a2494a10756fa4f6880b78f7d19b441ef9f249508ca0f"></a>Ty_LLT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a732f86a0e23a9a893ca2a2494a10756faba90cf184fd0f4eddf476f0f1a18a680"></a>Ty_Reg&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a732f86a0e23a9a893ca2a2494a10756face1e43edc23a56a394a29f3aa6cc781d"></a>Ty_RC&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l00075">75</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a1807fa09121892969d9a8987c0c0e573"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1807fa09121892969d9a8987c0c0e573">&#9670;&nbsp;</a></span>DstOp() <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::DstOp::DstOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>R</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l00076">76</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

</div>
</div>
<a id="a26db21697dfb802939d62f71f4557d12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26db21697dfb802939d62f71f4557d12">&#9670;&nbsp;</a></span>DstOp() <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::DstOp::DstOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>R</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l00077">77</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

</div>
</div>
<a id="a776a0f41b47f95d2aaebca0f3fe98689"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a776a0f41b47f95d2aaebca0f3fe98689">&#9670;&nbsp;</a></span>DstOp() <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::DstOp::DstOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>Op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l00078">78</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

</div>
</div>
<a id="a0bb4469f3052130d6a225326c9640608"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bb4469f3052130d6a225326c9640608">&#9670;&nbsp;</a></span>DstOp() <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::DstOp::DstOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LLT.html">LLT</a>&#160;</td>
          <td class="paramname"><em>T</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l00079">79</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

<p class="reference">References <a class="el" href="Mips16ISelLowering_8cpp_source.html#l00341">T</a>.</p>

</div>
</div>
<a id="ab8bb316ab259008b80eb865ab1526f01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8bb316ab259008b80eb865ab1526f01">&#9670;&nbsp;</a></span>DstOp() <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::DstOp::DstOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>TRC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l00080">80</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a45141d649d02a2ed17b51b5419ee884d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45141d649d02a2ed17b51b5419ee884d">&#9670;&nbsp;</a></span>addDefToMIB()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::DstOp::addDefToMIB </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>MIB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l00082">82</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00116">llvm::MachineInstrBuilder::addDef()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00069">LLTTy</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00071">RC</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00070">Reg</a>, <a class="el" href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756fa4f6880b78f7d19b441ef9f249508ca0f">Ty_LLT</a>, <a class="el" href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756face1e43edc23a56a394a29f3aa6cc781d">Ty_RC</a>, and <a class="el" href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756faba90cf184fd0f4eddf476f0f1a18a680">Ty_Reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineIRBuilder_8cpp_source.html#l00893">llvm::MachineIRBuilder::buildAtomicRMW()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00302">llvm::MachineIRBuilder::buildConstant()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00167">llvm::MachineIRBuilder::buildConstantPool()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00134">llvm::MachineIRBuilder::buildDynStackAlloc()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00331">llvm::MachineIRBuilder::buildFConstant()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00145">llvm::MachineIRBuilder::buildFrameIndex()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00154">llvm::MachineIRBuilder::buildGlobalValue()</a>, and <a class="el" href="MachineIRBuilder_8cpp_source.html#l00403">llvm::MachineIRBuilder::buildLoadInstr()</a>.</p>

</div>
</div>
<a id="aa78f3ae890acfa055caae87c80d47a47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa78f3ae890acfa055caae87c80d47a47">&#9670;&nbsp;</a></span>getDstOpKind()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756f">DstType</a> llvm::DstOp::getDstOpKind </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l00122">122</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

</div>
</div>
<a id="a49a5649c0de9dee3dacbab3019872923"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49a5649c0de9dee3dacbab3019872923">&#9670;&nbsp;</a></span>getLLTTy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1LLT.html">LLT</a> llvm::DstOp::getLLTTy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l00096">96</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8h_source.html#l00069">LLTTy</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00070">Reg</a>, <a class="el" href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756fa4f6880b78f7d19b441ef9f249508ca0f">Ty_LLT</a>, <a class="el" href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756face1e43edc23a56a394a29f3aa6cc781d">Ty_RC</a>, and <a class="el" href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756faba90cf184fd0f4eddf476f0f1a18a680">Ty_Reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineIRBuilder_8cpp_source.html#l00893">llvm::MachineIRBuilder::buildAtomicRMW()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00685">llvm::MachineIRBuilder::buildBuildVectorConstant()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00702">llvm::MachineIRBuilder::buildBuildVectorTrunc()</a>, <a class="el" href="CSEMIRBuilder_8cpp_source.html#l00303">llvm::CSEMIRBuilder::buildConstant()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00302">llvm::MachineIRBuilder::buildConstant()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00167">llvm::MachineIRBuilder::buildConstantPool()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00259">llvm::MachineIRBuilder::buildDeleteTrailingVectorElements()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00134">llvm::MachineIRBuilder::buildDynStackAlloc()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00512">llvm::MachineIRBuilder::buildExtOrTrunc()</a>, <a class="el" href="CSEMIRBuilder_8cpp_source.html#l00330">llvm::CSEMIRBuilder::buildFConstant()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00331">llvm::MachineIRBuilder::buildFConstant()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00145">llvm::MachineIRBuilder::buildFrameIndex()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00154">llvm::MachineIRBuilder::buildGlobalValue()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00754">llvm::MachineIRBuilder::buildInsert()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00403">llvm::MachineIRBuilder::buildLoadInstr()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00225">llvm::MachineIRBuilder::buildMaskLowPtrBits()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00236">llvm::MachineIRBuilder::buildPadVectorWithUndefElements()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00199">llvm::MachineIRBuilder::buildPtrAdd()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00714">llvm::MachineIRBuilder::buildShuffleSplat()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00726">llvm::MachineIRBuilder::buildShuffleVector()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00695">llvm::MachineIRBuilder::buildSplatVector()</a>, and <a class="el" href="MachineIRBuilder_8cpp_source.html#l00551">llvm::MachineIRBuilder::buildZExtInReg()</a>.</p>

</div>
</div>
<a id="ad5f891a5d9822c7aab1b8bb0190a522f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5f891a5d9822c7aab1b8bb0190a522f">&#9670;&nbsp;</a></span>getReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> llvm::DstOp::getReg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l00108">108</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00070">Reg</a>, and <a class="el" href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756faba90cf184fd0f4eddf476f0f1a18a680">Ty_Reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86MCInstLower_8cpp_source.html#l02105">addConstantComments()</a>, <a class="el" href="SPIRVInstrInfo_8cpp_source.html#l00230">llvm::SPIRVInstrInfo::copyPhysReg()</a>, and <a class="el" href="X86MCInstLower_8cpp_source.html#l01899">getShuffleComment()</a>.</p>

</div>
</div>
<a id="a686d59f16c24f4560a42a920a2f6a392"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a686d59f16c24f4560a42a920a2f6a392">&#9670;&nbsp;</a></span>getRegClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* llvm::DstOp::getRegClass </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l00113">113</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00071">RC</a>, and <a class="el" href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756face1e43edc23a56a394a29f3aa6cc781d">Ty_RC</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a69a4084bcc4ac919ff716ea93e0fa9c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69a4084bcc4ac919ff716ea93e0fa9c8">&#9670;&nbsp;</a></span>LLTTy</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1LLT.html">LLT</a> llvm::DstOp::LLTTy</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l00069">69</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineIRBuilder_8h_source.html#l00082">addDefToMIB()</a>, and <a class="el" href="MachineIRBuilder_8h_source.html#l00096">getLLTTy()</a>.</p>

</div>
</div>
<a id="aa8815e7112c1f6b325544e9da658c338"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8815e7112c1f6b325544e9da658c338">&#9670;&nbsp;</a></span>RC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* llvm::DstOp::RC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l00071">71</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineIRBuilder_8h_source.html#l00082">addDefToMIB()</a>, and <a class="el" href="MachineIRBuilder_8h_source.html#l00113">getRegClass()</a>.</p>

</div>
</div>
<a id="aedd879b719451232adfe0aa88f8a5d98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedd879b719451232adfe0aa88f8a5d98">&#9670;&nbsp;</a></span>Reg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> llvm::DstOp::Reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l00070">70</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineIRBuilder_8h_source.html#l00082">addDefToMIB()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00096">getLLTTy()</a>, and <a class="el" href="MachineIRBuilder_8h_source.html#l00108">getReg()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>include/llvm/CodeGen/GlobalISel/<a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:57:16 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
