
module mips(input clk, reset,
            output [23:0] adr, writedata,
            output memwrite,input [23:0] readdata);
  wire zero, pcen, irwrite, regwrite,alusrca, iord, memtoreg, regdst;wire [1:0] alusrcb;
  wire [1:0] pcsrc;
  wire [2:0] alucontrol;
  wire [5:0] op, funct;


  controller c(clk, reset, op, funct, zero, pcen, memwrite, irwrite, regwrite,alusrca, iord, memtoreg, regdst,alusrcb, pcsrc, alucontrol);

  datapath dp(clk, reset, pcen, irwrite, regwrite,alusrca, iord, memtoreg, regdst,alusrcb, pcsrc, alucontrol,op, funct, zero,adr, writedata, readdata);
endmodule