-- generated by newgenasym Wed Sep 09 17:26:44 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity pd18_73lf is
    port (    
	GND1:      INOUT  STD_LOGIC;    
	GND2:      INOUT  STD_LOGIC;    
	GND3:      INOUT  STD_LOGIC;    
	\in/sum\:  INOUT  STD_LOGIC;    
	PORT1:     INOUT  STD_LOGIC;    
	PORT2:     INOUT  STD_LOGIC);
end pd18_73lf;
