{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574196273048 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574196273049 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 23:44:32 2019 " "Processing started: Tue Nov 19 23:44:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574196273049 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196273049 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cam_proj -c cam_proj_DE1_SoC " "Command: quartus_sta cam_proj -c cam_proj_DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196273049 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1574196273167 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196274224 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196274270 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196274270 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "TimeQuest Timing Analyzer is analyzing 18 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196275375 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_45s1 " "Entity dcfifo_45s1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3f9:dffpipe7\|dffe8a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3f9:dffpipe7\|dffe8a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574196275633 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2f9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2f9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574196275633 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1574196275633 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_97u1 " "Entity dcfifo_97u1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe14\|dffe15a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574196275633 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574196275633 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1574196275633 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196275633 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1333 *ws_dgrp\|dffpipe_3f9:dffpipe7\|dffe8a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1333): *ws_dgrp\|dffpipe_3f9:dffpipe7\|dffe8a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/nastya/altera_lite/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home/nastya/altera_lite/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196275692 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1333 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1333): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "/home/nastya/altera_lite/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home/nastya/altera_lite/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574196275693 ""}  } { { "/home/nastya/altera_lite/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home/nastya/altera_lite/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196275693 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1333 *ws_dgrp\|dffpipe_1f9:dffpipe14\|dffe15a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1333): *ws_dgrp\|dffpipe_1f9:dffpipe14\|dffe15a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/nastya/altera_lite/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home/nastya/altera_lite/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196275701 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1333 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1333): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "/home/nastya/altera_lite/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home/nastya/altera_lite/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574196275701 ""}  } { { "/home/nastya/altera_lite/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home/nastya/altera_lite/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196275701 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cam_proj.out.sdc " "Synopsys Design Constraints File file not found: 'cam_proj.out.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196275704 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196275705 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk50 clk50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk50 clk50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1574196275710 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 24 -duty_cycle 50.00 -name \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 24 -duty_cycle 50.00 -name \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1574196275710 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1574196275710 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk\} \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk\} \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1574196275710 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 24 -duty_cycle 50.00 -name \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 24 -duty_cycle 50.00 -name \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1574196275710 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 143 -duty_cycle 50.00 -name \{pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 143 -duty_cycle 50.00 -name \{pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1574196275710 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1574196275710 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196275710 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196275710 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sdram_controller:SDRAM\|rd_ready_r sdram_controller:SDRAM\|rd_ready_r " "create_clock -period 1.000 -name sdram_controller:SDRAM\|rd_ready_r sdram_controller:SDRAM\|rd_ready_r" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574196275719 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " "create_clock -period 1.000 -name hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574196275719 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sdram_controller:SDRAM\|busy sdram_controller:SDRAM\|busy " "create_clock -period 1.000 -name sdram_controller:SDRAM\|busy sdram_controller:SDRAM\|busy" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574196275719 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PCLK_cam PCLK_cam " "create_clock -period 1.000 -name PCLK_cam PCLK_cam" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574196275719 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TOP:neiroset\|conv_TOP:conv\|STOP TOP:neiroset\|conv_TOP:conv\|STOP " "create_clock -period 1.000 -name TOP:neiroset\|conv_TOP:conv\|STOP TOP:neiroset\|conv_TOP:conv\|STOP" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574196275719 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TOP:neiroset\|memorywork:block\|step\[0\] TOP:neiroset\|memorywork:block\|step\[0\] " "create_clock -period 1.000 -name TOP:neiroset\|memorywork:block\|step\[0\] TOP:neiroset\|memorywork:block\|step\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574196275719 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TOP:neiroset\|nextstep TOP:neiroset\|nextstep " "create_clock -period 1.000 -name TOP:neiroset\|nextstep TOP:neiroset\|nextstep" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574196275719 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196275719 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~13  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196275764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~17  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196275764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~1  from: datac  to: sumout " "Cell: neiroset\|block\|Add11~1  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196275764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~5  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196275764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~9  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196275764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataa  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196275764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datab  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196275764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datac  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196275764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datad  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196275764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196275764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196275764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196275764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196275764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196275764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196275764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196275764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196275764 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196275764 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196275795 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196277159 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1574196277163 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1574196277174 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1574196278445 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196278445 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.303 " "Worst-case setup slack is -17.303" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196278446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196278446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.303           -8051.312 clk50  " "  -17.303           -8051.312 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196278446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.528            -309.632 PCLK_cam  " "  -11.528            -309.632 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196278446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.507            -527.217 sdram_controller:SDRAM\|busy  " "  -10.507            -527.217 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196278446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.570            -162.094 TOP:neiroset\|memorywork:block\|step\[0\]  " "   -9.570            -162.094 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196278446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.912             -64.211 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -7.912             -64.211 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196278446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.285            -226.835 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -6.285            -226.835 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196278446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.086           -3368.700 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "   -6.086           -3368.700 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196278446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.960            -161.470 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -5.960            -161.470 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196278446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.930           -1120.610 sdram_controller:SDRAM\|rd_ready_r  " "   -4.930           -1120.610 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196278446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.724             -17.716 TOP:neiroset\|nextstep  " "   -3.724             -17.716 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196278446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.940               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "   33.940               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196278446 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196278446 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.257 " "Worst-case hold slack is -2.257" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196278641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196278641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.257             -20.313 clk50  " "   -2.257             -20.313 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196278641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.211              -2.321 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -1.211              -2.321 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196278641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.078               0.000 sdram_controller:SDRAM\|rd_ready_r  " "    0.078               0.000 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196278641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    0.209               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196278641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.269               0.000 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "    0.269               0.000 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196278641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.326               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196278641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 PCLK_cam  " "    0.355               0.000 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196278641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 sdram_controller:SDRAM\|busy  " "    0.372               0.000 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196278641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.600               0.000 TOP:neiroset\|conv_TOP:conv\|STOP  " "    0.600               0.000 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196278641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.845               0.000 TOP:neiroset\|nextstep  " "    0.845               0.000 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196278641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.534               0.000 TOP:neiroset\|memorywork:block\|step\[0\]  " "    1.534               0.000 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196278641 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196278641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.069 " "Worst-case recovery slack is -4.069" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196278643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196278643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.069            -101.550 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -4.069            -101.550 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196278643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196278643 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.451 " "Worst-case removal slack is 2.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196278645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196278645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.451               0.000 TOP:neiroset\|conv_TOP:conv\|STOP  " "    2.451               0.000 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196278645 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196278645 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196278652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196278652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225             -64.870 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -2.225             -64.870 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196278652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -927.477 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "   -2.174            -927.477 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196278652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -817.076 PCLK_cam  " "   -2.174            -817.076 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196278652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -797.706 sdram_controller:SDRAM\|rd_ready_r  " "   -2.174            -797.706 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196278652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -539.534 sdram_controller:SDRAM\|busy  " "   -2.174            -539.534 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196278652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.867             -38.705 TOP:neiroset\|memorywork:block\|step\[0\]  " "   -0.867             -38.705 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196278652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -3.122 TOP:neiroset\|nextstep  " "   -0.394              -3.122 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196278652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.699               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196278652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.833               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196278652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.794               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    2.794               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196278652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.298               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    4.298               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196278652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.818               0.000 clk50  " "    8.818               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196278652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.296               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "   19.296               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196278652 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196278652 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 107 synchronizer chains. " "Report Metastability: Found 107 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574196278881 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 107 " "Number of Synchronizer Chains Found: 107" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574196278881 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574196278881 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574196278881 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 16.376 ns " "Worst Case Available Settling Time: 16.376 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574196278881 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574196278881 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196278881 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1574196278890 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196278983 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196293450 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~13  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196294028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~17  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196294028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~1  from: datac  to: sumout " "Cell: neiroset\|block\|Add11~1  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196294028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~5  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196294028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~9  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196294028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataa  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196294028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datab  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196294028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datac  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196294028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datad  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196294028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196294028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196294028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196294028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196294028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196294028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196294028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196294028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196294028 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196294028 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196295369 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1574196295839 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196295839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.168 " "Worst-case setup slack is -17.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196295840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196295840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.168           -7673.151 clk50  " "  -17.168           -7673.151 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196295840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.956            -280.470 PCLK_cam  " "  -10.956            -280.470 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196295840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.287            -504.752 sdram_controller:SDRAM\|busy  " "  -10.287            -504.752 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196295840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.533            -161.532 TOP:neiroset\|memorywork:block\|step\[0\]  " "   -9.533            -161.532 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196295840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.689             -61.895 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -7.689             -61.895 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196295840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.113            -160.740 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -6.113            -160.740 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196295840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.995           -3329.713 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "   -5.995           -3329.713 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196295840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.901            -214.018 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -5.901            -214.018 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196295840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.832           -1083.609 sdram_controller:SDRAM\|rd_ready_r  " "   -4.832           -1083.609 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196295840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.799             -17.856 TOP:neiroset\|nextstep  " "   -3.799             -17.856 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196295840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.028               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "   34.028               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196295840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196295840 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.390 " "Worst-case hold slack is -2.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196296027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196296027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.390             -21.746 clk50  " "   -2.390             -21.746 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196296027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.393              -2.987 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -1.393              -2.987 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196296027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.033               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196296027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.079               0.000 sdram_controller:SDRAM\|rd_ready_r  " "    0.079               0.000 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196296027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    0.195               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196296027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.274               0.000 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "    0.274               0.000 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196296027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 PCLK_cam  " "    0.327               0.000 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196296027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 sdram_controller:SDRAM\|busy  " "    0.370               0.000 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196296027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.642               0.000 TOP:neiroset\|conv_TOP:conv\|STOP  " "    0.642               0.000 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196296027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.816               0.000 TOP:neiroset\|nextstep  " "    0.816               0.000 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196296027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.268               0.000 TOP:neiroset\|memorywork:block\|step\[0\]  " "    1.268               0.000 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196296027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196296027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.130 " "Worst-case recovery slack is -4.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196296029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196296029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.130            -102.962 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -4.130            -102.962 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196296029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196296029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.538 " "Worst-case removal slack is 2.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196296031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196296031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.538               0.000 TOP:neiroset\|conv_TOP:conv\|STOP  " "    2.538               0.000 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196296031 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196296031 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196296036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196296036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225             -63.976 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -2.225             -63.976 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196296036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -911.455 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "   -2.174            -911.455 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196296036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -819.585 PCLK_cam  " "   -2.174            -819.585 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196296036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -794.951 sdram_controller:SDRAM\|rd_ready_r  " "   -2.174            -794.951 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196296036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -537.370 sdram_controller:SDRAM\|busy  " "   -2.174            -537.370 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196296036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.916             -45.236 TOP:neiroset\|memorywork:block\|step\[0\]  " "   -0.916             -45.236 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196296036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -3.096 TOP:neiroset\|nextstep  " "   -0.394              -3.096 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196296036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.699               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196296036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.833               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196296036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.748               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    2.748               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196296036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.245               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    4.245               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196296036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.807               0.000 clk50  " "    8.807               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196296036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.247               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "   19.247               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196296036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196296036 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 107 synchronizer chains. " "Report Metastability: Found 107 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574196296262 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 107 " "Number of Synchronizer Chains Found: 107" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574196296262 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574196296262 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574196296262 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 16.437 ns " "Worst Case Available Settling Time: 16.437 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574196296262 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574196296262 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196296262 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1574196296270 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196296555 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196311963 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~13  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196312554 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~17  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196312554 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~1  from: datac  to: sumout " "Cell: neiroset\|block\|Add11~1  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196312554 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~5  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196312554 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~9  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196312554 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataa  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196312554 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datab  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196312554 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datac  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196312554 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datad  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196312554 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196312554 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196312554 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196312554 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196312554 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196312554 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196312554 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196312554 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196312554 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196312554 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196313874 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1574196314050 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196314050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.595 " "Worst-case setup slack is -8.595" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196314051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196314051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.595             -89.847 PCLK_cam  " "   -8.595             -89.847 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196314051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.816           -4833.448 clk50  " "   -7.816           -4833.448 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196314051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.597             -93.185 TOP:neiroset\|memorywork:block\|step\[0\]  " "   -5.597             -93.185 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196314051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.312            -248.726 sdram_controller:SDRAM\|busy  " "   -5.312            -248.726 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196314051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.739            -169.251 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -4.739            -169.251 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196314051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.736             -38.798 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -4.736             -38.798 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196314051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.505           -1820.709 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "   -3.505           -1820.709 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196314051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.147             -85.065 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -3.147             -85.065 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196314051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.760            -588.369 sdram_controller:SDRAM\|rd_ready_r  " "   -2.760            -588.369 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196314051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.767              -8.057 TOP:neiroset\|nextstep  " "   -1.767              -8.057 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196314051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.555               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "   36.555               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196314051 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196314051 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.235 " "Worst-case hold slack is -1.235" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196314246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196314246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.235             -11.115 clk50  " "   -1.235             -11.115 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196314246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.493              -0.493 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -0.493              -0.493 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196314246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.015              -0.015 sdram_controller:SDRAM\|rd_ready_r  " "   -0.015              -0.015 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196314246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.087               0.000 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "    0.087               0.000 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196314246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    0.128               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196314246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 sdram_controller:SDRAM\|busy  " "    0.152               0.000 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196314246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 PCLK_cam  " "    0.181               0.000 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196314246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.183               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196314246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 TOP:neiroset\|conv_TOP:conv\|STOP  " "    0.285               0.000 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196314246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 TOP:neiroset\|nextstep  " "    0.409               0.000 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196314246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.876               0.000 TOP:neiroset\|memorywork:block\|step\[0\]  " "    0.876               0.000 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196314246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196314246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.072 " "Worst-case recovery slack is -2.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196314248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196314248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.072             -51.312 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -2.072             -51.312 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196314248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196314248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.160 " "Worst-case removal slack is 1.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196314251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196314251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.160               0.000 TOP:neiroset\|conv_TOP:conv\|STOP  " "    1.160               0.000 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196314251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196314251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196314258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196314258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -892.807 PCLK_cam  " "   -2.174            -892.807 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196314258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -748.247 sdram_controller:SDRAM\|rd_ready_r  " "   -2.174            -748.247 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196314258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -521.153 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "   -2.174            -521.153 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196314258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -473.000 sdram_controller:SDRAM\|busy  " "   -2.174            -473.000 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196314258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702             -42.934 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -1.702             -42.934 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196314258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.410             -11.066 TOP:neiroset\|memorywork:block\|step\[0\]  " "   -0.410             -11.066 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196314258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.003              -0.006 TOP:neiroset\|nextstep  " "   -0.003              -0.006 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196314258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.699               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196314258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.833               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196314258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.049               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    3.049               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196314258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.552               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    4.552               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196314258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.473               0.000 clk50  " "    8.473               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196314258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.550               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "   19.550               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196314258 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196314258 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 107 synchronizer chains. " "Report Metastability: Found 107 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574196314476 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 107 " "Number of Synchronizer Chains Found: 107" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574196314476 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574196314476 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574196314476 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.707 ns " "Worst Case Available Settling Time: 17.707 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574196314476 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574196314476 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196314476 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1574196314483 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~13  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196315036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~17  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196315036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~1  from: datac  to: sumout " "Cell: neiroset\|block\|Add11~1  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196315036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~5  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196315036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~9  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196315036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataa  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196315036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datab  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196315036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datac  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196315036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datad  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196315036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196315036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196315036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196315036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196315036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196315036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196315036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196315036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574196315036 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196315036 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196316340 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1574196316529 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196316529 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.178 " "Worst-case setup slack is -7.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196316530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196316530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.178             -59.768 PCLK_cam  " "   -7.178             -59.768 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196316530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.942           -4060.908 clk50  " "   -6.942           -4060.908 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196316530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.114             -84.992 TOP:neiroset\|memorywork:block\|step\[0\]  " "   -5.114             -84.992 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196316530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.083            -206.998 sdram_controller:SDRAM\|busy  " "   -5.083            -206.998 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196316530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.100            -147.715 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -4.100            -147.715 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196316530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.061             -33.631 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -4.061             -33.631 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196316530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.061           -1596.346 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "   -3.061           -1596.346 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196316530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.956             -78.744 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -2.956             -78.744 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196316530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.612            -531.483 sdram_controller:SDRAM\|rd_ready_r  " "   -2.612            -531.483 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196316530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.679              -7.736 TOP:neiroset\|nextstep  " "   -1.679              -7.736 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196316530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.858               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "   36.858               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196316530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196316530 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.311 " "Worst-case hold slack is -1.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196316721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196316721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.311             -12.168 clk50  " "   -1.311             -12.168 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196316721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.635              -1.147 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -0.635              -1.147 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196316721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.035               0.000 sdram_controller:SDRAM\|rd_ready_r  " "    0.035               0.000 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196316721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.076               0.000 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "    0.076               0.000 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196316721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    0.117               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196316721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 sdram_controller:SDRAM\|busy  " "    0.135               0.000 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196316721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 PCLK_cam  " "    0.152               0.000 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196316721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.172               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196316721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 TOP:neiroset\|conv_TOP:conv\|STOP  " "    0.294               0.000 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196316721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 TOP:neiroset\|nextstep  " "    0.369               0.000 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196316721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.753               0.000 TOP:neiroset\|memorywork:block\|step\[0\]  " "    0.753               0.000 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196316721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196316721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.994 " "Worst-case recovery slack is -1.994" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196316723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196316723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.994             -49.418 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -1.994             -49.418 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196316723 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196316723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.190 " "Worst-case removal slack is 1.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196316725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196316725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.190               0.000 TOP:neiroset\|conv_TOP:conv\|STOP  " "    1.190               0.000 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196316725 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196316725 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196316730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196316730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -915.113 PCLK_cam  " "   -2.174            -915.113 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196316730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -745.256 sdram_controller:SDRAM\|rd_ready_r  " "   -2.174            -745.256 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196316730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -489.984 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "   -2.174            -489.984 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196316730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -471.322 sdram_controller:SDRAM\|busy  " "   -2.174            -471.322 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196316730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702             -42.564 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -1.702             -42.564 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196316730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.291              -7.720 TOP:neiroset\|memorywork:block\|step\[0\]  " "   -0.291              -7.720 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196316730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 TOP:neiroset\|nextstep  " "    0.033               0.000 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196316730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.699               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196316730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.833               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196316730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.040               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    3.040               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196316730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.541               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    4.541               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196316730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.427               0.000 clk50  " "    8.427               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196316730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.542               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "   19.542               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574196316730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196316730 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 107 synchronizer chains. " "Report Metastability: Found 107 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574196316925 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 107 " "Number of Synchronizer Chains Found: 107" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574196316925 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574196316925 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574196316925 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.916 ns " "Worst Case Available Settling Time: 17.916 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574196316925 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574196316925 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196316925 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196319345 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196319352 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 11 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1578 " "Peak virtual memory: 1578 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574196319483 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 23:45:19 2019 " "Processing ended: Tue Nov 19 23:45:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574196319483 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574196319483 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574196319483 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574196319483 ""}
