#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5900adcfde30 .scope module, "load_store_unit_tb" "load_store_unit_tb" 2 4;
 .timescale -9 -12;
P_0x5900adcfdb40 .param/l "ADDR_WIDTH" 0 2 9, +C4<00000000000000000000000000010110>;
P_0x5900adcfdb80 .param/l "CLK_PERIOD" 0 2 7, +C4<00000000000000000000000000001010>;
P_0x5900adcfdbc0 .param/l "DATA_WIDTH" 0 2 8, +C4<00000000000000000000000000100000>;
P_0x5900adcfdc00 .param/l "FIFO_DEPTH" 0 2 10, +C4<00000000000000000000000000010000>;
v0x5900add24f30_0 .var/i "acc_done_count", 31 0;
v0x5900add29ac0_0 .var/i "acc_start_count", 31 0;
v0x5900add29ba0_0 .net "accelerator_data_in", 31 0, L_0x5900add08580;  1 drivers
v0x5900add29c70_0 .net "accelerator_data_out", 31 0, v0x5900add245b0_0;  1 drivers
v0x5900add29d80_0 .net "accelerator_done", 0 0, v0x5900add24690_0;  1 drivers
v0x5900add29ec0_0 .net "accelerator_start", 0 0, v0x5900add27b80_0;  1 drivers
v0x5900add29fb0_0 .var "byte0", 7 0;
v0x5900add2a090_0 .var "byte1", 7 0;
v0x5900add2a170_0 .var "byte2", 7 0;
v0x5900add2a250_0 .var "byte3", 7 0;
v0x5900add2a330_0 .var "clk", 0 0;
v0x5900add2a3d0_0 .var "count", 21 0;
v0x5900add2a490_0 .net "done", 0 0, v0x5900add27f10_0;  1 drivers
v0x5900add2a530_0 .var "expected", 31 0;
v0x5900add2a5d0_0 .var/i "i", 31 0;
v0x5900add2a6b0_0 .net "load_addr", 21 0, v0x5900add27fd0_0;  1 drivers
v0x5900add2a770_0 .var "load_base_addr", 21 0;
v0x5900add2a810_0 .var "load_complete", 0 0;
v0x5900add2a8b0_0 .var "load_data", 31 0;
v0x5900add2a980_0 .net "load_req", 0 0, v0x5900add289f0_0;  1 drivers
v0x5900add2aa50 .array "memory", 15 0, 31 0;
v0x5900add2aaf0_0 .var "reset", 0 0;
v0x5900add2ab90_0 .var "start", 0 0;
v0x5900add2ac30_0 .net "store_addr", 21 0, v0x5900add28d40_0;  1 drivers
v0x5900add2ad00_0 .var "store_base_addr", 21 0;
v0x5900add2add0_0 .var "store_complete", 0 0;
v0x5900add2aea0_0 .net "store_data", 31 0, v0x5900add29080_0;  1 drivers
v0x5900add2af70_0 .net "store_req", 0 0, v0x5900add29660_0;  1 drivers
v0x5900add2b040_0 .var "sum", 7 0;
E_0x5900add08100 .event edge, v0x5900add27f10_0;
S_0x5900adcf5e00 .scope module, "acc" "accelerator" 2 63, 3 3 0, S_0x5900adcfde30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "arst_i";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
    .port_info 5 /OUTPUT 1 "done";
P_0x5900adcf75a0 .param/l "DONE" 1 3 25, +C4<00000000000000000000000000000001>;
P_0x5900adcf75e0 .param/l "IDLE" 1 3 25, +C4<00000000000000000000000000000000>;
P_0x5900adcf7620 .param/l "NUM_WIDTH" 0 3 4, +C4<00000000000000000000000000001000>;
L_0x7dc14a66d138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5900adcefda0_0 .net *"_ivl_11", 1 0, L_0x7dc14a66d138;  1 drivers
v0x5900adcf0530_0 .net *"_ivl_12", 9 0, L_0x5900add2c150;  1 drivers
L_0x7dc14a66d180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5900adcae790_0 .net *"_ivl_15", 1 0, L_0x7dc14a66d180;  1 drivers
v0x5900adc79350_0 .net *"_ivl_16", 9 0, L_0x5900add2c2d0;  1 drivers
v0x5900add086f0_0 .net *"_ivl_18", 9 0, L_0x5900add2c480;  1 drivers
L_0x7dc14a66d1c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5900add08790_0 .net *"_ivl_21", 1 0, L_0x7dc14a66d1c8;  1 drivers
v0x5900add23c50_0 .net *"_ivl_22", 9 0, L_0x5900add2c610;  1 drivers
v0x5900add23d30_0 .net *"_ivl_24", 9 0, L_0x5900add2c750;  1 drivers
L_0x7dc14a66d210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5900add23e10_0 .net *"_ivl_27", 1 0, L_0x7dc14a66d210;  1 drivers
v0x5900add23ef0_0 .net *"_ivl_8", 9 0, L_0x5900add2c010;  1 drivers
v0x5900add23fd0_0 .net "arst_i", 0 0, v0x5900add2aaf0_0;  1 drivers
v0x5900add24090_0 .net "byte0", 7 0, L_0x5900add2bd60;  1 drivers
v0x5900add24170_0 .net "byte1", 7 0, L_0x5900add2be00;  1 drivers
v0x5900add24250_0 .net "byte2", 7 0, L_0x5900add2bea0;  1 drivers
v0x5900add24330_0 .net "byte3", 7 0, L_0x5900add2bf40;  1 drivers
v0x5900add24410_0 .net "clk_i", 0 0, v0x5900add2a330_0;  1 drivers
v0x5900add244d0_0 .net "data_in", 31 0, L_0x5900add08580;  alias, 1 drivers
v0x5900add245b0_0 .var "data_out", 31 0;
v0x5900add24690_0 .var "done", 0 0;
v0x5900add24750_0 .net "start", 0 0, v0x5900add27b80_0;  alias, 1 drivers
v0x5900add24810_0 .var "state", 0 0;
v0x5900add248d0_0 .net "sum", 9 0, L_0x5900add2c8a0;  1 drivers
E_0x5900add089a0 .event posedge, v0x5900add23fd0_0, v0x5900add24410_0;
L_0x5900add2bd60 .part L_0x5900add08580, 0, 8;
L_0x5900add2be00 .part L_0x5900add08580, 8, 8;
L_0x5900add2bea0 .part L_0x5900add08580, 16, 8;
L_0x5900add2bf40 .part L_0x5900add08580, 24, 8;
L_0x5900add2c010 .concat [ 8 2 0 0], L_0x5900add2bd60, L_0x7dc14a66d138;
L_0x5900add2c150 .concat [ 8 2 0 0], L_0x5900add2be00, L_0x7dc14a66d180;
L_0x5900add2c2d0 .arith/sum 10, L_0x5900add2c010, L_0x5900add2c150;
L_0x5900add2c480 .concat [ 8 2 0 0], L_0x5900add2bea0, L_0x7dc14a66d1c8;
L_0x5900add2c610 .arith/sum 10, L_0x5900add2c2d0, L_0x5900add2c480;
L_0x5900add2c750 .concat [ 8 2 0 0], L_0x5900add2bf40, L_0x7dc14a66d210;
L_0x5900add2c8a0 .arith/sum 10, L_0x5900add2c610, L_0x5900add2c750;
S_0x5900add24a70 .scope module, "dut" "load_store_unit" 2 40, 4 3 0, S_0x5900adcfde30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 22 "load_base_addr";
    .port_info 5 /INPUT 22 "store_base_addr";
    .port_info 6 /INPUT 22 "count";
    .port_info 7 /OUTPUT 1 "load_req";
    .port_info 8 /OUTPUT 22 "load_addr";
    .port_info 9 /INPUT 32 "load_data";
    .port_info 10 /INPUT 1 "load_complete";
    .port_info 11 /OUTPUT 1 "store_req";
    .port_info 12 /OUTPUT 22 "store_addr";
    .port_info 13 /OUTPUT 32 "store_data";
    .port_info 14 /INPUT 1 "store_complete";
    .port_info 15 /OUTPUT 1 "accelerator_start";
    .port_info 16 /INPUT 1 "accelerator_done";
    .port_info 17 /OUTPUT 32 "accelerator_data_out";
    .port_info 18 /INPUT 32 "accelerator_data_in";
P_0x5900adc799d0 .param/l "LOADER_IDLE" 0 4 70, C4<00>;
P_0x5900adc79a10 .param/l "LOADER_LOAD_REQ" 0 4 71, C4<01>;
P_0x5900adc79a50 .param/l "LOADER_LOAD_WAIT" 0 4 72, C4<10>;
P_0x5900adc79a90 .param/l "STORER_DEQUEUE" 0 4 76, C4<01>;
P_0x5900adc79ad0 .param/l "STORER_IDLE" 0 4 75, C4<00>;
P_0x5900adc79b10 .param/l "STORER_STORE_REQ" 0 4 77, C4<10>;
P_0x5900adc79b50 .param/l "STORER_STORE_WAIT" 0 4 78, C4<11>;
L_0x5900adcefc40 .functor NOT 1, v0x5900add2aaf0_0, C4<0>, C4<0>, C4<0>;
L_0x5900add08510 .functor NOT 1, v0x5900add2aaf0_0, C4<0>, C4<0>, C4<0>;
L_0x5900add08580 .functor BUFZ 32, v0x5900add25a90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5900add27960_0 .net "accelerator_data_in", 31 0, L_0x5900add08580;  alias, 1 drivers
v0x5900add27a40_0 .net "accelerator_data_out", 31 0, v0x5900add245b0_0;  alias, 1 drivers
v0x5900add27ae0_0 .net "accelerator_done", 0 0, v0x5900add24690_0;  alias, 1 drivers
v0x5900add27b80_0 .var "accelerator_start", 0 0;
v0x5900add27c50_0 .net "clk", 0 0, v0x5900add2a330_0;  alias, 1 drivers
v0x5900add27cf0_0 .net "count", 21 0, v0x5900add2a3d0_0;  1 drivers
v0x5900add27d90_0 .var "current_load_addr", 21 0;
v0x5900add27e30_0 .var "current_store_addr", 21 0;
v0x5900add27f10_0 .var "done", 0 0;
v0x5900add27fd0_0 .var "load_addr", 21 0;
v0x5900add280b0_0 .net "load_base_addr", 21 0, v0x5900add2a770_0;  1 drivers
v0x5900add28190_0 .net "load_complete", 0 0, v0x5900add2a810_0;  1 drivers
v0x5900add28250_0 .var "load_counter", 31 0;
v0x5900add28330_0 .net "load_data", 31 0, v0x5900add2a8b0_0;  1 drivers
v0x5900add28410_0 .var "load_fifo_data_in", 31 0;
v0x5900add284d0_0 .net "load_fifo_data_out", 31 0, v0x5900add25a90_0;  1 drivers
v0x5900add285a0_0 .net "load_fifo_empty", 0 0, L_0x5900add2b630;  1 drivers
v0x5900add28780_0 .net "load_fifo_full", 0 0, L_0x5900adcf7440;  1 drivers
v0x5900add28850_0 .var "load_fifo_read_en", 0 0;
v0x5900add28920_0 .var "load_fifo_write_en", 0 0;
v0x5900add289f0_0 .var "load_req", 0 0;
v0x5900add28a90_0 .var "loader_state", 1 0;
v0x5900add28b30_0 .net "reset", 0 0, v0x5900add2aaf0_0;  alias, 1 drivers
v0x5900add28c00_0 .net "start", 0 0, v0x5900add2ab90_0;  1 drivers
v0x5900add28ca0_0 .var "start_delay", 0 0;
v0x5900add28d40_0 .var "store_addr", 21 0;
v0x5900add28e00_0 .net "store_base_addr", 21 0, v0x5900add2ad00_0;  1 drivers
v0x5900add28ee0_0 .net "store_complete", 0 0, v0x5900add2add0_0;  1 drivers
v0x5900add28fa0_0 .var "store_counter", 31 0;
v0x5900add29080_0 .var "store_data", 31 0;
v0x5900add29160_0 .var "store_fifo_data_in", 31 0;
v0x5900add29250_0 .net "store_fifo_data_out", 31 0, v0x5900add26e70_0;  1 drivers
v0x5900add29320_0 .net "store_fifo_empty", 0 0, L_0x5900add2bc20;  1 drivers
v0x5900add293f0_0 .net "store_fifo_full", 0 0, L_0x5900adcae630;  1 drivers
v0x5900add294c0_0 .var "store_fifo_read_en", 0 0;
v0x5900add29590_0 .var "store_fifo_write_en", 0 0;
v0x5900add29660_0 .var "store_req", 0 0;
v0x5900add29700_0 .var "storer_state", 1 0;
S_0x5900add251a0 .scope module, "load_fifo" "fifo" 4 47, 5 3 0, S_0x5900add24a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "w_en";
    .port_info 3 /INPUT 1 "r_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_0x5900add25380 .param/l "PTR_WIDTH" 0 5 11, +C4<00000000000000000000000000000100>;
L_0x5900adcf5ce0 .functor XOR 1, v0x5900add28920_0, v0x5900add28850_0, C4<0>, C4<0>;
L_0x5900adcf7440 .functor AND 1, L_0x5900add2b360, L_0x5900adcf5ce0, C4<1>, C4<1>;
L_0x7dc14a66d018 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5900add255a0_0 .net/2u *"_ivl_0", 3 0, L_0x7dc14a66d018;  1 drivers
v0x5900add256a0_0 .net *"_ivl_10", 0 0, L_0x5900adcf5ce0;  1 drivers
L_0x7dc14a66d060 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5900add25760_0 .net/2u *"_ivl_4", 3 0, L_0x7dc14a66d060;  1 drivers
v0x5900add25820_0 .net *"_ivl_8", 0 0, L_0x5900add2b360;  1 drivers
v0x5900add258e0_0 .net "clk", 0 0, v0x5900add2a330_0;  alias, 1 drivers
v0x5900add259d0_0 .net "data_in", 31 0, v0x5900add28410_0;  1 drivers
v0x5900add25a90_0 .var "data_out", 31 0;
v0x5900add25b70_0 .net "empty", 0 0, L_0x5900add2b630;  alias, 1 drivers
v0x5900add25c30 .array "fifo", 15 0, 31 0;
v0x5900add25cf0_0 .net "full", 0 0, L_0x5900adcf7440;  alias, 1 drivers
v0x5900add25db0_0 .net "r_en", 0 0, v0x5900add28850_0;  1 drivers
v0x5900add25e70_0 .var "r_ptr", 3 0;
v0x5900add25f50_0 .net "r_ptr_next", 3 0, L_0x5900add2b210;  1 drivers
v0x5900add26030_0 .net "rst_n", 0 0, L_0x5900adcefc40;  1 drivers
v0x5900add260f0_0 .net "w_en", 0 0, v0x5900add28920_0;  1 drivers
v0x5900add261b0_0 .var "w_ptr", 3 0;
v0x5900add26290_0 .net "w_ptr_next", 3 0, L_0x5900add2b110;  1 drivers
E_0x5900add08140 .event posedge, v0x5900add24410_0;
E_0x5900add08a20/0 .event negedge, v0x5900add26030_0;
E_0x5900add08a20/1 .event posedge, v0x5900add24410_0;
E_0x5900add08a20 .event/or E_0x5900add08a20/0, E_0x5900add08a20/1;
L_0x5900add2b110 .arith/sum 4, v0x5900add261b0_0, L_0x7dc14a66d018;
L_0x5900add2b210 .arith/sum 4, v0x5900add25e70_0, L_0x7dc14a66d060;
L_0x5900add2b360 .cmp/eq 4, L_0x5900add2b110, v0x5900add25e70_0;
L_0x5900add2b630 .cmp/eq 4, v0x5900add261b0_0, v0x5900add25e70_0;
S_0x5900add26580 .scope module, "store_fifo" "fifo" 4 58, 5 3 0, S_0x5900add24a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "w_en";
    .port_info 3 /INPUT 1 "r_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_0x5900add26730 .param/l "PTR_WIDTH" 0 5 11, +C4<00000000000000000000000000000100>;
L_0x5900adcf03d0 .functor XOR 1, v0x5900add29590_0, v0x5900add294c0_0, C4<0>, C4<0>;
L_0x5900adcae630 .functor AND 1, L_0x5900add2b950, L_0x5900adcf03d0, C4<1>, C4<1>;
L_0x7dc14a66d0a8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5900add26910_0 .net/2u *"_ivl_0", 3 0, L_0x7dc14a66d0a8;  1 drivers
v0x5900add26a10_0 .net *"_ivl_10", 0 0, L_0x5900adcf03d0;  1 drivers
L_0x7dc14a66d0f0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5900add26ad0_0 .net/2u *"_ivl_4", 3 0, L_0x7dc14a66d0f0;  1 drivers
v0x5900add26b90_0 .net *"_ivl_8", 0 0, L_0x5900add2b950;  1 drivers
v0x5900add26c50_0 .net "clk", 0 0, v0x5900add2a330_0;  alias, 1 drivers
v0x5900add26d90_0 .net "data_in", 31 0, v0x5900add29160_0;  1 drivers
v0x5900add26e70_0 .var "data_out", 31 0;
v0x5900add26f50_0 .net "empty", 0 0, L_0x5900add2bc20;  alias, 1 drivers
v0x5900add27010 .array "fifo", 15 0, 31 0;
v0x5900add270d0_0 .net "full", 0 0, L_0x5900adcae630;  alias, 1 drivers
v0x5900add27190_0 .net "r_en", 0 0, v0x5900add294c0_0;  1 drivers
v0x5900add27250_0 .var "r_ptr", 3 0;
v0x5900add27330_0 .net "r_ptr_next", 3 0, L_0x5900add2b860;  1 drivers
v0x5900add27410_0 .net "rst_n", 0 0, L_0x5900add08510;  1 drivers
v0x5900add274d0_0 .net "w_en", 0 0, v0x5900add29590_0;  1 drivers
v0x5900add27590_0 .var "w_ptr", 3 0;
v0x5900add27670_0 .net "w_ptr_next", 3 0, L_0x5900add2b770;  1 drivers
E_0x5900add08a60/0 .event negedge, v0x5900add27410_0;
E_0x5900add08a60/1 .event posedge, v0x5900add24410_0;
E_0x5900add08a60 .event/or E_0x5900add08a60/0, E_0x5900add08a60/1;
L_0x5900add2b770 .arith/sum 4, v0x5900add27590_0, L_0x7dc14a66d0a8;
L_0x5900add2b860 .arith/sum 4, v0x5900add27250_0, L_0x7dc14a66d0f0;
L_0x5900add2b950 .cmp/eq 4, L_0x5900add2b770, v0x5900add27250_0;
L_0x5900add2bc20 .cmp/eq 4, v0x5900add27590_0, v0x5900add27250_0;
    .scope S_0x5900add251a0;
T_0 ;
    %wait E_0x5900add08a20;
    %load/vec4 v0x5900add26030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5900add261b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5900add25e70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5900add25a90_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5900add251a0;
T_1 ;
    %wait E_0x5900add08140;
    %load/vec4 v0x5900add260f0_0;
    %load/vec4 v0x5900add25cf0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x5900add259d0_0;
    %load/vec4 v0x5900add261b0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5900add25c30, 0, 4;
    %load/vec4 v0x5900add261b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5900add261b0_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5900add251a0;
T_2 ;
    %wait E_0x5900add08140;
    %load/vec4 v0x5900add25db0_0;
    %load/vec4 v0x5900add25b70_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x5900add25e70_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5900add25c30, 4;
    %assign/vec4 v0x5900add25a90_0, 0;
    %load/vec4 v0x5900add25e70_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5900add25e70_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5900add26580;
T_3 ;
    %wait E_0x5900add08a60;
    %load/vec4 v0x5900add27410_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5900add27590_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5900add27250_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5900add26e70_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5900add26580;
T_4 ;
    %wait E_0x5900add08140;
    %load/vec4 v0x5900add274d0_0;
    %load/vec4 v0x5900add270d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5900add26d90_0;
    %load/vec4 v0x5900add27590_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5900add27010, 0, 4;
    %load/vec4 v0x5900add27590_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5900add27590_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5900add26580;
T_5 ;
    %wait E_0x5900add08140;
    %load/vec4 v0x5900add27190_0;
    %load/vec4 v0x5900add26f50_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5900add27250_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5900add27010, 4;
    %assign/vec4 v0x5900add26e70_0, 0;
    %load/vec4 v0x5900add27250_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5900add27250_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5900add24a70;
T_6 ;
    %wait E_0x5900add089a0;
    %load/vec4 v0x5900add28b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5900add28a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5900add289f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5900add28250_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x5900add27d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5900add28920_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5900add28a90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5900add28a90_0, 0;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0x5900add28c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0x5900add280b0_0;
    %assign/vec4 v0x5900add27d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5900add28250_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5900add28a90_0, 0;
T_6.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5900add28920_0, 0;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v0x5900add28780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5900add289f0_0, 0;
    %load/vec4 v0x5900add27d90_0;
    %assign/vec4 v0x5900add27fd0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5900add28a90_0, 0;
T_6.9 ;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v0x5900add28190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5900add289f0_0, 0;
    %load/vec4 v0x5900add28330_0;
    %assign/vec4 v0x5900add28410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5900add28920_0, 0;
    %load/vec4 v0x5900add28250_0;
    %load/vec4 v0x5900add27cf0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/u;
    %jmp/0xz  T_6.13, 5;
    %load/vec4 v0x5900add27d90_0;
    %addi 1, 0, 22;
    %assign/vec4 v0x5900add27d90_0, 0;
    %load/vec4 v0x5900add28250_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5900add28250_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5900add28a90_0, 0;
    %jmp T_6.14;
T_6.13 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5900add28a90_0, 0;
T_6.14 ;
    %jmp T_6.12;
T_6.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5900add28920_0, 0;
T_6.12 ;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5900add24a70;
T_7 ;
    %wait E_0x5900add089a0;
    %load/vec4 v0x5900add28b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5900add29700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5900add29660_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5900add28fa0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x5900add27e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5900add294c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5900add27f10_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5900add29700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5900add29700_0, 0;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0x5900add29320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5900add29700_0, 0;
    %load/vec4 v0x5900add28c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %load/vec4 v0x5900add28e00_0;
    %assign/vec4 v0x5900add27e30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5900add28fa0_0, 0;
T_7.10 ;
T_7.8 ;
    %jmp T_7.7;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5900add294c0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5900add29700_0, 0;
    %jmp T_7.7;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5900add294c0_0, 0;
    %load/vec4 v0x5900add29250_0;
    %assign/vec4 v0x5900add29080_0, 0;
    %load/vec4 v0x5900add27e30_0;
    %assign/vec4 v0x5900add28d40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5900add29660_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5900add29700_0, 0;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0x5900add28ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5900add29660_0, 0;
    %load/vec4 v0x5900add27e30_0;
    %addi 1, 0, 22;
    %assign/vec4 v0x5900add27e30_0, 0;
    %load/vec4 v0x5900add28fa0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5900add28fa0_0, 0;
    %load/vec4 v0x5900add28fa0_0;
    %load/vec4 v0x5900add27cf0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/u;
    %jmp/0xz  T_7.14, 5;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5900add29700_0, 0;
    %jmp T_7.15;
T_7.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5900add27f10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5900add29700_0, 0;
T_7.15 ;
T_7.12 ;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5900add24a70;
T_8 ;
    %wait E_0x5900add089a0;
    %load/vec4 v0x5900add28b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5900add27b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5900add28850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5900add29590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5900add28ca0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5900add28850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5900add29590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5900add28ca0_0, 0;
    %load/vec4 v0x5900add285a0_0;
    %nor/r;
    %load/vec4 v0x5900add27b80_0;
    %nor/r;
    %and;
    %load/vec4 v0x5900add28ca0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5900add28850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5900add28ca0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x5900add28ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5900add27b80_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x5900add27b80_0;
    %load/vec4 v0x5900add27ae0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x5900add27a40_0;
    %assign/vec4 v0x5900add29160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5900add29590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5900add27b80_0, 0;
T_8.6 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5900adcf5e00;
T_9 ;
    %wait E_0x5900add089a0;
    %load/vec4 v0x5900add23fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5900add24810_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5900add245b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5900add24690_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5900add24810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5900add24810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5900add24690_0, 0;
    %jmp T_9.5;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5900add24690_0, 0;
    %load/vec4 v0x5900add24750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5900add24810_0, 0;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x5900add248d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5900add245b0_0, 0;
T_9.6 ;
    %jmp T_9.5;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5900add24690_0, 0;
    %load/vec4 v0x5900add24750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5900add24810_0, 0;
T_9.8 ;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5900adcfde30;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5900add29ac0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5900add24f30_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x5900adcfde30;
T_11 ;
    %delay 5000, 0;
    %load/vec4 v0x5900add2a330_0;
    %inv;
    %store/vec4 v0x5900add2a330_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5900adcfde30;
T_12 ;
    %vpi_call 2 88 "$dumpfile", "wave_lsu.vcd" {0 0 0};
    %vpi_call 2 89 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5900adcfde30 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x5900adcfde30;
T_13 ;
    %wait E_0x5900add08140;
    %load/vec4 v0x5900add2a980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %delay 10000, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5900add2aa50, 4;
    %assign/vec4 v0x5900add2a8b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5900add2a810_0, 0;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5900add2a810_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5900add2a810_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5900adcfde30;
T_14 ;
    %wait E_0x5900add08140;
    %load/vec4 v0x5900add2af70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %delay 10000, 0;
    %load/vec4 v0x5900add2aea0_0;
    %load/vec4 v0x5900add2ac30_0;
    %parti/s 4, 2, 3;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5900add2aa50, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5900add2add0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5900add2add0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5900add2add0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5900adcfde30;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5900add2a330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5900add2aaf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5900add2ab90_0, 0, 1;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x5900add2a770_0, 0, 22;
    %pushi/vec4 16, 0, 22;
    %store/vec4 v0x5900add2ad00_0, 0, 22;
    %pushi/vec4 4, 0, 22;
    %store/vec4 v0x5900add2a3d0_0, 0, 22;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5900add2a8b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5900add2a810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5900add2add0_0, 0, 1;
    %pushi/vec4 16908288, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5900add2aa50, 4, 0;
    %pushi/vec4 16843009, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5900add2aa50, 4, 0;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5900add2aa50, 4, 0;
    %pushi/vec4 2155905152, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5900add2aa50, 4, 0;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5900add2aaf0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 143 "$display", "Starting load-store operation..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5900add2ab90_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5900add2ab90_0, 0, 1;
T_15.0 ;
    %load/vec4 v0x5900add2a490_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_15.1, 6;
    %wait E_0x5900add08100;
    %jmp T_15.0;
T_15.1 ;
    %vpi_call 2 150 "$display", "Load-store operation completed at time %t", $time {0 0 0};
    %vpi_call 2 153 "$display", "Verifying stored data..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5900add2a5d0_0, 0, 32;
T_15.2 ;
    %load/vec4 v0x5900add2a5d0_0;
    %load/vec4 v0x5900add2a3d0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_15.3, 5;
    %ix/getv/s 4, v0x5900add2a5d0_0;
    %load/vec4a v0x5900add2aa50, 4;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5900add29fb0_0, 0, 8;
    %ix/getv/s 4, v0x5900add2a5d0_0;
    %load/vec4a v0x5900add2aa50, 4;
    %parti/s 8, 8, 5;
    %store/vec4 v0x5900add2a090_0, 0, 8;
    %ix/getv/s 4, v0x5900add2a5d0_0;
    %load/vec4a v0x5900add2aa50, 4;
    %parti/s 8, 16, 6;
    %store/vec4 v0x5900add2a170_0, 0, 8;
    %ix/getv/s 4, v0x5900add2a5d0_0;
    %load/vec4a v0x5900add2aa50, 4;
    %parti/s 8, 24, 6;
    %store/vec4 v0x5900add2a250_0, 0, 8;
    %load/vec4 v0x5900add29fb0_0;
    %load/vec4 v0x5900add2a090_0;
    %add;
    %load/vec4 v0x5900add2a170_0;
    %add;
    %load/vec4 v0x5900add2a250_0;
    %add;
    %store/vec4 v0x5900add2b040_0, 0, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5900add2b040_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5900add2a530_0, 0, 32;
    %pushi/vec4 4, 0, 33;
    %load/vec4 v0x5900add2a5d0_0;
    %pad/s 33;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x5900add2aa50, 4;
    %load/vec4 v0x5900add2a530_0;
    %cmp/e;
    %jmp/0xz  T_15.4, 4;
    %load/vec4 v0x5900add2ad00_0;
    %pad/u 32;
    %load/vec4 v0x5900add2a5d0_0;
    %muli 4, 0, 32;
    %add;
    %pushi/vec4 4, 0, 33;
    %load/vec4 v0x5900add2a5d0_0;
    %pad/s 33;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x5900add2aa50, 4;
    %vpi_call 2 162 "$display", "PASS: memory[0x%h] = 0x%h", S<1,vec4,u32>, S<0,vec4,u32> {2 0 0};
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x5900add2ad00_0;
    %pad/u 32;
    %load/vec4 v0x5900add2a5d0_0;
    %muli 4, 0, 32;
    %add;
    %pushi/vec4 4, 0, 33;
    %load/vec4 v0x5900add2a5d0_0;
    %pad/s 33;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x5900add2aa50, 4;
    %vpi_call 2 164 "$display", "FAIL: memory[0x%h] = 0x%h, expected 0x%h", S<1,vec4,u32>, S<0,vec4,u32>, v0x5900add2a530_0 {2 0 0};
T_15.5 ;
    %load/vec4 v0x5900add2a5d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5900add2a5d0_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
    %vpi_call 2 170 "$display", "Accelerator start count: %d", v0x5900add29ac0_0 {0 0 0};
    %vpi_call 2 171 "$display", "Accelerator done count: %d", v0x5900add24f30_0 {0 0 0};
    %load/vec4 v0x5900add29ac0_0;
    %load/vec4 v0x5900add2a3d0_0;
    %pad/u 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5900add24f30_0;
    %load/vec4 v0x5900add2a3d0_0;
    %pad/u 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %vpi_call 2 173 "$display", "PASS: Accelerator activated correctly." {0 0 0};
    %jmp T_15.7;
T_15.6 ;
    %vpi_call 2 175 "$display", "FAIL: Accelerator activation mismatch." {0 0 0};
T_15.7 ;
    %delay 50000, 0;
    %vpi_call 2 180 "$display", "Simulation finished." {0 0 0};
    %vpi_call 2 181 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x5900adcfde30;
T_16 ;
    %wait E_0x5900add08140;
    %load/vec4 v0x5900add29ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x5900add29ac0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5900add29ac0_0, 0;
T_16.0 ;
    %load/vec4 v0x5900add29d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x5900add24f30_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5900add24f30_0, 0;
T_16.2 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5900adcfde30;
T_17 ;
    %vpi_call 2 194 "$monitor", "Time=%t | State: loader=%0d, storer=%0d | load_req=%b, store_req=%b, acc_start=%b, done=%b", $time, v0x5900add28a90_0, v0x5900add29700_0, v0x5900add2a980_0, v0x5900add2af70_0, v0x5900add29ec0_0, v0x5900add2a490_0 {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "load_store_unit_tb.v";
    "../8int-sum/4num-sum.v";
    "load_store_unit.v";
    "fifo.v";
