0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.sim/tests/impl/timing/xsim/risc_cpu_8_test_time_impl.v,1521478244,verilog,,,,LDCP_HD43;LDCP_HD44;LDCP_HD45;LDCP_HD46;LDCP_HD47;LDCP_HD48;LDCP_HD49;LDCP_UNIQ_BASE_;datapath_8;glbl;memory_8_4;register_8;register_8_0;register_8_1;register_8_2;risc_controller_8;risc_cpu_8,,,,,,,,
C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/tests/new/risc_controller_8_test.vhd,1521470399,vhdl,,,,risc_controller_8_test,,,,,,,,
C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu_8/risc_cpu_8.srcs/tests/new/risc_cpu_8_test.vhd,1521474378,vhdl,,,,risc_cpu_8_test,,,,,,,,
