// Seed: 58439278
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  id_6(
      .id_0(id_3), .id_1(1'b0), .id_2(id_4), .id_3(1), .id_4(id_4), .id_5(1 ^ 1 + 1), .id_6(1)
  );
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1
);
  assign id_3 = 1;
  module_0(
      id_3, id_3, id_3, id_3, id_3
  );
  wire id_4;
endmodule
