<stg><name>process_word</name>


<trans_list>

<trans id="57" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:0 %wrd_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %wrd

]]></Node>
<StgValue><ssdm name="wrd_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:1 %words_per_image_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %words_per_image

]]></Node>
<StgValue><ssdm name="words_per_image_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:2 %log_width_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %log_width

]]></Node>
<StgValue><ssdm name="log_width_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:21 %word_buffer_m_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %word_buffer_m_offset

]]></Node>
<StgValue><ssdm name="word_buffer_m_offset_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
entry:22 %tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %word_buffer_m_offset_read, i3 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="3">
<![CDATA[
entry:23 %zext_ln106 = zext i3 %log_width_read

]]></Node>
<StgValue><ssdm name="zext_ln106"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:24 %add_ln106 = add i4 %zext_ln106, i4 13

]]></Node>
<StgValue><ssdm name="add_ln106"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="4">
<![CDATA[
entry:25 %sext_ln106 = sext i4 %add_ln106

]]></Node>
<StgValue><ssdm name="sext_ln106"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:26 %shl_ln106 = shl i32 1, i32 %sext_ln106

]]></Node>
<StgValue><ssdm name="shl_ln106"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="32">
<![CDATA[
entry:27 %slices_per_line = trunc i32 %shl_ln106

]]></Node>
<StgValue><ssdm name="slices_per_line"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="5">
<![CDATA[
entry:28 %zext_ln1019 = zext i5 %words_per_image_read

]]></Node>
<StgValue><ssdm name="zext_ln1019"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:29 %last_wrd = icmp_eq  i8 %zext_ln1019, i8 %wrd_read

]]></Node>
<StgValue><ssdm name="last_wrd"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="5">
<![CDATA[
entry:30 %rhs = zext i5 %slices_per_line

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:31 %add_ln114 = add i6 %rhs, i6 56

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="3" op_0_bw="6">
<![CDATA[
entry:32 %trunc_ln114 = trunc i6 %add_ln114

]]></Node>
<StgValue><ssdm name="trunc_ln114"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="1" op_3_bw="2" op_4_bw="1" op_5_bw="1" op_6_bw="4" op_7_bw="2" op_8_bw="6" op_9_bw="1" op_10_bw="2">
<![CDATA[
entry:33 %call_ln114 = call void @process_word_Pipeline_VITIS_LOOP_113_1, i3 %trunc_ln114, i1 %word_buffer_m_offset_read, i2 %old_word_buffer_m, i1 %lb, i1 %rb, i4 %tmp, i2 %line_buffer_m_2, i6 %add_ln114, i1 %last_wrd, i2 %word_buffer_m

]]></Node>
<StgValue><ssdm name="call_ln114"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:44 %first_wrd = icmp_eq  i8 %wrd_read, i8 0

]]></Node>
<StgValue><ssdm name="first_wrd"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="1" op_3_bw="2" op_4_bw="1" op_5_bw="1" op_6_bw="4" op_7_bw="2" op_8_bw="6" op_9_bw="1" op_10_bw="2">
<![CDATA[
entry:33 %call_ln114 = call void @process_word_Pipeline_VITIS_LOOP_113_1, i3 %trunc_ln114, i1 %word_buffer_m_offset_read, i2 %old_word_buffer_m, i1 %lb, i1 %rb, i4 %tmp, i2 %line_buffer_m_2, i6 %add_ln114, i1 %last_wrd, i2 %word_buffer_m

]]></Node>
<StgValue><ssdm name="call_ln114"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:3 %p_read_1 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read17

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:4 %p_read_2 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read16

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:5 %p_read_3 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read15

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:6 %p_read_4 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read14

]]></Node>
<StgValue><ssdm name="p_read_4"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:7 %p_read_5 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read13

]]></Node>
<StgValue><ssdm name="p_read_5"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:8 %p_read_6 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read12

]]></Node>
<StgValue><ssdm name="p_read_6"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:9 %p_read_7 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read11

]]></Node>
<StgValue><ssdm name="p_read_7"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:10 %p_read_8 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read10

]]></Node>
<StgValue><ssdm name="p_read_8"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:11 %p_read_9 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read9

]]></Node>
<StgValue><ssdm name="p_read_9"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:12 %p_read_10 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read8

]]></Node>
<StgValue><ssdm name="p_read_10"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:13 %p_read_11 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read7

]]></Node>
<StgValue><ssdm name="p_read_11"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:14 %p_read_12 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read6

]]></Node>
<StgValue><ssdm name="p_read_12"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:15 %p_read_13 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read5

]]></Node>
<StgValue><ssdm name="p_read_13"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:16 %p_read_14 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read4

]]></Node>
<StgValue><ssdm name="p_read_14"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:17 %p_read_15 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read3

]]></Node>
<StgValue><ssdm name="p_read_15"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:18 %p_read_16 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_16"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:19 %p_read_17 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_17"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:20 %p_read19 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read

]]></Node>
<StgValue><ssdm name="p_read19"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry:34 %select_ln186 = select i1 %word_buffer_m_offset_read, i1 %p_read_1, i1 %p_read_2

]]></Node>
<StgValue><ssdm name="select_ln186"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry:35 %select_ln186_1 = select i1 %word_buffer_m_offset_read, i1 %p_read_3, i1 %p_read_4

]]></Node>
<StgValue><ssdm name="select_ln186_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry:36 %select_ln186_2 = select i1 %word_buffer_m_offset_read, i1 %p_read_5, i1 %p_read_6

]]></Node>
<StgValue><ssdm name="select_ln186_2"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry:37 %select_ln186_3 = select i1 %word_buffer_m_offset_read, i1 %p_read_7, i1 %p_read_8

]]></Node>
<StgValue><ssdm name="select_ln186_3"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry:38 %select_ln186_4 = select i1 %word_buffer_m_offset_read, i1 %p_read_9, i1 %p_read_10

]]></Node>
<StgValue><ssdm name="select_ln186_4"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry:39 %select_ln186_5 = select i1 %word_buffer_m_offset_read, i1 %p_read_11, i1 %p_read_12

]]></Node>
<StgValue><ssdm name="select_ln186_5"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry:40 %select_ln186_6 = select i1 %word_buffer_m_offset_read, i1 %p_read_13, i1 %p_read_14

]]></Node>
<StgValue><ssdm name="select_ln186_6"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry:41 %select_ln186_7 = select i1 %word_buffer_m_offset_read, i1 %p_read_15, i1 %p_read_16

]]></Node>
<StgValue><ssdm name="select_ln186_7"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry:42 %select_ln186_8 = select i1 %word_buffer_m_offset_read, i1 %p_read_17, i1 %p_read19

]]></Node>
<StgValue><ssdm name="select_ln186_8"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="5" op_16_bw="0" op_17_bw="0">
<![CDATA[
entry:43 %call_ln125 = call void @process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2, i4 %tmp, i2 %line_buffer_m_0, i2 %line_buffer_m_1, i2 %line_buffer_m_2, i1 %select_ln186, i1 %select_ln186_1, i1 %select_ln186_2, i1 %select_ln186_3, i1 %select_ln186_4, i1 %select_ln186_5, i1 %select_ln186_6, i1 %select_ln186_7, i1 %select_ln186_8, i1 %word_buffer_m_offset_read, i5 %conv_out_buffer_m

]]></Node>
<StgValue><ssdm name="call_ln125"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="53" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="5" op_16_bw="0" op_17_bw="0">
<![CDATA[
entry:43 %call_ln125 = call void @process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2, i4 %tmp, i2 %line_buffer_m_0, i2 %line_buffer_m_1, i2 %line_buffer_m_2, i1 %select_ln186, i1 %select_ln186_1, i1 %select_ln186_2, i1 %select_ln186_3, i1 %select_ln186_4, i1 %select_ln186_5, i1 %select_ln186_6, i1 %select_ln186_7, i1 %select_ln186_8, i1 %word_buffer_m_offset_read, i5 %conv_out_buffer_m

]]></Node>
<StgValue><ssdm name="call_ln125"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="54" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="5" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="2" op_10_bw="0" op_11_bw="0">
<![CDATA[
entry:45 %call_ln125 = call void @process_word_Pipeline_VITIS_LOOP_142_4, i4 %tmp, i2 %word_buffer_m, i2 %line_buffer_m_0, i2 %line_buffer_m_1, i5 %slices_per_line, i1 %lb, i1 %rb, i1 %first_wrd, i2 %old_word_buffer_m

]]></Node>
<StgValue><ssdm name="call_ln125"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="55" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="5" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="2" op_10_bw="0" op_11_bw="0">
<![CDATA[
entry:45 %call_ln125 = call void @process_word_Pipeline_VITIS_LOOP_142_4, i4 %tmp, i2 %word_buffer_m, i2 %line_buffer_m_0, i2 %line_buffer_m_1, i5 %slices_per_line, i1 %lb, i1 %rb, i1 %first_wrd, i2 %old_word_buffer_m

]]></Node>
<StgValue><ssdm name="call_ln125"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0">
<![CDATA[
entry:46 %ret_ln176 = ret

]]></Node>
<StgValue><ssdm name="ret_ln176"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
