

================================================================
== Vivado HLS Report for 'blur_Mat2AXIM'
================================================================
* Date:           Thu Nov 30 23:34:10 2017

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        medium_maxi
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2083322|  2083322|  2083322|  2083322|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------+----------------+---------+---------+---------+---------+---------+
        |                          |                |      Latency      |      Interval     | Pipeline|
        |         Instance         |     Module     |   min   |   max   |   min   |   max   |   Type  |
        +--------------------------+----------------+---------+---------+---------+---------+---------+
        |grp_blur_Mat2Array_fu_34  |blur_Mat2Array  |  2083321|  2083321|  2083321|  2083321|   none  |
        +--------------------------+----------------+---------+---------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      1|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     135|    131|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      5|
|Register         |        -|      -|      36|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     171|    137|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------+---------+-------+-----+-----+
    |         Instance         |     Module     | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------+---------+-------+-----+-----+
    |grp_blur_Mat2Array_fu_34  |blur_Mat2Array  |        0|      0|  135|  131|
    +--------------------------+----------------+---------+-------+-----+-----+
    |Total                     |                |        0|      0|  135|  131|
    +--------------------------+----------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------+----------+-------+---+----+------------+------------+
    | Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+-------+---+----+------------+------------+
    |ap_sig_bdd_98  |    or    |      0|  0|   1|           1|           1|
    +---------------+----------+-------+---+----+------------+------------+
    |Total          |          |      0|  0|   1|           1|           1|
    +---------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |   1|          3|    1|          3|
    |img_data_stream_V_read  |   1|          2|    1|          2|
    |m_axi_fb_AWVALID        |   1|          2|    1|          2|
    |m_axi_fb_BREADY         |   1|          2|    1|          2|
    |m_axi_fb_WVALID         |   1|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |   5|         11|    5|         11|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                       |   2|   0|    2|          0|
    |ap_done_reg                                     |   1|   0|    1|          0|
    |grp_blur_Mat2Array_fu_34_ap_start_ap_start_reg  |   1|   0|    1|          0|
    |image_out_read_reg_44                           |  32|   0|   32|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           |  36|   0|   36|          0|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |   blur_Mat2AXIM   | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |   blur_Mat2AXIM   | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |   blur_Mat2AXIM   | return value |
|ap_done                    | out |    1| ap_ctrl_hs |   blur_Mat2AXIM   | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |   blur_Mat2AXIM   | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |   blur_Mat2AXIM   | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |   blur_Mat2AXIM   | return value |
|img_data_stream_V_dout     |  in |    8|   ap_fifo  | img_data_stream_V |    pointer   |
|img_data_stream_V_empty_n  |  in |    1|   ap_fifo  | img_data_stream_V |    pointer   |
|img_data_stream_V_read     | out |    1|   ap_fifo  | img_data_stream_V |    pointer   |
|m_axi_fb_AWVALID           | out |    1|    m_axi   |         fb        |    pointer   |
|m_axi_fb_AWREADY           |  in |    1|    m_axi   |         fb        |    pointer   |
|m_axi_fb_AWADDR            | out |   32|    m_axi   |         fb        |    pointer   |
|m_axi_fb_AWID              | out |    1|    m_axi   |         fb        |    pointer   |
|m_axi_fb_AWLEN             | out |   32|    m_axi   |         fb        |    pointer   |
|m_axi_fb_AWSIZE            | out |    3|    m_axi   |         fb        |    pointer   |
|m_axi_fb_AWBURST           | out |    2|    m_axi   |         fb        |    pointer   |
|m_axi_fb_AWLOCK            | out |    2|    m_axi   |         fb        |    pointer   |
|m_axi_fb_AWCACHE           | out |    4|    m_axi   |         fb        |    pointer   |
|m_axi_fb_AWPROT            | out |    3|    m_axi   |         fb        |    pointer   |
|m_axi_fb_AWQOS             | out |    4|    m_axi   |         fb        |    pointer   |
|m_axi_fb_AWREGION          | out |    4|    m_axi   |         fb        |    pointer   |
|m_axi_fb_AWUSER            | out |    1|    m_axi   |         fb        |    pointer   |
|m_axi_fb_WVALID            | out |    1|    m_axi   |         fb        |    pointer   |
|m_axi_fb_WREADY            |  in |    1|    m_axi   |         fb        |    pointer   |
|m_axi_fb_WDATA             | out |    8|    m_axi   |         fb        |    pointer   |
|m_axi_fb_WSTRB             | out |    1|    m_axi   |         fb        |    pointer   |
|m_axi_fb_WLAST             | out |    1|    m_axi   |         fb        |    pointer   |
|m_axi_fb_WID               | out |    1|    m_axi   |         fb        |    pointer   |
|m_axi_fb_WUSER             | out |    1|    m_axi   |         fb        |    pointer   |
|m_axi_fb_ARVALID           | out |    1|    m_axi   |         fb        |    pointer   |
|m_axi_fb_ARREADY           |  in |    1|    m_axi   |         fb        |    pointer   |
|m_axi_fb_ARADDR            | out |   32|    m_axi   |         fb        |    pointer   |
|m_axi_fb_ARID              | out |    1|    m_axi   |         fb        |    pointer   |
|m_axi_fb_ARLEN             | out |   32|    m_axi   |         fb        |    pointer   |
|m_axi_fb_ARSIZE            | out |    3|    m_axi   |         fb        |    pointer   |
|m_axi_fb_ARBURST           | out |    2|    m_axi   |         fb        |    pointer   |
|m_axi_fb_ARLOCK            | out |    2|    m_axi   |         fb        |    pointer   |
|m_axi_fb_ARCACHE           | out |    4|    m_axi   |         fb        |    pointer   |
|m_axi_fb_ARPROT            | out |    3|    m_axi   |         fb        |    pointer   |
|m_axi_fb_ARQOS             | out |    4|    m_axi   |         fb        |    pointer   |
|m_axi_fb_ARREGION          | out |    4|    m_axi   |         fb        |    pointer   |
|m_axi_fb_ARUSER            | out |    1|    m_axi   |         fb        |    pointer   |
|m_axi_fb_RVALID            |  in |    1|    m_axi   |         fb        |    pointer   |
|m_axi_fb_RREADY            | out |    1|    m_axi   |         fb        |    pointer   |
|m_axi_fb_RDATA             |  in |    8|    m_axi   |         fb        |    pointer   |
|m_axi_fb_RLAST             |  in |    1|    m_axi   |         fb        |    pointer   |
|m_axi_fb_RID               |  in |    1|    m_axi   |         fb        |    pointer   |
|m_axi_fb_RUSER             |  in |    1|    m_axi   |         fb        |    pointer   |
|m_axi_fb_RRESP             |  in |    2|    m_axi   |         fb        |    pointer   |
|m_axi_fb_BVALID            |  in |    1|    m_axi   |         fb        |    pointer   |
|m_axi_fb_BREADY            | out |    1|    m_axi   |         fb        |    pointer   |
|m_axi_fb_BRESP             |  in |    2|    m_axi   |         fb        |    pointer   |
|m_axi_fb_BID               |  in |    1|    m_axi   |         fb        |    pointer   |
|m_axi_fb_BUSER             |  in |    1|    m_axi   |         fb        |    pointer   |
|image_out_dout             |  in |   32|   ap_fifo  |     image_out     |    pointer   |
|image_out_empty_n          |  in |    1|   ap_fifo  |     image_out     |    pointer   |
|image_out_read             | out |    1|   ap_fifo  |     image_out     |    pointer   |
+---------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 4.38ns
ST_1: image_out_read [1/1] 4.38ns
entry:3  %image_out_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %image_out)

ST_1: stg_4 [2/2] 0.00ns
entry:6  call fastcc void @blur_Mat2Array(i8* %img_data_stream_V, i8* %fb, i32 %image_out_read)


 <State 2>: 0.00ns
ST_2: stg_5 [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_2: stg_6 [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecInterface(i8* %fb, [6 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 2073600, [9 x i8]* @p_str1806, [6 x i8]* @p_str1807, [1 x i8]* @p_str1808, [1 x i8]* @p_str1808)

ST_2: stg_7 [1/1] 0.00ns
entry:2  call void (...)* @_ssdm_op_SpecInterface(i32* %image_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_2: stg_8 [1/1] 0.00ns
entry:4  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_2: stg_9 [1/1] 0.00ns
entry:5  call void (...)* @_ssdm_op_SpecInterface(i8* %fb, [6 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 2073600, [9 x i8]* @p_str1806, [6 x i8]* @p_str1807, [1 x i8]* @p_str1808, [1 x i8]* @p_str1808)

ST_2: stg_10 [1/2] 0.00ns
entry:6  call fastcc void @blur_Mat2Array(i8* %img_data_stream_V, i8* %fb, i32 %image_out_read)

ST_2: stg_11 [1/1] 0.00ns
entry:7  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x7f44e6b311c0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fb]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x7f44f2e2a2c0; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ image_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x7f44d67d6830; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
image_out_read (read         ) [ 001]
stg_5          (specinterface) [ 000]
stg_6          (specinterface) [ 000]
stg_7          (specinterface) [ 000]
stg_8          (specinterface) [ 000]
stg_9          (specinterface) [ 000]
stg_10         (call         ) [ 000]
stg_11         (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_data_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fb">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fb"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="image_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blur_Mat2Array"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1805"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1807"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1808"/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="image_out_read_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="32" slack="0"/>
<pin id="30" dir="0" index="1" bw="32" slack="0"/>
<pin id="31" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_out_read/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="grp_blur_Mat2Array_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="0" slack="0"/>
<pin id="36" dir="0" index="1" bw="8" slack="0"/>
<pin id="37" dir="0" index="2" bw="8" slack="0"/>
<pin id="38" dir="0" index="3" bw="32" slack="0"/>
<pin id="39" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_4/1 "/>
</bind>
</comp>

<comp id="44" class="1005" name="image_out_read_reg_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="1"/>
<pin id="46" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="image_out_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="32"><net_src comp="6" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="4" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="40"><net_src comp="8" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="42"><net_src comp="2" pin="0"/><net_sink comp="34" pin=2"/></net>

<net id="43"><net_src comp="28" pin="2"/><net_sink comp="34" pin=3"/></net>

<net id="47"><net_src comp="28" pin="2"/><net_sink comp="44" pin=0"/></net>

<net id="48"><net_src comp="44" pin="1"/><net_sink comp="34" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fb | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  Delay  |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   call   |  grp_blur_Mat2Array_fu_34 |  3.142  |   107   |   108   |
|----------|---------------------------|---------|---------|---------|
|   read   | image_out_read_read_fu_28 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |  3.142  |   107   |   108   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|image_out_read_reg_44|   32   |
+---------------------+--------+
|        Total        |   32   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
| grp_blur_Mat2Array_fu_34 |  p3  |   2  |  32  |   64   ||    32   |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   64   ||  1.571  ||    32   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    3   |   107  |   108  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   32   |
|  Register |    -   |   32   |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   139  |   140  |
+-----------+--------+--------+--------+
