
---------- Begin Simulation Statistics ----------
final_tick                               13807805452254                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 128336                       # Simulator instruction rate (inst/s)
host_mem_usage                               17322212                       # Number of bytes of host memory used
host_op_rate                                   176670                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4980.99                       # Real time elapsed on the host
host_tick_rate                               17818319                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   639242573                       # Number of instructions simulated
sim_ops                                     879988995                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.088753                       # Number of seconds simulated
sim_ticks                                 88752856635                       # Number of ticks simulated
system.cpu0.committedInsts                         17                       # Number of instructions committed
system.cpu0.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests     18460624                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops        21885                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests     36922270                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops        21885                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    18                       # Number of float alu accesses
system.cpu0.num_fp_insts                           18                       # number of float instructions
system.cpu0.num_fp_register_reads                  28                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 16                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   11                       # Number of integer alu accesses
system.cpu0.num_int_insts                          11                       # number of integer instructions
system.cpu0.num_int_register_reads                 33                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 2                       # number of times the integer registers were written
system.cpu0.num_load_insts                          9                       # Number of load instructions
system.cpu0.num_mem_refs                           11                       # number of memory refs
system.cpu0.num_store_insts                         2                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        1      5.00%      5.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  4     20.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 4     20.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       2     10.00%     55.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  7     35.00%     90.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 2     10.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        20                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.committedInsts                         19                       # Number of instructions committed
system.cpu1.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      5645449                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          391                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests     11291462                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          391                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu1.num_fp_insts                           20                       # number of float instructions
system.cpu1.num_fp_register_reads                  36                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 19                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    8                       # Number of integer alu accesses
system.cpu1.num_int_insts                           8                       # number of integer instructions
system.cpu1.num_int_register_reads                 24                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          7                       # Number of load instructions
system.cpu1.num_mem_refs                            8                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        1      5.00%      5.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  5     25.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 6     30.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  7     35.00%     95.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 1      5.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        20                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         17                       # Number of instructions committed
system.cpu2.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests          316                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops          134                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      3825436                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          377                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      7623416                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          511                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              31                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        31                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  20                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu2.num_int_insts                          25                       # number of integer instructions
system.cpu2.num_int_register_reads                 59                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                17                       # number of times the integer registers were written
system.cpu2.num_load_insts                          2                       # Number of load instructions
system.cpu2.num_mem_refs                            9                       # number of memory refs
system.cpu2.num_store_insts                         7                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       16     64.00%     64.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       2      8.00%     72.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      7     28.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        25                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                2                       # Number of branches fetched
system.cpu3.committedInsts                         16                       # Number of instructions committed
system.cpu3.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests          348                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests       226965                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops          376                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests       454693                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops          376                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  11                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  7                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   24                       # Number of integer alu accesses
system.cpu3.num_int_insts                          24                       # number of integer instructions
system.cpu3.num_int_register_reads                 50                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                22                       # number of times the integer registers were written
system.cpu3.num_load_insts                          2                       # Number of load instructions
system.cpu3.num_mem_refs                            3                       # number of memory refs
system.cpu3.num_store_insts                         1                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       20     83.33%     83.33% # Class of executed instruction
system.cpu3.op_class::IntMult                       1      4.17%     87.50% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      8.33%     95.83% # Class of executed instruction
system.cpu3.op_class::MemWrite                      1      4.17%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        24                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      5784657                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests       11591598                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4494967                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9070308                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads          4554458                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes         4314458                       # number of cc regfile writes
system.switch_cpus0.committedInsts          119106546                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            148555532                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      2.237703                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.237703                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        199291973                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       112286185                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 669660                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts          303                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches         1278478                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            0.557798                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            66465262                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores           9085257                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles           6972                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     57287477                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          200                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts      9086060                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    148579265                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     57380005                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts          837                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    148667086                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents          2125                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     65323607                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles          1486                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     65352567                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         1197                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect          298                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect            5                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        164540799                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            148573189                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.655737                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        107895561                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              0.557445                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             148573413                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       144500783                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       25703955                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.446887                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.446887                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass           24      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     25061634     16.86%     16.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult            0      0.00%     16.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     16.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd       539019      0.36%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu       399262      0.27%     17.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     17.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     17.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc       239556      0.16%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     31265900     21.03%     38.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp        39926      0.03%     38.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt       219874      0.15%     38.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv        59889      0.04%     38.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     24377275     16.40%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13247771      8.91%     64.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      1577991      1.06%     65.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     44132445     29.69%     94.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      7507360      5.05%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148667926                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      121831504                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    242151480                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    120252441                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    120274758                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            2207094                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.014846                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          16075      0.73%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd          268      0.01%      0.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult       130550      5.92%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        661707     29.98%     36.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        20695      0.94%     37.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      1279197     57.96%     95.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite        98602      4.47%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses      29043492                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    323246900                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     28320748                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes     28329409                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         148579265                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        148667926                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        23705                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued           33                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined        17326                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    265855404                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.559206                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.241197                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    201359324     75.74%     75.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     27358858     10.29%     86.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     14660837      5.51%     91.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8478565      3.19%     94.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7438274      2.80%     97.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3906823      1.47%     99.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1648913      0.62%     99.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       659470      0.25%     99.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       344340      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    265855404                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  0.557801                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads       110423                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15324                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     57287477                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9086060                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads       74632364                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               266525064                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                 109392                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads          5687382                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes         2698673                       # number of cc regfile writes
system.switch_cpus1.committedInsts          155222709                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            170802305                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.717049                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.717049                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        283438176                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       128216745                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  10868                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts         3357                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches         1013695                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            0.758068                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            98724246                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          19303872                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       50649808                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     48290494                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          276                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     19333178                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    170957754                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     79420374                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         1622                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    202044100                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        394160                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents     53282295                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles          3980                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles     53755851                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         1278                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect         3323                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect           34                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        233796386                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            170879178                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.535780                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        125263374                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              0.641137                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             170880116                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       219607962                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       22345897                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.582394                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.582394                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     24957101     12.35%     12.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult            0      0.00%     12.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     12.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     12.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     12.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     12.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     12.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     12.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     12.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     12.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     12.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     12.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     12.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu        18635      0.01%     12.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     12.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     12.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     12.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     12.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     12.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     12.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     12.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     12.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     12.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     48174652     23.84%     36.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     36.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     36.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     36.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv       932349      0.46%     36.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     36.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     29237294     14.47%     51.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     51.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     51.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     51.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     51.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     51.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     51.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     51.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     51.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     51.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     51.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     51.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     51.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     51.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     51.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     51.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     51.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     26757315     13.24%     64.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        64570      0.03%     64.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     52664447     26.07%     90.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     19239359      9.52%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     202045722                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      182485283                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    347316890                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    147455700                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    147621037                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           22608470                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.111898                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         305736      1.35%      1.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd      3813748     16.87%     18.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     18.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     18.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     18.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     18.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     18.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult      3132301     13.85%     32.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     32.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       4938017     21.84%     53.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15961      0.07%     53.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      9071683     40.13%     94.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite      1331024      5.89%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses      42168909                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    345898519                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     23423478                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes     23493444                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         170957754                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        202045722                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       155449                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued         1299                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined       262831                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    266514196                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.758105                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.878241                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    220794658     82.85%     82.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      5009354      1.88%     84.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      5076257      1.90%     86.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      4042990      1.52%     88.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     10575174      3.97%     92.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      6988259      2.62%     94.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      5307098      1.99%     96.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      4092943      1.54%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      4627463      1.74%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    266514196                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  0.758074                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      1604932                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       463280                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     48290494                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     19333178                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      104035786                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               266525064                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                     38                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        173832980                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        70692079                       # number of cc regfile writes
system.switch_cpus2.committedInsts          114913247                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            197970469                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      2.319359                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.319359                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  13303                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      2688982                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        45956749                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            1.184901                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            78475445                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          16370171                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles      145540385                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     71242063                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        95873                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     18423366                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    359957773                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     62105274                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      8098191                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    315805759                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        352793                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents     11967975                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       2600796                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles     12628674                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         6734                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect      1466461                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect      1222521                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        329777892                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            312011902                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.655464                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        216157576                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              1.170666                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             314141341                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       452436070                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      253632050                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.431154                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.431154                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass       133411      0.04%      0.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    240745112     74.33%     74.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       327344      0.10%     74.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv       828777      0.26%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     64841779     20.02%     94.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     17027535      5.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     323903958                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            6271196                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.019361                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        5519547     88.01%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        693620     11.06%     99.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        58029      0.93%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     330041743                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    921787605                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    312011902                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    521951351                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         359957773                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        323903958                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined    161987238                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued      1196740                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined    172014026                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    266511761                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.215346                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.376901                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    197281052     74.02%     74.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     10589536      3.97%     78.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      7077519      2.66%     80.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      4823606      1.81%     82.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7147238      2.68%     85.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      9311599      3.49%     88.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     11260745      4.23%     92.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     10186579      3.82%     96.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      8833887      3.31%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    266511761                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  1.215285                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      6664809                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2215554                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     71242063                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     18423366                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      170144036                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               266525064                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                     60                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        214104420                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       252890910                       # number of cc regfile writes
system.switch_cpus3.committedInsts          250000002                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            362660600                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      1.066100                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.066100                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads          6302075                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes         6196445                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 110584                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      3398647                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        39378505                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            1.851884                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            85534070                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          26311361                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       63088983                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     69415860                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts         6506                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     37310287                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    623578124                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     59222709                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      6097802                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    493573491                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        128811                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents       837551                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       3309425                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       949003                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        19400                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect      1335665                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect      2062982                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        720493326                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            488675221                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.543038                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        391255415                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              1.833506                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             492882275                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       794066176                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      427179828                       # number of integer regfile writes
system.switch_cpus3.ipc                      0.937998                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.937998                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      3115398      0.62%      0.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    399038012     79.86%     80.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      9294707      1.86%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     53999533     10.81%     93.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     21495282      4.30%     97.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead      6413323      1.28%     98.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      6315043      1.26%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     499671298                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses       15488836                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads     28238689                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses     12478749                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes     24525100                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            7860031                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.015730                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        3212855     40.88%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        343282      4.37%     45.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      1543424     19.64%     64.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      1931152     24.57%     89.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       829318     10.55%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     488927095                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   1245617798                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    476196472                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    859989562                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         623565032                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        499671298                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded        13092                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined    260917471                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       239385                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        12496                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined    412677830                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    266414480                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.875541                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.196784                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    124541485     46.75%     46.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     21345262      8.01%     54.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     24511033      9.20%     63.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     29345448     11.01%     74.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     27103007     10.17%     85.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     17377107      6.52%     91.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     12205717      4.58%     96.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      7147607      2.68%     98.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      2837814      1.07%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    266414480                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  1.874763                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads     10563163                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       642052                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     69415860                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     37310287                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      175787511                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               266525064                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    239                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            3                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     56548337                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        56548340                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            3                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     56548337                       # number of overall hits
system.cpu0.dcache.overall_hits::total       56548340                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            8                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      9510489                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       9510497                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            8                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      9510489                       # number of overall misses
system.cpu0.dcache.overall_misses::total      9510497                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 144178191545                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 144178191545                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 144178191545                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 144178191545                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data           11                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     66058826                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     66058837                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data           11                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     66058826                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     66058837                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.727273                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.143970                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.143970                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.727273                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.143970                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.143970                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 15159.913601                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 15159.900849                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 15159.913601                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 15159.900849                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        18262                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             8723                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     2.093546                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      8718408                       # number of writebacks
system.cpu0.dcache.writebacks::total          8718408                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data       791574                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       791574                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data       791574                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       791574                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      8718915                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      8718915                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      8718915                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      8718915                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 137128309817                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 137128309817                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 137128309817                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 137128309817                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.131987                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.131987                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.131987                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.131987                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 15727.680545                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15727.680545                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 15727.680545                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15727.680545                       # average overall mshr miss latency
system.cpu0.dcache.replacements               8718408                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            3                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     48059369                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       48059372                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            6                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      8915173                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      8915179                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 124945188741                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 124945188741                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            9                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     56974542                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     56974551                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.666667                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.156476                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.156477                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 14014.892223                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 14014.882790                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data       791304                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       791304                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      8123869                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      8123869                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 118095063723                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 118095063723                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.142588                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.142588                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 14536.800596                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14536.800596                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data      8488968                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       8488968                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            2                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       595316                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       595318                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  19233002804                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  19233002804                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data      9084284                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      9084286                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data            1                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.065533                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.065533                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 32307.216342                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32307.107805                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          270                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          270                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       595046                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       595046                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  19033246094                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  19033246094                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.065503                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.065503                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 31986.176017                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 31986.176017                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.598409                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           65267264                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          8718920                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.485705                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     13719052596285                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.036395                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.562014                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000071                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999145                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999216                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          277                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          212                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        537189616                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       537189616                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          9                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           24                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst      2381859                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2381883                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           24                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst      2381859                       # number of overall hits
system.cpu0.icache.overall_hits::total        2381883                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst      9743133                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       9743136                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst      9743133                       # number of overall misses
system.cpu0.icache.overall_misses::total      9743136                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst  49158202590                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  49158202590                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst  49158202590                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  49158202590                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           27                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     12124992                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12125019                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           27                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     12124992                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12125019                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.111111                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.803558                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.803556                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.111111                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.803558                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.803556                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst  5045.420461                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  5045.418907                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst  5045.420461                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  5045.418907                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      9742215                       # number of writebacks
system.cpu0.icache.writebacks::total          9742215                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst          411                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          411                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst          411                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          411                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst      9742722                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      9742722                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst      9742722                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      9742722                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst  45911295414                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  45911295414                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst  45911295414                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  45911295414                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.803524                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.803522                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.803524                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.803522                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst  4712.368413                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total  4712.368413                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst  4712.368413                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total  4712.368413                       # average overall mshr miss latency
system.cpu0.icache.replacements               9742215                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           24                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst      2381859                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2381883                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst      9743133                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      9743136                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst  49158202590                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  49158202590                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           27                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     12124992                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12125019                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.111111                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.803558                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.803556                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst  5045.420461                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  5045.418907                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst          411                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          411                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst      9742722                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      9742722                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst  45911295414                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  45911295414                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.803524                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.803522                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst  4712.368413                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total  4712.368413                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          508.755887                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           12124607                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          9742724                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             1.244478                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     13719052595952                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.002562                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   508.753325                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.000005                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.993659                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.993664                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          411                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        106742876                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       106742876                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         27                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp       17866598                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       780334                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean     18171420                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq            2                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp            2                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        595046                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       595046                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq     17866600                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port     29227664                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     26156252                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total           55383916                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port   1247036096                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port   1115988928                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total          2363025024                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                       491132                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic               31432448                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples      18952780                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.001155                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.033964                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0            18930892     99.88%     99.88% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1               21888      0.12%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total        18952780                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy     24589886499                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization          27.7                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy     9808580655                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization         11.1                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     8713416810                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          9.8                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst      9740583                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      8247608                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total       17988191                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst      9740583                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      8247608                       # number of overall hits
system.cpu0.l2cache.overall_hits::total      17988191                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            8                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst         2139                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data       471305                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       473455                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            8                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst         2139                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data       471305                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       473455                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst    123650559                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  89778502629                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  89902153188                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst    123650559                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  89778502629                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  89902153188                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            8                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst      9742722                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      8718913                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total     18461646                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            8                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst      9742722                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      8718913                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total     18461646                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.000220                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.054055                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.025645                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.000220                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.054055                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.025645                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 57807.647966                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 190489.179255                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 189885.317903                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 57807.647966                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 190489.179255                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 189885.317903                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       491132                       # number of writebacks
system.cpu0.l2cache.writebacks::total          491132                       # number of writebacks
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus0.data            1                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst         2139                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data       471304                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       473443                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst         2139                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data       471304                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       473443                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst    122938272                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  89621443845                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  89744382117                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst    122938272                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  89621443845                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  89744382117                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000220                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.054055                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.025645                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000220                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.054055                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.025645                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 57474.647966                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 190156.340377                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 189556.888827                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 57474.647966                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 190156.340377                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 189556.888827                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               491132                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       666969                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       666969                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       666969                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       666969                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks     17793650                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total     17793650                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks     17793650                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total     17793650                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data            2                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total            2                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data            2                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       481611                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       481611                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            2                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data       113433                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total       113435                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data  16454401128                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total  16454401128                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            2                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       595044                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       595046                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.190630                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.190632                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 145058.326307                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 145055.768749                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data       113433                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total       113433                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data  16416627939                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total  16416627939                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.190630                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.190629                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 144725.326307                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 144725.326307                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst      9740583                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      7765997                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total     17506580                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            6                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst         2139                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data       357872                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       360020                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    123650559                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data  73324101501                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total  73447752060                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst      9742722                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      8123869                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total     17866600                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.000220                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.044052                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.020150                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 57807.647966                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 204889.182448                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 204010.199600                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_hits::.switch_cpus0.data            1                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         2139                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       357871                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       360010                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    122938272                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  73204815906                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  73327754178                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.000220                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.044052                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.020150                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 57474.647966                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 204556.434877                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 203682.548201                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        4087.034457                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs          36922266                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          495228                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           74.556095                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    13719052595952                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   292.820617                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     3.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     1.110153                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   203.613866                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  3586.489822                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.071489                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000732                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000271                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.049710                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.875608                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.997811                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          610                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         2591                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          599                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          268                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses       591251500                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses      591251500                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 13719052605942                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  88752846312                       # Cumulative time (in ticks) in various power states
system.cpu0.thread29075.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread29075.numOps                      0                       # Number of Ops committed
system.cpu0.thread29075.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     44070977                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        44070978                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     45800836                       # number of overall hits
system.cpu1.dcache.overall_hits::total       45800837                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            7                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      4853500                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4853507                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            7                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     15702996                       # number of overall misses
system.cpu1.dcache.overall_misses::total     15703003                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 318403171060                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 318403171060                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 318403171060                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 318403171060                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            8                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     48924477                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     48924485                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            8                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     61503832                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     61503840                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.875000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.099204                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.099204                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.875000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.255317                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.255317                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 65602.796139                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 65602.701523                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 20276.587414                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 20276.578375                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     89521709                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2660306                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    33.650907                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      5645449                       # number of writebacks
system.cpu1.dcache.writebacks::total          5645449                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      4516158                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4516158                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      4516158                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4516158                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data       337342                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       337342                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      5645955                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      5645955                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  26377898697                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  26377898697                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 983280222513                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 983280222513                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.006895                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.006895                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.091798                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.091798                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 78193.342949                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 78193.342949                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 174156.581573                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 174156.581573                       # average overall mshr miss latency
system.cpu1.dcache.replacements               5645449                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     25481223                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       25481224                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            6                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      4142293                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4142299                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 283447532403                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 283447532403                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     29623516                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     29623523                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.857143                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.139831                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.139831                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 68427.687854                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 68427.588738                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      4112083                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4112083                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data        30210                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        30210                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   4343127858                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4343127858                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.001020                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.001020                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 143764.576564                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 143764.576564                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     18589754                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      18589754                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       711207                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       711208                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  34955638657                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  34955638657                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     19300961                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     19300962                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.036848                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.036848                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 49149.739326                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 49149.670219                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data       404075                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       404075                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       307132                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       307132                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  22034770839                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  22034770839                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.015913                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.015913                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 71743.650414                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 71743.650414                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data      1729859                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total      1729859                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data     10849496                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total     10849496                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data     12579355                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total     12579355                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.862484                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.862484                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data      5308613                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total      5308613                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data 956902323816                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total 956902323816                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.422010                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.422010                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 180254.677411                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 180254.677411                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.950032                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           51446798                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          5645961                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.112142                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     13719052595952                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.024350                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.925681                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000048                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999855                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999902                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          240                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          272                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        497676681                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       497676681                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           27                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     13573472                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13573499                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           27                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     13573472                       # number of overall hits
system.cpu1.icache.overall_hits::total       13573499                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst           49                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst           49                       # number of overall misses
system.cpu1.icache.overall_misses::total           51                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst      5471190                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5471190                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst      5471190                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5471190                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           29                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     13573521                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13573550                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           29                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     13573521                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13573550                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.068966                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.068966                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 111656.938776                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 107278.235294                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 111656.938776                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 107278.235294                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           49                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      5454873                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5454873                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      5454873                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5454873                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 111323.938776                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 111323.938776                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 111323.938776                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 111323.938776                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           27                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     13573472                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13573499                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst           49                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst      5471190                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5471190                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           29                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     13573521                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13573550                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.068966                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 111656.938776                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 107278.235294                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           49                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      5454873                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5454873                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 111323.938776                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 111323.938776                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           50.997902                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13573550                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               51                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         266148.039216                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     13719052595952                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    48.997903                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.095699                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.099605                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        108588451                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       108588451                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         29                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        5338880                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      7353629                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      1710463                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        307133                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       307132                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      5338880                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          102                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     16937372                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total           16937474                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         3264                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    722650240                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           722653504                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                      3418643                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic              218793152                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       9064656                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000043                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.006568                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             9064265    100.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 391      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         9064656                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      7519922883                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           8.5                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy          48951                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     5640308046                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          6.4                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      2223613                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        2223613                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      2223613                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       2223613                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            7                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst           49                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data      3422342                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      3422400                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            7                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst           49                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data      3422342                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      3422400                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst      5422239                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data 968194987182                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total 968200409421                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst      5422239                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data 968194987182                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total 968200409421                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            7                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst           49                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      5645955                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      5646013                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            7                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst           49                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      5645955                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      5646013                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.606158                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.606162                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.606158                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.606162                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 110657.938776                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 282904.217983                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 282901.007895                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 110657.938776                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 282904.217983                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 282901.007895                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks      3418643                       # number of writebacks
system.cpu1.l2cache.writebacks::total         3418643                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst           49                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data      3422342                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      3422391                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst           49                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data      3422342                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      3422391                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst      5405922                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data 967055347629                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total 967060753551                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst      5405922                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data 967055347629                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total 967060753551                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.606158                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.606161                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.606158                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.606161                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 110324.938776                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 282571.218081                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 282568.751949                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 110324.938776                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 282571.218081                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 282568.751949                       # average overall mshr miss latency
system.cpu1.l2cache.replacements              3418643                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      4789953                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      4789953                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      4789953                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      4789953                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       855496                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       855496                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       855496                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       855496                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       140910                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       140910                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       166222                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       166223                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data  21126651534                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total  21126651534                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       307132                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       307133                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.541207                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.541209                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 127099.009361                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 127098.244731                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       166222                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       166222                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data  21071299941                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total  21071299941                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.541207                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.541205                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 126766.011364                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 126766.011364                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      2082703                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      2082703                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            6                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst           49                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data      3256120                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      3256177                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      5422239                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data 947068335648                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total 947073757887                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst           49                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      5338823                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      5338880                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.609895                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.609899                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 110657.938776                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 290857.933875                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 290854.507567                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           49                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      3256120                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      3256169                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      5405922                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 945984047688                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 945989453610                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.609895                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.609897                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 110324.938776                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 290524.933875                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 290522.222160                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        4094.284845                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs          11291461                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         3422739                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            3.298955                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    13719052595952                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     0.875009                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.001421                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.005492                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst     0.033717                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  4093.369205                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000214                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000000                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000001                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.000008                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.999358                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.999581                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          145                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         1080                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         2871                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses       184086131                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses      184086131                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 13719052605942                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  88752846312                       # Cumulative time (in ticks) in various power states
system.cpu1.thread-29198.numInsts                   0                       # Number of Instructions committed
system.cpu1.thread-29198.numOps                     0                       # Number of Ops committed
system.cpu1.thread-29198.numMemRefs                 0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            6                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     57411920                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        57411926                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            6                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     57411920                       # number of overall hits
system.cpu2.dcache.overall_hits::total       57411926                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      5326674                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5326677                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      5326675                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5326678                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 403647698583                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 403647698583                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 403647698583                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 403647698583                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            9                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     62738594                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     62738603                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            9                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     62738595                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     62738604                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.333333                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.084903                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.084903                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.333333                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.084903                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.084903                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 75778.562492                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 75778.519813                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 75778.548266                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 75778.505587                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         2047                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               20                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs   102.350000                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      3797292                       # number of writebacks
system.cpu2.dcache.writebacks::total          3797292                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      1500713                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1500713                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      1500713                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1500713                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      3825961                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      3825961                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      3825962                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      3825962                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 211775113233                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 211775113233                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 211775213799                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 211775213799                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.060983                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.060983                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.060983                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.060983                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 55352.135903                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 55352.135903                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 55352.147721                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 55352.147721                       # average overall mshr miss latency
system.cpu2.dcache.replacements               3797292                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            2                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     46911990                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       46911992                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      4838182                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      4838182                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 397847152935                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 397847152935                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     51750172                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     51750174                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.093491                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.093491                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 82230.712473                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 82230.712473                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      1500609                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1500609                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      3337573                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      3337573                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 206137493829                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 206137493829                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.064494                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.064494                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 61762.692181                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 61762.692181                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data            4                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     10499930                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      10499934                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            3                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       488492                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       488495                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   5800545648                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   5800545648                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            7                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     10988422                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     10988429                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.428571                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.044455                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.044455                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 11874.392309                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 11874.319385                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data          104                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          104                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       488388                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       488388                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   5637619404                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   5637619404                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.044446                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.044446                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 11543.320892                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 11543.320892                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data            1                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data       100566                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total       100566                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data       100566                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total       100566                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.867399                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           61258459                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          3797804                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            16.129969                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     13719052595952                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.001718                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.865682                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000003                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999738                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999741                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          484                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        505706636                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       505706636                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          7                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           20                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     49078729                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        49078749                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           20                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     49078729                       # number of overall hits
system.cpu2.icache.overall_hits::total       49078749                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          119                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           122                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          119                       # number of overall misses
system.cpu2.icache.overall_misses::total          122                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     12181140                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     12181140                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     12181140                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     12181140                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           23                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     49078848                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     49078871                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           23                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     49078848                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     49078871                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.130435                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.130435                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 102362.521008                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 99845.409836                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 102362.521008                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 99845.409836                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           37                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           37                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           37                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           37                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst           82                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           82                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst           82                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           82                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      8678646                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      8678646                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      8678646                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      8678646                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 105837.146341                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 105837.146341                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 105837.146341                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 105837.146341                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           20                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     49078729                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       49078749                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          119                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          122                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     12181140                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     12181140                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     49078848                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     49078871                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.130435                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 102362.521008                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 99845.409836                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           37                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           37                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst           82                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           82                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      8678646                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      8678646                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 105837.146341                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 105837.146341                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           80.643691                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           49078834                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               85                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         577398.047059                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     13719052595952                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     3.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    77.643692                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.005859                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.151648                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.157507                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           81                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           81                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.158203                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        392631053                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       392631053                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         23                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        3337657                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty      2492566                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      3005675                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq        28235                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp        28235                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        460232                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       460232                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      3337657                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          170                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     11449370                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total           11449540                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         5440                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    486086144                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           486091584                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                      1700949                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic              108860736                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       5527073                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000174                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.014923                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             5526244     99.99%     99.99% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 695      0.01%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                 134      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         5527073                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      5067592002                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           5.7                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy          81918                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     3803405786                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          4.3                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      2093057                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        2093057                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      2093057                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       2093057                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst           82                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data      1704744                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      1704832                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst           82                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data      1704744                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      1704832                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst      8622369                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data 200869197399                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total 200877819768                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst      8622369                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data 200869197399                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total 200877819768                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst           82                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      3797801                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      3797889                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst           82                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      3797801                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      3797889                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.448877                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.448889                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.448877                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.448889                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 105150.841463                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 117829.537690                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 117828.513172                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 105150.841463                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 117829.537690                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 117828.513172                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks      1700949                       # number of writebacks
system.cpu2.l2cache.writebacks::total         1700949                       # number of writebacks
system.cpu2.l2cache.demand_mshr_hits::.switch_cpus2.data            2                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.overall_mshr_hits::.switch_cpus2.data            2                       # number of overall MSHR hits
system.cpu2.l2cache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst           82                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data      1704742                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      1704824                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst           82                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data      1704742                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      1704824                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst      8595063                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data 200301500331                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total 200310095394                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst      8595063                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data 200301500331                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total 200310095394                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.448876                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.448887                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.448876                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.448887                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 104817.841463                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 117496.665379                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 117496.055542                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 104817.841463                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 117496.665379                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 117496.055542                       # average overall mshr miss latency
system.cpu2.l2cache.replacements              1700949                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      2107996                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      2107996                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      2107996                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      2107996                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      1689208                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      1689208                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      1689208                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      1689208                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data        28235                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total        28235                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data        28235                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total        28235                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data       233511                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total       233511                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            3                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data       226718                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total       226721                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   4277731986                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   4277731986                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            3                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       460229                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       460232                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.492620                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.492623                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 18868.073933                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 18867.824269                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_hits::.switch_cpus2.data            1                       # number of ReadExReq MSHR hits
system.cpu2.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data       226717                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total       226717                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   4202230896                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   4202230896                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.492618                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.492615                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 18535.138062                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 18535.138062                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      1859546                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1859546                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst           82                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data      1478026                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      1478111                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      8622369                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data 196591465413                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total 196600087782                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst           82                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      3337572                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      3337657                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.442845                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.442859                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 105150.841463                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 133009.477109                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 133007.661659                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_hits::.switch_cpus2.data            1                       # number of ReadSharedReq MSHR hits
system.cpu2.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           82                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      1478025                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      1478107                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      8595063                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 196099269435                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total 196107864498                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.442844                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.442858                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 104817.841463                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 132676.557863                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 132675.012362                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4086.742582                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           7623326                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         1705045                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            4.471041                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    13719052595952                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     0.478283                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.015029                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.018366                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     0.218452                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  4086.012452                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.000117                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000004                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000004                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.000053                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.997562                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.997740                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          238                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         2968                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          890                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses       123678293                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses      123678293                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 13719052605942                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  88752846312                       # Cumulative time (in ticks) in various power states
system.cpu2.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu2.thread0.numOps                          0                       # Number of Ops committed
system.cpu2.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            1                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     66088872                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        66088873                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            1                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     67484311                       # number of overall hits
system.cpu3.dcache.overall_hits::total       67484312                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data       433288                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        433290                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            2                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data       588921                       # number of overall misses
system.cpu3.dcache.overall_misses::total       588923                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  63779536619                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  63779536619                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  63779536619                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  63779536619                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     66522160                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     66522163                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     68073232                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     68073235                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.666667                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.006513                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.006513                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.666667                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.008651                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008651                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 147198.945318                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 147198.265870                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 108298.968145                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 108298.600359                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1639748                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3795                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   432.081159                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       226883                       # number of writebacks
system.cpu3.dcache.writebacks::total           226883                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data       225383                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       225383                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data       225383                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       225383                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data       207905                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       207905                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data       227474                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       227474                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  25948866491                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  25948866491                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  28851919199                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  28851919199                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.003125                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003125                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.003342                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003342                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 124811.170924                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 124811.170924                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 126836.118409                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 126836.118409                       # average overall mshr miss latency
system.cpu3.dcache.replacements                226883                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            1                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     50196278                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       50196279                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            1                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data       344357                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       344358                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  48204241506                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  48204241506                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     50540635                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     50540637                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.500000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.006813                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006813                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 139983.335626                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 139982.929120                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data       225298                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       225298                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       119059                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       119059                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  10412068842                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  10412068842                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.002356                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002356                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 87453.017764                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 87453.017764                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     15892594                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      15892594                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        88931                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        88932                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  15575295113                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  15575295113                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     15981525                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     15981526                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data            1                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.005565                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.005565                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 175139.097874                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 175137.128514                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data           85                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        88846                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        88846                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  15536797649                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  15536797649                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.005559                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.005559                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 174873.349943                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 174873.349943                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data      1395439                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total      1395439                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data       155633                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total       155633                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data      1551072                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total      1551072                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.100339                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.100339                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data        19569                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        19569                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data   2903052708                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   2903052708                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.012616                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.012616                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 148349.568603                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 148349.568603                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.468994                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           67711810                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           227395                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           297.771763                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     13719052596618                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.003079                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.465915                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000006                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.998957                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.998963                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          381                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          106                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        544813275                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       544813275                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           19                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     68314882                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        68314901                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           19                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     68314882                       # number of overall hits
system.cpu3.icache.overall_hits::total       68314901                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          433                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           436                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          433                       # number of overall misses
system.cpu3.icache.overall_misses::total          436                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     74604321                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     74604321                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     74604321                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     74604321                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           22                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     68315315                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     68315337                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           22                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     68315315                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     68315337                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.136364                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000006                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.136364                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000006                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 172296.353349                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 171110.827982                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 172296.353349                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 171110.827982                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst          102                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          102                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst          102                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          102                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          331                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          331                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          331                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          331                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     57586356                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     57586356                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     57586356                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     57586356                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 173976.906344                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 173976.906344                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 173976.906344                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 173976.906344                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           19                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     68314882                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       68314901                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          433                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          436                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     74604321                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     74604321                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     68315315                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     68315337                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.136364                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 172296.353349                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 171110.827982                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst          102                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          102                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          331                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          331                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     57586356                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     57586356                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 173976.906344                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 173976.906344                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          326.905604                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           68315235                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              334                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         204536.631737                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     13719052595952                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   323.905604                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.005859                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.632628                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.638488                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          333                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          333                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.650391                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        546523030                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       546523030                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp         138963                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       193655                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean       133743                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq           81                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp           81                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         88766                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        88766                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq       138963                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          667                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port       681835                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total             682502                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        21312                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     29073792                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total            29095104                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                       100516                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                6433024                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples        328325                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.002208                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.046939                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0              327600     99.78%     99.78% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                 725      0.22%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total          328325                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy       302515182                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           0.3                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         331001                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy      227192580                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       123152                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         123152                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       123152                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        123152                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          330                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data       104241                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total       104576                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          330                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data       104241                       # number of overall misses
system.cpu3.l2cache.overall_misses::total       104576                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     57363246                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  28237496571                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  28294859817                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     57363246                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  28237496571                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  28294859817                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          330                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data       227393                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total       227728                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          330                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data       227393                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total       227728                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.458418                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.459215                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.458418                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.459215                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 173828.018182                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 270886.662359                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 270567.432461                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 173828.018182                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 270886.662359                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 270567.432461                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks       100515                       # number of writebacks
system.cpu3.l2cache.writebacks::total          100515                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          330                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data       104241                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total       104571                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          330                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data       104241                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total       104571                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     57253356                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  28202784318                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  28260037674                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     57253356                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  28202784318                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  28260037674                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.458418                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.459193                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.458418                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.459193                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 173495.018182                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 270553.662359                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 270247.369481                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 173495.018182                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 270553.662359                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 270247.369481                       # average overall mshr miss latency
system.cpu3.l2cache.replacements               100515                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       138879                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       138879                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       138879                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       138879                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks        87858                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total        87858                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks        87858                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total        87858                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data           81                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total           81                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data           81                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total           81                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        32819                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        32819                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data        55946                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total        55947                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data  15356357937                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total  15356357937                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        88765                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        88766                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.630271                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.630275                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 274485.359758                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 274480.453590                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data        55946                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total        55946                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  15337727919                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  15337727919                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.630271                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.630264                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 274152.359758                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 274152.359758                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data        90333                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total        90333                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          330                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data        48295                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total        48629                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     57363246                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  12881138634                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  12938501880                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          330                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data       138628                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total       138962                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.348378                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.349945                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 173828.018182                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 266717.851413                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 266065.555121                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          330                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        48295                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total        48625                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     57253356                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  12865056399                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  12922309755                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.348378                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.349916                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 173495.018182                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 266384.851413                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 265754.442262                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        4042.380584                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs            454546                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs          104611                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            4.345107                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    13719052595952                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     4.293966                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.111628                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     2.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    10.671396                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  4025.303593                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.001048                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000027                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000488                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.002605                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.982740                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.986909                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          182                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1153                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3         2243                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          509                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses         7377347                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses        7377347                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 13719052605942                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  88752846312                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             5142935                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       5779954                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       2571818                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict           1831185                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             562325                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            562324                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        5142935                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      1416155                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     10263051                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      5110227                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       309291                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                17098724                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     60332864                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    437801664                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port    217945408                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     13101760                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                729181696                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                           4494752                       # Total snoops (count)
system.l3bus.snoopTraffic                   170468288                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples           10301786                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                 10301786    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total             10301786                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           5813940599                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                6.6                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy           315948154                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.4                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy          2286820582                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               2.6                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy          1135641532                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               1.3                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            69854774                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.1                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst         1532                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data       162896                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.inst            3                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data       964604                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data          791                       # number of demand (read+write) hits
system.l3cache.demand_hits::total             1129826                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst         1532                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data       162896                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.inst            3                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data       964604                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data          791                       # number of overall hits
system.l3cache.overall_hits::total            1129826                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            8                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            7                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          607                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data       308408                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst           49                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data      3422342                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst           79                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data       740138                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          330                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       103450                       # number of demand (read+write) misses
system.l3cache.demand_misses::total           4575434                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            8                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            7                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            2                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          607                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data       308408                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst           49                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data      3422342                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst           79                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data       740138                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          330                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       103450                       # number of overall misses
system.l3cache.overall_misses::total          4575434                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     92829078                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data  85293837812                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst      5210118                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data 952908793710                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst      8224434                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data 179784773751                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     55921687                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data  27767216454                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 1245916807044                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     92829078                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data  85293837812                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst      5210118                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data 952908793710                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst      8224434                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data 179784773751                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     55921687                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data  27767216454                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 1245916807044                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            8                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            7                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst         2139                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data       471304                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst           49                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data      3422342                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst           82                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data      1704742                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          330                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data       104241                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         5705260                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            8                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            7                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst         2139                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data       471304                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst           49                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data      3422342                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst           82                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data      1704742                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          330                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data       104241                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        5705260                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.283777                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.654372                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst     0.963415                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.434164                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.992412                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.801968                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.283777                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.654372                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst     0.963415                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.434164                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.992412                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.801968                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 152930.935750                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 276561.690397                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 106328.938776                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 278437.629468                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 104106.759494                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 242907.098070                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 169459.657576                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 268411.952189                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 272305.710681                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 152930.935750                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 276561.690397                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 106328.938776                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 278437.629468                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 104106.759494                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 242907.098070                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 169459.657576                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 268411.952189                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 272305.710681                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks        2663567                       # number of writebacks
system.l3cache.writebacks::total              2663567                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          607                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data       308408                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst           49                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data      3422342                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst           79                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data       740138                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          330                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       103450                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total      4575403                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          607                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data       308408                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst           49                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data      3422342                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst           79                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data       740138                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          330                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       103450                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total      4575403                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     88786458                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data  83239840532                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst      4883778                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data 930116002650                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst      7698294                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data 174855454671                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     53723887                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data  27078239454                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 1215444629724                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     88786458                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data  83239840532                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst      4883778                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data 930116002650                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst      7698294                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data 174855454671                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     53723887                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data  27078239454                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 1215444629724                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.283777                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.654372                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.963415                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.434164                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.992412                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.801962                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.283777                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.654372                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.963415                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.434164                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.992412                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.801962                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 146270.935750                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 269901.690397                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 99668.938776                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 271777.631414                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 97446.759494                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 236247.098070                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 162799.657576                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 261751.952189                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 265647.557106                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 146270.935750                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 269901.690397                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 99668.938776                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 271777.631414                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 97446.759494                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 236247.098070                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 162799.657576                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 261751.952189                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 265647.557106                       # average overall mshr miss latency
system.l3cache.replacements                   4494752                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks      3116387                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total      3116387                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks      3116387                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total      3116387                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      2571818                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      2571818                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      2571818                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      2571818                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data        46216                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data       226357                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data            2                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           272575                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            2                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            3                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data        67217                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data       166222                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data          360                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data        55944                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total         289750                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data  15270312314                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data  20403578309                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data     84209372                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data  15109628069                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  50867728064                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            2                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data       113433                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       166222                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data       226717                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data        55946                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       562325                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.592570                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.001588                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.999964                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.515271                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 227179.319428                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 122748.964090                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 233914.922222                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 270084.871818                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 175557.301343                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        67217                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data       166222                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data          360                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data        55944                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total       289743                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data  14822647094                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data  19296546449                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data     81811772                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  14737041029                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  48938046344                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.592570                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.001588                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.999964                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.515259                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 220519.319428                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 116089.004157                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 227254.922222                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 263424.871818                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 168901.565677                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst         1532                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data       116680                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.inst            3                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data       738247                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data          789                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       857251                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            6                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            6                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          607                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data       241191                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst           49                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data      3256120                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst           79                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data       739778                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          330                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data        47506                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total      4285684                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     92829078                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data  70023525498                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      5210118                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data 932505215401                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      8224434                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data 179700564379                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     55921687                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data  12657588385                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 1195049078980                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst         2139                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data       357871                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst           49                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data      3256120                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst           82                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data      1478025                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          330                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data        48295                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      5142935                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.283777                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.673961                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.963415                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.500518                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.983663                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.833315                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 152930.935750                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 290323.956939                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 106328.938776                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 286385.395932                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 104106.759494                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 242911.473954                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 169459.657576                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 266441.889130                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 278846.755612                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          607                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       241191                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           49                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      3256120                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           79                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       739778                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          330                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        47506                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total      4285660                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     88786458                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  68417193438                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      4883778                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 910819456201                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      7698294                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 174773642899                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     53723887                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  12341198425                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 1166506583380                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.283777                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.673961                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.963415                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.500518                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.983663                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.833310                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 146270.935750                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 283663.956939                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 99668.938776                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 279725.395932                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 97446.759494                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 236251.473954                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 162799.657576                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 259781.889130                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 272188.317174                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            64404.741004                       # Cycle average of tags in use
system.l3cache.tags.total_refs                6818031                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              5688205                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.198626                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         13719109855968                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 64404.741004                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.982738                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.982738                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        63627                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          417                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         4491                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        31526                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        27193                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.970871                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses            187983645                       # Number of tag accesses
system.l3cache.tags.data_accesses           187983645                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   2663567.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       607.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    308408.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        49.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples   3422342.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples        79.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    740136.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       330.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    103449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000135171478                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       166442                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       166442                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5680403                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2566651                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4575403                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2663567                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4575403                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2663567                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      13.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      78.52                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       122                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4575403                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2663567                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  188893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  193280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  195408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  204570                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  217838                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  233559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  247013                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  256261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  275308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  290420                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 310217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 313168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 301590                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 276587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 245292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 213456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 170770                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 131451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 103876                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  76674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                  48117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                  29472                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                  19568                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                  12563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                   7697                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                   4664                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                   3163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                   1972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                   1175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                    728                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                    403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                    158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                     61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  13507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  19045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  25290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  32465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  40881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  50709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  61761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  73963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  87504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                 101738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 115708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 126506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                 130537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                  74901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                  65960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                  58575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                  52729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                  47748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                  43015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                  39561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                  36234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                  33875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                  31824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                  30395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                  28764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                  27827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                  27026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                  25985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                  25335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                  24931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                  24627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                  24337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                  24446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                  24091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                  24185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                  24380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                  24756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                  25359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                  26110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                  26558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                  27284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                  28377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                  30316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                  32025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                  34159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                  36356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                  39155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                  41972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                 44914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                 47661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                 50251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                 52186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                 53141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                 53016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                 52638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                 51976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                 51539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                 39086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                 25824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                 17826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                 12225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                  8205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                  5329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                  3408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                  2201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                  1403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                   900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                   556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                   337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                   221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                   143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                    89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                    80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                    78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                    63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                   173                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       166442                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.489161                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.075503                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    151.220815                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       166440    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::61440-62463            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        166442                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       166442                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.002589                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.002424                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.076729                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           166200     99.85%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              115      0.07%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               82      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               34      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        166442                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               292825792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            170468288                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   3299.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1920.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   88752564927                       # Total gap between requests
system.mem_ctrls.avgGap                      12260.39                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        38848                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data     19738112                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         3136                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data    219029824                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst         5056                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data     47368704                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        21120                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      6620736                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    170464192                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 437709.854903759260                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 222394103.675714313984                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 35334.073954339714                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 2467862244.713651657104                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 56967.180456996677                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 533714697.148350536823                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 237964.171529226616                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 74597441.153112009168                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1920661468.971544504166                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          607                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data       308408                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst           49                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data      3422342                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst           79                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data       740138                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          330                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       103450                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      2663567                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     66037822                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data  71657580494                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      3047938                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data 801389070678                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      4737944                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data 147036296097                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     41351001                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data  23195362440                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 6903602597946                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst    108793.78                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    232346.70                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     62202.82                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    234163.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     59973.97                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    198660.65                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst    125306.06                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    224218.10                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2591863.69                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses          3812100                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets              22480                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                    63372                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                 238293                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            8                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            8                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            8                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            4                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            2                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            2                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        38848                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data     19738112                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         3136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data    219029824                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst         5056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data     47368832                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        21120                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      6620800                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     292827712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        38848                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         3136                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst         5056                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        21120                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        68864                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    170468288                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    170468288                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          607                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data       308408                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst           49                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data      3422341                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst           79                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data       740138                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          330                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       103450                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        4575433                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      2663567                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       2663567                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         2163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         5769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         1442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         5048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         2163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         2163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         2163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         1442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       437710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    222394104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst        35334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data   2467862245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst        56967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    533716139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       237964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data     74598162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       3299360979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         2163                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         1442                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         2163                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         2163                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       437710                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst        35334                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst        56967                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       237964                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       775907                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   1920707620                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      1920707620                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   1920707620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         2163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         5769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         1442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         5048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         2163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         2163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         2163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         1442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       437710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    222394104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst        35334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data   2467862245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst        56967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    533716139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       237964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data     74598162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      5220068599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              4575399                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             2663503                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       138920                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       142198                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       139118                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       144112                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       142876                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       143095                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       142242                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       141719                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       141429                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       145722                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       148854                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       146001                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       144883                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       142196                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       142906                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       140282                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16       142606                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17       148871                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18       143729                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19       136801                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20       136077                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21       139719                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22       138390                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23       144856                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24       147742                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25       145243                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26       139090                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27       140557                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28       145886                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29       150305                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30       143138                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31       145836                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        83066                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        83199                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        83285                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        83036                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        83299                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        82712                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        83162                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        83486                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        83819                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        83834                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        83338                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        83311                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        83216                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        83267                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        82737                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        82916                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16        82813                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17        83533                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18        83530                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19        83704                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20        82717                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21        83317                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22        83273                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23        82837                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24        83284                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25        82414                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26        82635                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27        83272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28        83726                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29        84176                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30        83952                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31        82637                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            963360605106                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           15245229468                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       1043393484414                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               210552.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          228044.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             2941630                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             485122                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            64.29                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           18.21                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      3812150                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   121.529774                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    88.856059                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   159.043673                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127      2755089     72.27%     72.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       720290     18.89%     91.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       124165      3.26%     94.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        59840      1.57%     95.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        37049      0.97%     96.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        25379      0.67%     97.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        19478      0.51%     98.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        14908      0.39%     98.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        55952      1.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      3812150                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             292825536                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          170464192                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             3299.336462                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             1920.661469                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   27.18                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               17.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite              10.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               47.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    11889150436.799963                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    15806473080.720070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   19245577680.403183                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  10010765371.487982                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 31642025005.254658                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 74847726077.141693                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 427751742.835081                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  163869469394.636658                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1846.357127                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE        72927                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   7993896552                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  80758876833                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4285684                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2663567                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1831185                       # Transaction distribution
system.membus.trans_dist::ReadExReq            289750                       # Transaction distribution
system.membus.trans_dist::ReadExResp           289749                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        4285684                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port     13645619                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total     13645619                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               13645619                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port    463296000                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total    463296000                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               463296000                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4575434                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4575434    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4575434                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy          6568348304                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               7.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8376035634                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.4                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups        1278919                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted       699490                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect          322                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups       359913                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits         359885                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.992220                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed         159794                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups       159786                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits       159689                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses           97                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted           21                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts        25177                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts          301                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    265851411                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     0.558792                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     1.411943                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0    209502389     78.80%     78.80% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     22109459      8.32%     87.12% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2     12002453      4.51%     91.64% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      8637440      3.25%     94.88% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      4846112      1.82%     96.71% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      2847825      1.07%     97.78% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      1780422      0.67%     98.45% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7       779746      0.29%     98.74% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8      3345565      1.26%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    265851411                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    119106546                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     148555532                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           66361234                       # Number of memory references committed
system.switch_cpus0.commit.loads             57276950                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1278403                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         120239540                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer           80121245                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls       159704                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu     25059178     16.87%     16.87% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult            0      0.00%     16.87% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     16.87% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd       539001      0.36%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu       399260      0.27%     17.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     17.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     17.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc       239556      0.16%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     31262574     21.04%     38.71% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     38.71% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp        39926      0.03%     38.73% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt       219849      0.15%     38.88% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv        59889      0.04%     38.92% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     38.92% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     24375065     16.41%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     13217677      8.90%     64.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      1577857      1.06%     65.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     44059273     29.66%     94.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite      7506427      5.05%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    148555532                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples      3345565                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles       129331517                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles    112374210                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         23528483                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles       619360                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles          1486                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved       359904                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred           21                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     148587968                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts           68                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           57286937                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses            9085257                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses              2948912                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses               499075                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles    137188161                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             119148516                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches            1278919                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       679368                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            128665736                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles           3014                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines         12124992                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          917                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    265855404                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     0.558995                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     1.892564                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0       241401642     90.80%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1          867852      0.33%     91.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         1446742      0.54%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         2441273      0.92%     92.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         2774786      1.04%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         1854197      0.70%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         1224148      0.46%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7          946524      0.36%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        12898240      4.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    265855404                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.004798                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.447044                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           12124992                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   21                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads             312371                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads          10514                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         1197                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores          1774                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache         27526                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  88752856635                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles          1486                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles       129798253                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       65404350                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         23652952                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     46997966                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     148582554                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          135                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         92066                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      17844584                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      28832324                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    142312866                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          422725475                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       144322145                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        199305315                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    142287322                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps           25517                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5338559                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               411086555                       # The number of ROB reads
system.switch_cpus0.rob.writes              297165439                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        119106546                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          148555532                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups        1016669                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted      1007336                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         3358                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups       364155                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits         364152                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.999176                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed              7                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts       156529                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts         3357                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    266492082                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     0.640928                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     1.962453                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0    228944562     85.91%     85.91% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     10754025      4.04%     89.95% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      4548461      1.71%     91.65% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      2962196      1.11%     92.76% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      1840800      0.69%     93.45% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5       884690      0.33%     93.79% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6       826868      0.31%     94.10% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7       526928      0.20%     94.29% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     15203552      5.71%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    266492082                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    155222709                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     170802305                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           67496045                       # Number of memory references committed
system.switch_cpus1.commit.loads             48195052                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1013535                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         147440133                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer           77881182                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls            0                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu     24948429     14.61%     14.61% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult            0      0.00%     14.61% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     14.61% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     14.61% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     14.61% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     14.61% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     14.61% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     14.61% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     14.61% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     14.61% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     14.61% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     14.61% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     14.61% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu        18432      0.01%     14.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     14.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     14.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     14.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     14.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     14.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     14.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     14.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     14.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     14.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     48169871     28.20%     42.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     42.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     42.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv       932349      0.55%     43.37% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.37% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     29237179     17.12%     60.48% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.48% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.48% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.48% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.48% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.48% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.48% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.48% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     60.48% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     60.48% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.48% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.48% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.48% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.48% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.48% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.48% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.48% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     12912523      7.56%     68.04% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite        64512      0.04%     68.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     35282529     20.66%     88.74% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     19236481     11.26%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    170802305                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     15203552                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         2857982                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles    241922000                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         15518561                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      6211637                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles          3980                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved       361275                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred            1                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     170983224                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts            8                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           48287552                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           19303872                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                51345                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                 2147                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles         7995                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             155551908                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches            1016669                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       364159                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            266502220                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles           7962                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         13573521                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes            5                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    266514196                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     0.642216                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     1.992140                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0       237881826     89.26%     89.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         1616597      0.61%     89.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         1197447      0.45%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         1739353      0.65%     90.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         3085296      1.16%     92.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         3885649      1.46%     93.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         2344774      0.88%     94.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         2014047      0.76%     95.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        12749207      4.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    266514196                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.003815                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.583630                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           13573521                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    3                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            6084664                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads          95442                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         1278                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores         32185                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache       2655573                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  88752856635                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles          3980                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         5541582                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles      105562220                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         18935491                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles    136470887                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     170965700                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents      12043859                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      98078952                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents      33331992                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    153317223                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          519560696                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       157418025                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        283515821                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    153180735                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps          136487                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         33012232                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               422247364                       # The number of ROB reads
system.switch_cpus1.rob.writes              341939786                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        155222709                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          170802305                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       65657591                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     43587677                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      2595129                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     22946910                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       22915039                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.861110                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed        9105943                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect           12                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      8549629                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      8466858                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses        82771                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted        17460                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts    161995895                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts      2595094                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    243649874                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     0.812520                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     2.079972                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0    195866811     80.39%     80.39% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     13463451      5.53%     85.91% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      5797930      2.38%     88.29% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      6145207      2.52%     90.82% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      3880995      1.59%     92.41% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      1737667      0.71%     93.12% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6       971739      0.40%     93.52% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      1855804      0.76%     94.28% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     13930270      5.72%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    243649874                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    114913247                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     197970469                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           50378598                       # Number of memory references committed
system.switch_cpus2.commit.loads             39390176                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          29591690                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          197736050                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      3815924                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass       120491      0.06%      0.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    146420331     73.96%     74.02% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult       253327      0.13%     74.15% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv       797722      0.40%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     39390176     19.90%     94.45% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite     10988422      5.55%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    197970469                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     13930270                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         8168877                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles    195108818                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         53322987                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles      7310276                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles       2600796                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     21329439                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           36                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     398895038                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          189                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           62105222                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           16370171                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses               702323                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses               128604                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles      2150655                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             247397624                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           65657591                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     40487840                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            261760275                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        5201662                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         49078848                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes           72                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    266511761                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     1.608232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     2.810730                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0       187381702     70.31%     70.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         6381893      2.39%     72.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         5611212      2.11%     74.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         9971221      3.74%     78.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         9769565      3.67%     82.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         5542314      2.08%     84.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         5304345      1.99%     86.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         9917150      3.72%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        26632359      9.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    266511761                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.246347                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.928234                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           49078848                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                    6                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads           10354033                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads       31851875                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses       188103                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         6734                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       7434943                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads          965                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache            13                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  88752856635                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles       2600796                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        11440758                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles      166496818                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         56510171                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     29463206                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     385151088                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      1424313                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      12519191                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      23042782                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents        206150                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    401907805                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1029455947                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       575005677                       # Number of integer rename lookups
system.switch_cpus2.rename.committedMaps    208660026                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps       193247688                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         20765672                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               589685968                       # The number of ROB reads
system.switch_cpus2.rob.writes              742929515                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        114913247                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          197970469                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       59621697                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     48591746                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      3031043                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     40961732                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       40866027                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.766355                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         183907                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect           10                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups       171289                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits       155484                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses        15805                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          779                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    254613830                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          596                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      3030034                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    233070160                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     1.556015                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     2.364001                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0    120104585     51.53%     51.53% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     43620500     18.72%     70.25% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      9774136      4.19%     74.44% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3     24810504     10.65%     85.09% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      8331132      3.57%     88.66% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      4520594      1.94%     90.60% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      2194337      0.94%     91.54% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      1748180      0.75%     92.29% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     17966192      7.71%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    233070160                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    250000002                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     362660600                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           52938163                       # Number of memory references committed
system.switch_cpus3.commit.loads             36975535                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          29655698                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating           1283736                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          362659128                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls        63870                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass          752      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    300745823     82.93%     82.93% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      8975862      2.48%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     36333667     10.02%     95.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     15320760      4.22%     99.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead       641868      0.18%     99.82% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite       641868      0.18%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    362660600                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     17966192                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles        18842807                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles    151615900                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         62265811                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     30380535                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       3309425                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     37095354                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred         1057                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     669839825                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts         2530                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           59180337                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           26332617                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                37785                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                 1735                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      3001569                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             511022039                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           59621697                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     41205418                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            260102227                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        6620922                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles           30                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles          193                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         68315315                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          204                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    266414480                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     2.827248                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.315138                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0       129302542     48.53%     48.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1        12466866      4.68%     53.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2        14895471      5.59%     58.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3        11159041      4.19%     62.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4        11811740      4.43%     67.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5        14223160      5.34%     72.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         8355084      3.14%     75.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         4613027      1.73%     77.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        59587549     22.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    266414480                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.223700                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.917351                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           68315355                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   60                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13807805452254                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            7066746                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       32440316                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         6954                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        19400                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores      21347658                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache          3789                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  88752856635                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       3309425                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        30905072                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       72660000                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         80042382                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     79497599                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     651154273                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       106603                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      40992051                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents        167999                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      33049167                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    934593937                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1670448653                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups      1132348571                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups          6539440                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    534420157                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       400173670                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts        124077433                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               828969122                       # The number of ROB reads
system.switch_cpus3.rob.writes             1267904936                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        250000002                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          362660600                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
