<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/build/tools/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-s 3 -n 3 -fastpaths -xml uartloop_top.twx uartloop_top.ncd -o uartloop_top.twr
uartloop_top.pcf -ucf uartloop_top.ucf

</twCmdLine><twDesign>uartloop_top.ncd</twDesign><twDesignPath>uartloop_top.ncd</twDesignPath><twPCF>uartloop_top.pcf</twPCF><twPcfPath>uartloop_top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="ftg256"><twDevName>xc6slx16</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_clk = PERIOD &quot;clk&quot; 20 ns HIGH 50 %;" ScopeName="">TS_clk = PERIOD TIMEGRP &quot;clk&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>697</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>209</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.594</twMinPer></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point UART_TOP_INST/UART_RX_INST/r_Clock_Count_3 (SLICE_X2Y18.C2), 11 paths
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.406</twSlack><twSrc BELType="FF">UART_TOP_INST/UART_RX_INST/r_Clock_Count_0</twSrc><twDest BELType="FF">UART_TOP_INST/UART_RX_INST/r_Clock_Count_3</twDest><twTotPathDel>3.552</twTotPathDel><twClkSkew dest = "0.289" src = "0.296">0.007</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UART_TOP_INST/UART_RX_INST/r_Clock_Count_0</twSrc><twDest BELType='FF'>UART_TOP_INST/UART_RX_INST/r_Clock_Count_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X5Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X5Y18.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>UART_TOP_INST/UART_RX_INST/r_Clock_Count&lt;1&gt;</twComp><twBEL>UART_TOP_INST/UART_RX_INST/r_Clock_Count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y18.B5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.120</twDelInfo><twComp>UART_TOP_INST/UART_RX_INST/r_Clock_Count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>UART_TOP_INST/UART_RX_INST/r_Rx_Data</twComp><twBEL>UART_TOP_INST/UART_RX_INST/GND_3_o_GND_3_o_equal_5_o&lt;7&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y18.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>N14</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UART_TOP_INST/UART_RX_INST/r_Clock_Count&lt;1&gt;</twComp><twBEL>UART_TOP_INST/UART_RX_INST/_n0146_inv1_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y18.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>UART_TOP_INST/UART_RX_INST/_n0146_inv1_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>UART_TOP_INST/UART_RX_INST/r_Clock_Count&lt;3&gt;</twComp><twBEL>UART_TOP_INST/UART_RX_INST/r_Clock_Count_3_dpot</twBEL><twBEL>UART_TOP_INST/UART_RX_INST/r_Clock_Count_3</twBEL></twPathDel><twLogDel>1.142</twLogDel><twRouteDel>2.410</twRouteDel><twTotDel>3.552</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.900</twSlack><twSrc BELType="FF">UART_TOP_INST/UART_RX_INST/r_Clock_Count_4</twSrc><twDest BELType="FF">UART_TOP_INST/UART_RX_INST/r_Clock_Count_3</twDest><twTotPathDel>3.058</twTotPathDel><twClkSkew dest = "0.289" src = "0.296">0.007</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UART_TOP_INST/UART_RX_INST/r_Clock_Count_4</twSrc><twDest BELType='FF'>UART_TOP_INST/UART_RX_INST/r_Clock_Count_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X4Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y18.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>UART_TOP_INST/UART_RX_INST/r_Clock_Count&lt;4&gt;</twComp><twBEL>UART_TOP_INST/UART_RX_INST/r_Clock_Count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y18.D2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>UART_TOP_INST/UART_RX_INST/r_Clock_Count&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y18.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>UART_TOP_INST/UART_RX_INST/r_Clock_Count&lt;4&gt;</twComp><twBEL>UART_TOP_INST/UART_RX_INST/GND_3_o_GND_3_o_equal_5_o&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>N10</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UART_TOP_INST/UART_RX_INST/r_Clock_Count&lt;1&gt;</twComp><twBEL>UART_TOP_INST/UART_RX_INST/_n0146_inv1_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y18.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>UART_TOP_INST/UART_RX_INST/_n0146_inv1_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>UART_TOP_INST/UART_RX_INST/r_Clock_Count&lt;3&gt;</twComp><twBEL>UART_TOP_INST/UART_RX_INST/r_Clock_Count_3_dpot</twBEL><twBEL>UART_TOP_INST/UART_RX_INST/r_Clock_Count_3</twBEL></twPathDel><twLogDel>1.161</twLogDel><twRouteDel>1.897</twRouteDel><twTotDel>3.058</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.904</twSlack><twSrc BELType="FF">UART_TOP_INST/UART_RX_INST/r_SM_Main_FSM_FFd3</twSrc><twDest BELType="FF">UART_TOP_INST/UART_RX_INST/r_Clock_Count_3</twDest><twTotPathDel>3.057</twTotPathDel><twClkSkew dest = "0.289" src = "0.293">0.004</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UART_TOP_INST/UART_RX_INST/r_SM_Main_FSM_FFd3</twSrc><twDest BELType='FF'>UART_TOP_INST/UART_RX_INST/r_Clock_Count_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X6Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X6Y17.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>UART_TOP_INST/UART_RX_INST/r_SM_Main_FSM_FFd3</twComp><twBEL>UART_TOP_INST/UART_RX_INST/r_SM_Main_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y18.B3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>UART_TOP_INST/UART_RX_INST/r_SM_Main_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>UART_TOP_INST/UART_RX_INST/r_Rx_Data</twComp><twBEL>UART_TOP_INST/UART_RX_INST/GND_3_o_GND_3_o_equal_5_o&lt;7&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y18.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>N14</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UART_TOP_INST/UART_RX_INST/r_Clock_Count&lt;1&gt;</twComp><twBEL>UART_TOP_INST/UART_RX_INST/_n0146_inv1_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y18.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>UART_TOP_INST/UART_RX_INST/_n0146_inv1_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>UART_TOP_INST/UART_RX_INST/r_Clock_Count&lt;3&gt;</twComp><twBEL>UART_TOP_INST/UART_RX_INST/r_Clock_Count_3_dpot</twBEL><twBEL>UART_TOP_INST/UART_RX_INST/r_Clock_Count_3</twBEL></twPathDel><twLogDel>1.198</twLogDel><twRouteDel>1.859</twRouteDel><twTotDel>3.057</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point UART_TOP_INST/UART_TX_INST/r_Bit_Index_2 (SLICE_X13Y18.CE), 9 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.527</twSlack><twSrc BELType="FF">UART_TOP_INST/UART_TX_INST/r_Clock_Count_2</twSrc><twDest BELType="FF">UART_TOP_INST/UART_TX_INST/r_Bit_Index_2</twDest><twTotPathDel>3.433</twTotPathDel><twClkSkew dest = "0.254" src = "0.259">0.005</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UART_TOP_INST/UART_TX_INST/r_Clock_Count_2</twSrc><twDest BELType='FF'>UART_TOP_INST/UART_TX_INST/r_Bit_Index_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X17Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X17Y18.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>UART_TOP_INST/UART_TX_INST/r_Clock_Count&lt;3&gt;</twComp><twBEL>UART_TOP_INST/UART_TX_INST/r_Clock_Count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y18.C5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.225</twDelInfo><twComp>UART_TOP_INST/UART_TX_INST/r_Clock_Count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UART_TOP_INST/UART_TX_INST/r_Clock_Count&lt;3&gt;</twComp><twBEL>UART_TOP_INST/UART_TX_INST/r_Clock_Count[7]_GND_4_o_LessThan_19_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y18.D2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>UART_TOP_INST/UART_TX_INST/r_Clock_Count[7]_GND_4_o_LessThan_19_o</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y18.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>UART_TOP_INST/UART_TX_INST/r_SM_Main_FSM_FFd2</twComp><twBEL>UART_TOP_INST/UART_TX_INST/_n0135_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y18.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>UART_TOP_INST/UART_TX_INST/_n0135_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y18.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>UART_TOP_INST/UART_TX_INST/r_Bit_Index&lt;1&gt;</twComp><twBEL>UART_TOP_INST/UART_TX_INST/r_Bit_Index_2</twBEL></twPathDel><twLogDel>1.217</twLogDel><twRouteDel>2.216</twRouteDel><twTotDel>3.433</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.278</twSlack><twSrc BELType="FF">UART_TOP_INST/UART_TX_INST/r_Clock_Count_4</twSrc><twDest BELType="FF">UART_TOP_INST/UART_TX_INST/r_Bit_Index_2</twDest><twTotPathDel>2.682</twTotPathDel><twClkSkew dest = "0.254" src = "0.259">0.005</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UART_TOP_INST/UART_TX_INST/r_Clock_Count_4</twSrc><twDest BELType='FF'>UART_TOP_INST/UART_TX_INST/r_Bit_Index_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X16Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X16Y18.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>UART_TOP_INST/UART_TX_INST/r_Clock_Count&lt;5&gt;</twComp><twBEL>UART_TOP_INST/UART_TX_INST/r_Clock_Count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y18.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>UART_TOP_INST/UART_TX_INST/r_Clock_Count&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UART_TOP_INST/UART_TX_INST/r_Clock_Count&lt;3&gt;</twComp><twBEL>UART_TOP_INST/UART_TX_INST/r_Clock_Count[7]_GND_4_o_LessThan_19_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y18.D2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>UART_TOP_INST/UART_TX_INST/r_Clock_Count[7]_GND_4_o_LessThan_19_o</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y18.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>UART_TOP_INST/UART_TX_INST/r_SM_Main_FSM_FFd2</twComp><twBEL>UART_TOP_INST/UART_TX_INST/_n0135_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y18.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>UART_TOP_INST/UART_TX_INST/_n0135_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y18.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>UART_TOP_INST/UART_TX_INST/r_Bit_Index&lt;1&gt;</twComp><twBEL>UART_TOP_INST/UART_TX_INST/r_Bit_Index_2</twBEL></twPathDel><twLogDel>1.234</twLogDel><twRouteDel>1.448</twRouteDel><twTotDel>2.682</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>46.0</twPctLog><twPctRoute>54.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.308</twSlack><twSrc BELType="FF">UART_TOP_INST/UART_TX_INST/r_Clock_Count_3</twSrc><twDest BELType="FF">UART_TOP_INST/UART_TX_INST/r_Bit_Index_2</twDest><twTotPathDel>2.652</twTotPathDel><twClkSkew dest = "0.254" src = "0.259">0.005</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UART_TOP_INST/UART_TX_INST/r_Clock_Count_3</twSrc><twDest BELType='FF'>UART_TOP_INST/UART_TX_INST/r_Bit_Index_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X17Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X17Y18.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>UART_TOP_INST/UART_TX_INST/r_Clock_Count&lt;3&gt;</twComp><twBEL>UART_TOP_INST/UART_TX_INST/r_Clock_Count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>UART_TOP_INST/UART_TX_INST/r_Clock_Count&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UART_TOP_INST/UART_TX_INST/r_Clock_Count&lt;3&gt;</twComp><twBEL>UART_TOP_INST/UART_TX_INST/r_Clock_Count[7]_GND_4_o_LessThan_19_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y18.D2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>UART_TOP_INST/UART_TX_INST/r_Clock_Count[7]_GND_4_o_LessThan_19_o</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y18.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>UART_TOP_INST/UART_TX_INST/r_SM_Main_FSM_FFd2</twComp><twBEL>UART_TOP_INST/UART_TX_INST/_n0135_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y18.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>UART_TOP_INST/UART_TX_INST/_n0135_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y18.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>UART_TOP_INST/UART_TX_INST/r_Bit_Index&lt;1&gt;</twComp><twBEL>UART_TOP_INST/UART_TX_INST/r_Bit_Index_2</twBEL></twPathDel><twLogDel>1.217</twLogDel><twRouteDel>1.435</twRouteDel><twTotDel>2.652</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>45.9</twPctLog><twPctRoute>54.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point UART_TOP_INST/UART_RX_INST/r_Clock_Count_2 (SLICE_X2Y18.A4), 11 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.550</twSlack><twSrc BELType="FF">UART_TOP_INST/UART_RX_INST/r_Clock_Count_0</twSrc><twDest BELType="FF">UART_TOP_INST/UART_RX_INST/r_Clock_Count_2</twDest><twTotPathDel>3.408</twTotPathDel><twClkSkew dest = "0.289" src = "0.296">0.007</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UART_TOP_INST/UART_RX_INST/r_Clock_Count_0</twSrc><twDest BELType='FF'>UART_TOP_INST/UART_RX_INST/r_Clock_Count_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X5Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X5Y18.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>UART_TOP_INST/UART_RX_INST/r_Clock_Count&lt;1&gt;</twComp><twBEL>UART_TOP_INST/UART_RX_INST/r_Clock_Count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y18.B5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.120</twDelInfo><twComp>UART_TOP_INST/UART_RX_INST/r_Clock_Count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>UART_TOP_INST/UART_RX_INST/r_Rx_Data</twComp><twBEL>UART_TOP_INST/UART_RX_INST/GND_3_o_GND_3_o_equal_5_o&lt;7&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y18.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>N14</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UART_TOP_INST/UART_RX_INST/r_Clock_Count&lt;1&gt;</twComp><twBEL>UART_TOP_INST/UART_RX_INST/_n0146_inv1_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y18.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>UART_TOP_INST/UART_RX_INST/_n0146_inv1_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>UART_TOP_INST/UART_RX_INST/r_Clock_Count&lt;3&gt;</twComp><twBEL>UART_TOP_INST/UART_RX_INST/r_Clock_Count_2_dpot</twBEL><twBEL>UART_TOP_INST/UART_RX_INST/r_Clock_Count_2</twBEL></twPathDel><twLogDel>1.142</twLogDel><twRouteDel>2.266</twRouteDel><twTotDel>3.408</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.044</twSlack><twSrc BELType="FF">UART_TOP_INST/UART_RX_INST/r_Clock_Count_4</twSrc><twDest BELType="FF">UART_TOP_INST/UART_RX_INST/r_Clock_Count_2</twDest><twTotPathDel>2.914</twTotPathDel><twClkSkew dest = "0.289" src = "0.296">0.007</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UART_TOP_INST/UART_RX_INST/r_Clock_Count_4</twSrc><twDest BELType='FF'>UART_TOP_INST/UART_RX_INST/r_Clock_Count_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X4Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y18.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>UART_TOP_INST/UART_RX_INST/r_Clock_Count&lt;4&gt;</twComp><twBEL>UART_TOP_INST/UART_RX_INST/r_Clock_Count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y18.D2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>UART_TOP_INST/UART_RX_INST/r_Clock_Count&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y18.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>UART_TOP_INST/UART_RX_INST/r_Clock_Count&lt;4&gt;</twComp><twBEL>UART_TOP_INST/UART_RX_INST/GND_3_o_GND_3_o_equal_5_o&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>N10</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UART_TOP_INST/UART_RX_INST/r_Clock_Count&lt;1&gt;</twComp><twBEL>UART_TOP_INST/UART_RX_INST/_n0146_inv1_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y18.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>UART_TOP_INST/UART_RX_INST/_n0146_inv1_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>UART_TOP_INST/UART_RX_INST/r_Clock_Count&lt;3&gt;</twComp><twBEL>UART_TOP_INST/UART_RX_INST/r_Clock_Count_2_dpot</twBEL><twBEL>UART_TOP_INST/UART_RX_INST/r_Clock_Count_2</twBEL></twPathDel><twLogDel>1.161</twLogDel><twRouteDel>1.753</twRouteDel><twTotDel>2.914</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.048</twSlack><twSrc BELType="FF">UART_TOP_INST/UART_RX_INST/r_SM_Main_FSM_FFd3</twSrc><twDest BELType="FF">UART_TOP_INST/UART_RX_INST/r_Clock_Count_2</twDest><twTotPathDel>2.913</twTotPathDel><twClkSkew dest = "0.289" src = "0.293">0.004</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UART_TOP_INST/UART_RX_INST/r_SM_Main_FSM_FFd3</twSrc><twDest BELType='FF'>UART_TOP_INST/UART_RX_INST/r_Clock_Count_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X6Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X6Y17.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>UART_TOP_INST/UART_RX_INST/r_SM_Main_FSM_FFd3</twComp><twBEL>UART_TOP_INST/UART_RX_INST/r_SM_Main_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y18.B3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>UART_TOP_INST/UART_RX_INST/r_SM_Main_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>UART_TOP_INST/UART_RX_INST/r_Rx_Data</twComp><twBEL>UART_TOP_INST/UART_RX_INST/GND_3_o_GND_3_o_equal_5_o&lt;7&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y18.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>N14</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UART_TOP_INST/UART_RX_INST/r_Clock_Count&lt;1&gt;</twComp><twBEL>UART_TOP_INST/UART_RX_INST/_n0146_inv1_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y18.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>UART_TOP_INST/UART_RX_INST/_n0146_inv1_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>UART_TOP_INST/UART_RX_INST/r_Clock_Count&lt;3&gt;</twComp><twBEL>UART_TOP_INST/UART_RX_INST/r_Clock_Count_2_dpot</twBEL><twBEL>UART_TOP_INST/UART_RX_INST/r_Clock_Count_2</twBEL></twPathDel><twLogDel>1.198</twLogDel><twRouteDel>1.715</twRouteDel><twTotDel>2.913</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk = PERIOD TIMEGRP &quot;clk&quot; 20 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UART_TOP_INST/UART_TX_INST/r_Bit_Index_2 (SLICE_X13Y18.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.432</twSlack><twSrc BELType="FF">UART_TOP_INST/UART_TX_INST/r_Bit_Index_1</twSrc><twDest BELType="FF">UART_TOP_INST/UART_TX_INST/r_Bit_Index_2</twDest><twTotPathDel>0.432</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UART_TOP_INST/UART_TX_INST/r_Bit_Index_1</twSrc><twDest BELType='FF'>UART_TOP_INST/UART_TX_INST/r_Bit_Index_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X13Y18.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>UART_TOP_INST/UART_TX_INST/r_Bit_Index&lt;1&gt;</twComp><twBEL>UART_TOP_INST/UART_TX_INST/r_Bit_Index_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y18.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.079</twDelInfo><twComp>UART_TOP_INST/UART_TX_INST/r_Bit_Index&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y18.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>UART_TOP_INST/UART_TX_INST/r_Bit_Index&lt;1&gt;</twComp><twBEL>UART_TOP_INST/UART_TX_INST/Mmux__n012111</twBEL><twBEL>UART_TOP_INST/UART_TX_INST/r_Bit_Index_2</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.079</twRouteDel><twTotDel>0.432</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>81.7</twPctLog><twPctRoute>18.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UART_TOP_INST/UART_RX_INST/r_Clock_Count_4 (SLICE_X4Y18.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.433</twSlack><twSrc BELType="FF">UART_TOP_INST/UART_RX_INST/r_Clock_Count_4</twSrc><twDest BELType="FF">UART_TOP_INST/UART_RX_INST/r_Clock_Count_4</twDest><twTotPathDel>0.433</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UART_TOP_INST/UART_RX_INST/r_Clock_Count_4</twSrc><twDest BELType='FF'>UART_TOP_INST/UART_RX_INST/r_Clock_Count_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y18.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>UART_TOP_INST/UART_RX_INST/r_Clock_Count&lt;4&gt;</twComp><twBEL>UART_TOP_INST/UART_RX_INST/r_Clock_Count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y18.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.043</twDelInfo><twComp>UART_TOP_INST/UART_RX_INST/r_Clock_Count&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y18.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>UART_TOP_INST/UART_RX_INST/r_Clock_Count&lt;4&gt;</twComp><twBEL>UART_TOP_INST/UART_RX_INST/r_Clock_Count_4_dpot</twBEL><twBEL>UART_TOP_INST/UART_RX_INST/r_Clock_Count_4</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.043</twRouteDel><twTotDel>0.433</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>90.1</twPctLog><twPctRoute>9.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UART_TOP_INST/UART_TX_INST/r_Clock_Count_4 (SLICE_X16Y18.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.436</twSlack><twSrc BELType="FF">UART_TOP_INST/UART_TX_INST/r_Clock_Count_4</twSrc><twDest BELType="FF">UART_TOP_INST/UART_TX_INST/r_Clock_Count_4</twDest><twTotPathDel>0.436</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UART_TOP_INST/UART_TX_INST/r_Clock_Count_4</twSrc><twDest BELType='FF'>UART_TOP_INST/UART_TX_INST/r_Clock_Count_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X16Y18.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>UART_TOP_INST/UART_TX_INST/r_Clock_Count&lt;5&gt;</twComp><twBEL>UART_TOP_INST/UART_TX_INST/r_Clock_Count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y18.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.046</twDelInfo><twComp>UART_TOP_INST/UART_TX_INST/r_Clock_Count&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y18.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>UART_TOP_INST/UART_TX_INST/r_Clock_Count&lt;5&gt;</twComp><twBEL>UART_TOP_INST/UART_TX_INST/Mmux__n009542</twBEL><twBEL>UART_TOP_INST/UART_TX_INST/r_Clock_Count_4</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.046</twRouteDel><twTotDel>0.436</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>89.4</twPctLog><twPctRoute>10.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="30"><twPinLimitBanner>Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP &quot;clk&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="31" type="MINPERIOD" name="Tbcper_I" slack="18.270" period="20.000" constraintValue="20.000" deviceLimit="1.730" freqLimit="578.035" physResource="clk_BUFGP/BUFG/I0" logResource="clk_BUFGP/BUFG/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="clk_BUFGP/IBUFG"/><twPinLimit anchorID="32" type="MINPERIOD" name="Tcp" slack="19.000" period="20.000" constraintValue="20.000" deviceLimit="1.000" freqLimit="1000.000" physResource="UART_TOP_INST/UART_RX_INST/r_Rx_Data/CLK" logResource="UART_TOP_INST/UART_RX_INST/Mshreg_r_Rx_Data/CLK" locationPin="SLICE_X6Y18.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="33" type="MINPERIOD" name="Tcp" slack="19.570" period="20.000" constraintValue="20.000" deviceLimit="0.430" freqLimit="2325.581" physResource="UART_TOP_INST/UART_RX_INST/_n0219_inv1_cepot/CLK" logResource="UART_TOP_INST/UART_RX_INST/r_Bit_Index_0/CK" locationPin="SLICE_X4Y17.CLK" clockNet="clk_BUFGP"/></twPinLimitRpt></twConst><twConst anchorID="34" twConstType="OFFSETINDELAY" ><twConstHead uID="2"><twConstName UCFConstName="NET &quot;rx_serial&quot; OFFSET = IN 20 ns VALID 20 ns BEFORE &quot;clk&quot; RISING;" ScopeName="">COMP &quot;rx_serial&quot; OFFSET = IN 20 ns VALID 20 ns BEFORE COMP &quot;clk&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.100</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UART_TOP_INST/UART_RX_INST/Mshreg_r_Rx_Data (SLICE_X6Y18.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstOffIn anchorID="36" twDataPathType="twDataPathMaxDelay"><twSlack>18.900</twSlack><twSrc BELType="PAD">rx_serial</twSrc><twDest BELType="FF">UART_TOP_INST/UART_RX_INST/Mshreg_r_Rx_Data</twDest><twClkDel>1.591</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>UART_TOP_INST/UART_RX_INST/r_Rx_Data</twClkDest><twOff>20.000</twOff><twOffSrc>rx_serial</twOffSrc><twOffDest>clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rx_serial</twSrc><twDest BELType='FF'>UART_TOP_INST/UART_RX_INST/Mshreg_r_Rx_Data</twDest><twLogLvls>1</twLogLvls><twSrcSite>P4.PAD</twSrcSite><twPathDel><twSite>P4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.887</twDelInfo><twComp>rx_serial</twComp><twBEL>rx_serial</twBEL><twBEL>rx_serial_IBUF</twBEL><twBEL>ProtoComp10.IMUX.1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y18.AI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.738</twDelInfo><twComp>rx_serial_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y18.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>UART_TOP_INST/UART_RX_INST/r_Rx_Data</twComp><twBEL>UART_TOP_INST/UART_RX_INST/Mshreg_r_Rx_Data</twBEL></twPathDel><twLogDel>0.928</twLogDel><twRouteDel>1.738</twRouteDel><twTotDel>2.666</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>UART_TOP_INST/UART_RX_INST/Mshreg_r_Rx_Data</twDest><twLogLvls>2</twLogLvls><twSrcSite>T8.PAD</twSrcSite><twPathDel><twSite>T8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL><twBEL>ProtoComp10.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.822</twLogDel><twRouteDel>0.769</twRouteDel><twTotDel>1.591</twTotDel><twPctLog>51.7</twPctLog><twPctRoute>48.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;rx_serial&quot; OFFSET = IN 20 ns VALID 20 ns BEFORE COMP &quot;clk&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UART_TOP_INST/UART_RX_INST/Mshreg_r_Rx_Data (SLICE_X6Y18.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstOffIn anchorID="38" twDataPathType="twDataPathMinDelay"><twSlack>0.377</twSlack><twSrc BELType="PAD">rx_serial</twSrc><twDest BELType="FF">UART_TOP_INST/UART_RX_INST/Mshreg_r_Rx_Data</twDest><twClkDel>3.245</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>UART_TOP_INST/UART_RX_INST/r_Rx_Data</twClkDest><twOff>0.000</twOff><twOffSrc>rx_serial</twOffSrc><twOffDest>clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rx_serial</twSrc><twDest BELType='FF'>UART_TOP_INST/UART_RX_INST/Mshreg_r_Rx_Data</twDest><twLogLvls>1</twLogLvls><twSrcSite>P4.PAD</twSrcSite><twPathDel><twSite>P4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>rx_serial</twComp><twBEL>rx_serial</twBEL><twBEL>rx_serial_IBUF</twBEL><twBEL>ProtoComp10.IMUX.1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y18.AI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.491</twDelInfo><twComp>rx_serial_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y18.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>UART_TOP_INST/UART_RX_INST/r_Rx_Data</twComp><twBEL>UART_TOP_INST/UART_RX_INST/Mshreg_r_Rx_Data</twBEL></twPathDel><twLogDel>1.156</twLogDel><twRouteDel>2.491</twRouteDel><twTotDel>3.647</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>UART_TOP_INST/UART_RX_INST/Mshreg_r_Rx_Data</twDest><twLogLvls>2</twLogLvls><twSrcSite>T8.PAD</twSrcSite><twPathDel><twSite>T8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL><twBEL>ProtoComp10.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.834</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>1.726</twRouteDel><twTotDel>3.245</twTotDel><twPctLog>46.8</twPctLog><twPctRoute>53.2</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="39" twConstType="OFFSETOUTDELAY" ><twConstHead uID="3"><twConstName UCFConstName="NET &quot;tx_serial&quot; OFFSET = OUT 20 ns AFTER &quot;clk&quot;;" ScopeName="">COMP &quot;tx_serial&quot; OFFSET = OUT 20 ns AFTER COMP &quot;clk&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>8.991</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point tx_serial (N5.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="40"><twConstOffOut anchorID="41" twDataPathType="twDataPathMaxDelay"><twSlack>11.009</twSlack><twSrc BELType="FF">UART_TOP_INST/UART_TX_INST/o_Tx_Serial</twSrc><twDest BELType="PAD">tx_serial</twDest><twClkDel>3.226</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>UART_TOP_INST/UART_TX_INST/Mmux__n009511</twClkDest><twDataDel>5.740</twDataDel><twDataSrc>UART_TOP_INST/UART_TX_INST/Mmux__n009511</twDataSrc><twDataDest>tx_serial</twDataDest><twOff>20.000</twOff><twOffSrc>clk</twOffSrc><twOffDest>tx_serial</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>UART_TOP_INST/UART_TX_INST/o_Tx_Serial</twDest><twLogLvls>2</twLogLvls><twSrcSite>T8.PAD</twSrcSite><twPathDel><twSite>T8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL><twBEL>ProtoComp10.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.834</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.873</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>1.707</twRouteDel><twTotDel>3.226</twTotDel><twPctLog>47.1</twPctLog><twPctRoute>52.9</twPctRoute></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UART_TOP_INST/UART_TX_INST/o_Tx_Serial</twSrc><twDest BELType='PAD'>tx_serial</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X10Y18.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>UART_TOP_INST/UART_TX_INST/Mmux__n009511</twComp><twBEL>UART_TOP_INST/UART_TX_INST/o_Tx_Serial</twBEL></twPathDel><twPathDel><twSite>N5.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.871</twDelInfo><twComp>UART_TOP_INST/UART_TX_INST/o_Tx_Serial</twComp></twPathDel><twPathDel><twSite>N5.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>tx_serial</twComp><twBEL>tx_serial_OBUF</twBEL><twBEL>tx_serial</twBEL></twPathDel><twLogDel>2.869</twLogDel><twRouteDel>2.871</twRouteDel><twTotDel>5.740</twTotDel><twPctLog>50.0</twPctLog><twPctRoute>50.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;tx_serial&quot; OFFSET = OUT 20 ns AFTER COMP &quot;clk&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point tx_serial (N5.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twConstOffOut anchorID="43" twDataPathType="twDataPathMinDelay"><twSlack>5.068</twSlack><twSrc BELType="FF">UART_TOP_INST/UART_TX_INST/o_Tx_Serial</twSrc><twDest BELType="PAD">tx_serial</twDest><twClkDel>1.572</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>UART_TOP_INST/UART_TX_INST/Mmux__n009511</twClkDest><twDataDel>3.521</twDataDel><twDataSrc>UART_TOP_INST/UART_TX_INST/Mmux__n009511</twDataSrc><twDataDest>tx_serial</twDataDest><twOff>20.000</twOff><twOffSrc>clk</twOffSrc><twOffDest>tx_serial</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>UART_TOP_INST/UART_TX_INST/o_Tx_Serial</twDest><twLogLvls>2</twLogLvls><twSrcSite>T8.PAD</twSrcSite><twPathDel><twSite>T8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL><twBEL>ProtoComp10.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.822</twLogDel><twRouteDel>0.750</twRouteDel><twTotDel>1.572</twTotDel><twPctLog>52.3</twPctLog><twPctRoute>47.7</twPctRoute></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UART_TOP_INST/UART_TX_INST/o_Tx_Serial</twSrc><twDest BELType='PAD'>tx_serial</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X10Y18.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>UART_TOP_INST/UART_TX_INST/Mmux__n009511</twComp><twBEL>UART_TOP_INST/UART_TX_INST/o_Tx_Serial</twBEL></twPathDel><twPathDel><twSite>N5.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.859</twDelInfo><twComp>UART_TOP_INST/UART_TX_INST/o_Tx_Serial</twComp></twPathDel><twPathDel><twSite>N5.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>tx_serial</twComp><twBEL>tx_serial_OBUF</twBEL><twBEL>tx_serial</twBEL></twPathDel><twLogDel>1.662</twLogDel><twRouteDel>1.859</twRouteDel><twTotDel>3.521</twTotDel><twPctLog>47.2</twPctLog><twPctRoute>52.8</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twUnmetConstCnt anchorID="44">0</twUnmetConstCnt><twDataSheet anchorID="45" twNameLen="15"><twSUH2ClkList anchorID="46" twDestWidth="9" twPhaseWidth="9"><twDest>clk</twDest><twSUH2Clk ><twSrc>rx_serial</twSrc><twSUHTime twInternalClk ="clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.100</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.377</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="47" twDestWidth="9" twPhaseWidth="9"><twSrc>clk</twSrc><twClk2Out  twOutPad = "tx_serial" twMinTime = "5.068" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.991" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="48" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>3.594</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="49" twDestWidth="9" twWorstWindow="0.723" twWorstSetup="1.100" twWorstHold="-0.377" twWorstSetupSlack="18.900" twWorstHoldSlack="0.377" ><twConstName>COMP &quot;rx_serial&quot; OFFSET = IN 20 ns VALID 20 ns BEFORE COMP &quot;clk&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>rx_serial</twSrc><twSUHSlackTime twSetupSlack = "18.900" twHoldSlack = "0.377" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.100</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.377</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetOutTable anchorID="50" twDestWidth="9" twMinSlack="11.009" twMaxSlack="11.009" twRelSkew="0.000" ><twConstName>COMP &quot;tx_serial&quot; OFFSET = OUT 20 ns AFTER COMP &quot;clk&quot;;</twConstName><twOffOutTblRow twOutPad = "tx_serial" twSlack = "8.991" twMaxDelayCrnr="f" twMinDelay = "5.068" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="51"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>699</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>371</twConnCnt></twConstCov><twStats anchorID="52"><twMinPer>3.594</twMinPer><twFootnote number="1" /><twMaxFreq>278.242</twMaxFreq><twMinInBeforeClk>1.100</twMinInBeforeClk><twMinOutAfterClk>8.991</twMinOutAfterClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sat Oct 21 23:21:22 2023 </twTimestamp></twFoot><twClientInfo anchorID="53"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 389 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
