INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/cache_lru/cache_lru.srcs/sources_1/cache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/cache_lru/cache_lru.srcs/sources_1/main_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/cache_lru/cache_lru.srcs/sources_1/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/Programs/UnderGraduate_Programs/Computer Architecture/cache_lru/cache_lru.srcs/sim_1/cache_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_tb
