

================================================================
== Vivado HLS Report for 'subconv_3x3_16_strid'
================================================================
* Date:           Fri Dec 14 14:26:50 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        accelerator_newone
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.94|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  358082|  358082|  358082|  358082|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |    7008|    7008|       146|          -|          -|    48|    no    |
        | + Loop 1.1              |     144|     144|        18|          -|          -|     8|    no    |
        |  ++ Loop 1.1.1          |      16|      16|         2|          -|          -|     8|    no    |
        |- Loop 2                 |  351072|  351072|      7314|          -|          -|    48|    no    |
        | + Loop 2.1              |    7312|    7312|       914|          -|          -|     8|    no    |
        |  ++ Loop 2.1.1          |     912|     912|       114|          -|          -|     8|    no    |
        |   +++ Loop 2.1.1.1      |     105|     105|        35|          -|          -|     3|    no    |
        |    ++++ Loop 2.1.1.1.1  |      33|      33|        11|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     817|    383|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    285|
|Register         |        -|      -|     436|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    1601|   1379|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+-------+-----+-----+
    |          Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------+----------------------+---------+-------+-----+-----+
    |ShuffleNetV2_faddbkb_x_U48  |ShuffleNetV2_faddbkb  |        0|      2|  205|  390|
    |ShuffleNetV2_fmulcud_x_U49  |ShuffleNetV2_fmulcud  |        0|      3|  143|  321|
    +----------------------------+----------------------+---------+-------+-----+-----+
    |Total                       |                      |        0|      5|  348|  711|
    +----------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |co_10_fu_374_p2      |     +    |      0|  23|  11|           6|           1|
    |co_9_fu_251_p2       |     +    |      0|  23|  11|           6|           1|
    |h_10_fu_525_p2       |     +    |      0|  17|   9|           4|           1|
    |h_9_fu_358_p2        |     +    |      0|  17|   9|           4|           1|
    |m_5_fu_537_p2        |     +    |      0|  11|   8|           2|           1|
    |n_5_fu_640_p2        |     +    |      0|  11|   8|           2|           1|
    |tmp_101_fu_412_p2    |     +    |      0|  38|  16|          11|          11|
    |tmp_105_fu_452_p2    |     +    |      0|  35|  15|          10|          10|
    |tmp_106_fu_302_p2    |     +    |      0|  35|  15|          10|          10|
    |tmp_107_fu_331_p2    |     +    |      0|  47|  19|          14|          14|
    |tmp_108_fu_476_p2    |     +    |      0|  35|  15|          10|          10|
    |tmp_110_fu_505_p2    |     +    |      0|  47|  19|          14|          14|
    |tmp_111_fu_347_p2    |     +    |      0|  47|  19|          14|          14|
    |tmp_112_fu_618_p2    |     +    |      0|  47|  19|          14|          14|
    |tmp_113_fu_547_p2    |     +    |      0|  35|  15|          10|          10|
    |tmp_116_fu_583_p2    |     +    |      0|  38|  16|          11|          11|
    |tmp_118_fu_608_p2    |     +    |      0|  50|  20|          15|          15|
    |tmp_119_fu_650_p2    |     +    |      0|  35|  15|          10|          10|
    |tmp_120_fu_679_p2    |     +    |      0|  50|  20|          15|          15|
    |tmp_61_fu_574_p2     |     +    |      0|  20|  10|           5|           5|
    |tmp_64_fu_670_p2     |     +    |      0|  20|  10|           5|           5|
    |tmp_98_fu_286_p2     |     +    |      0|  35|  15|          10|          10|
    |w_10_fu_628_p2       |     +    |      0|  17|   9|           4|           1|
    |w_9_fu_352_p2        |     +    |      0|  17|   9|           4|           1|
    |tmp_103_fu_430_p2    |     -    |      0|  32|  14|           9|           9|
    |tmp_115_fu_558_p2    |     -    |      0|  35|  15|          10|          10|
    |exitcond1_fu_531_p2  |   icmp   |      0|   0|   1|           2|           2|
    |exitcond2_fu_511_p2  |   icmp   |      0|   0|   2|           4|           4|
    |exitcond3_fu_458_p2  |   icmp   |      0|   0|   2|           4|           4|
    |exitcond4_fu_368_p2  |   icmp   |      0|   0|   3|           6|           6|
    |exitcond5_fu_337_p2  |   icmp   |      0|   0|   2|           4|           4|
    |exitcond6_fu_292_p2  |   icmp   |      0|   0|   2|           4|           4|
    |exitcond7_fu_245_p2  |   icmp   |      0|   0|   3|           6|           6|
    |exitcond_fu_634_p2   |   icmp   |      0|   0|   1|           2|           2|
    |tmp1_fu_564_p2       |    xor   |      0|   0|   3|           2|           3|
    |tmp2_fu_660_p2       |    xor   |      0|   0|   3|           2|           3|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0| 817| 383|         265|         243|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  129|         28|    1|         28|
    |co1_reg_154        |    9|          2|    6|         12|
    |co_reg_120         |    9|          2|    6|         12|
    |grp_fu_235_p0      |   15|          3|   32|         96|
    |grp_fu_235_p1      |   15|          3|   32|         96|
    |h2_reg_165         |    9|          2|    4|          8|
    |h_reg_131          |    9|          2|    4|          8|
    |m_reg_201          |    9|          2|    2|          4|
    |n_reg_224          |    9|          2|    2|          4|
    |output_r_address0  |   21|          4|   13|         52|
    |output_r_d0        |   15|          3|   32|         96|
    |sum_1_reg_212      |    9|          2|   32|         64|
    |sum_reg_189        |    9|          2|   32|         64|
    |w3_reg_177         |    9|          2|    4|          8|
    |w_reg_143          |    9|          2|    4|          8|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  285|         61|  206|        560|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |  27|   0|   27|          0|
    |bias_addr_reg_702      |   6|   0|    6|          0|
    |co1_reg_154            |   6|   0|    6|          0|
    |co_10_reg_736          |   6|   0|    6|          0|
    |co_9_reg_692           |   6|   0|    6|          0|
    |co_reg_120             |   6|   0|    6|          0|
    |h2_reg_165             |   4|   0|    4|          0|
    |h_reg_131              |   4|   0|    4|          0|
    |input_load_reg_833     |  32|   0|   32|          0|
    |m_5_reg_785            |   2|   0|    2|          0|
    |m_reg_201              |   2|   0|    2|          0|
    |n_5_reg_813            |   2|   0|    2|          0|
    |n_reg_224              |   2|   0|    2|          0|
    |output_addr_5_reg_800  |  13|   0|   13|          0|
    |output_load_reg_848    |  32|   0|   32|          0|
    |sum_1_reg_212          |  32|   0|   32|          0|
    |sum_reg_189            |  32|   0|   32|          0|
    |tmp_101_reg_741        |  10|   0|   11|          1|
    |tmp_105_reg_751        |   9|   0|   10|          1|
    |tmp_107_reg_710        |  13|   0|   14|          1|
    |tmp_110_reg_764        |  13|   0|   14|          1|
    |tmp_111_reg_718        |  14|   0|   14|          0|
    |tmp_115_reg_790        |  10|   0|   10|          0|
    |tmp_118_reg_795        |  14|   0|   15|          1|
    |tmp_136_cast_reg_746   |  10|   0|   10|          0|
    |tmp_54_reg_759         |   4|   0|    5|          1|
    |tmp_57_reg_772         |   4|   0|    5|          1|
    |tmp_59_reg_853         |  32|   0|   32|          0|
    |tmp_66_reg_838         |  32|   0|   32|          0|
    |tmp_98_reg_697         |   9|   0|   10|          1|
    |w3_reg_177             |   4|   0|    4|          0|
    |w_10_reg_805           |   4|   0|    4|          0|
    |w_9_reg_723            |   4|   0|    4|          0|
    |w_reg_143              |   4|   0|    4|          0|
    |weight_load_reg_828    |  32|   0|   32|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 436|   0|  444|          8|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | subconv_3x3_16_strid | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | subconv_3x3_16_strid | return value |
|ap_start           |  in |    1| ap_ctrl_hs | subconv_3x3_16_strid | return value |
|ap_done            | out |    1| ap_ctrl_hs | subconv_3x3_16_strid | return value |
|ap_idle            | out |    1| ap_ctrl_hs | subconv_3x3_16_strid | return value |
|ap_ready           | out |    1| ap_ctrl_hs | subconv_3x3_16_strid | return value |
|input_r_address0   | out |   14|  ap_memory |        input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q0         |  in |   32|  ap_memory |        input_r       |     array    |
|weight_address0    | out |    9|  ap_memory |        weight        |     array    |
|weight_ce0         | out |    1|  ap_memory |        weight        |     array    |
|weight_q0          |  in |   32|  ap_memory |        weight        |     array    |
|bias_address0      | out |    6|  ap_memory |         bias         |     array    |
|bias_ce0           | out |    1|  ap_memory |         bias         |     array    |
|bias_q0            |  in |   32|  ap_memory |         bias         |     array    |
|output_r_address0  | out |   13|  ap_memory |       output_r       |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_d0        | out |   32|  ap_memory |       output_r       |     array    |
|output_r_q0        |  in |   32|  ap_memory |       output_r       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 27
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond7)
	6  / (exitcond7)
3 --> 
	4  / (!exitcond6)
	2  / (exitcond6)
4 --> 
	5  / (!exitcond5)
	3  / (exitcond5)
5 --> 
	4  / true
6 --> 
	7  / (!exitcond4)
7 --> 
	8  / (!exitcond3)
	6  / (exitcond3)
8 --> 
	9  / (!exitcond2)
	7  / (exitcond2)
9 --> 
	21  / (exitcond1)
	10  / (!exitcond1)
10 --> 
	11  / (!exitcond)
	9  / (exitcond)
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	10  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	8  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_28 (5)  [1/1] 1.59ns  loc: accelerator_newone/components.cpp:368
:0  br label %.loopexit


 <State 2>: 3.88ns
ST_2: co (7)  [1/1] 0.00ns
.loopexit:0  %co = phi i6 [ 0, %0 ], [ %co_9, %.loopexit.loopexit ]

ST_2: exitcond7 (8)  [1/1] 3.88ns  loc: accelerator_newone/components.cpp:368
.loopexit:1  %exitcond7 = icmp eq i6 %co, -16

ST_2: empty (9)  [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

ST_2: co_9 (10)  [1/1] 2.31ns  loc: accelerator_newone/components.cpp:368
.loopexit:3  %co_9 = add i6 %co, 1

ST_2: StgValue_33 (11)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:368
.loopexit:4  br i1 %exitcond7, label %.preheader11.preheader, label %.preheader13.preheader

ST_2: tmp (13)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:371
.preheader13.preheader:0  %tmp = zext i6 %co to i64

ST_2: tmp_s (14)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:368
.preheader13.preheader:1  %tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %co, i3 0)

ST_2: p_shl_cast (15)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:368
.preheader13.preheader:2  %p_shl_cast = zext i9 %tmp_s to i10

ST_2: tmp_97 (16)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:368
.preheader13.preheader:3  %tmp_97 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %co, i1 false)

ST_2: p_shl1_cast (17)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:371
.preheader13.preheader:4  %p_shl1_cast = zext i7 %tmp_97 to i10

ST_2: tmp_98 (18)  [1/1] 2.32ns  loc: accelerator_newone/components.cpp:371
.preheader13.preheader:5  %tmp_98 = add i10 %p_shl1_cast, %p_shl_cast

ST_2: bias_addr (19)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:371
.preheader13.preheader:6  %bias_addr = getelementptr [48 x float]* %bias, i64 0, i64 %tmp

ST_2: StgValue_41 (20)  [1/1] 1.59ns  loc: accelerator_newone/components.cpp:369
.preheader13.preheader:7  br label %.preheader13

ST_2: StgValue_42 (55)  [1/1] 1.59ns  loc: accelerator_newone/components.cpp:376
.preheader11.preheader:0  br label %.preheader11


 <State 3>: 4.66ns
ST_3: h (22)  [1/1] 0.00ns
.preheader13:0  %h = phi i4 [ %h_9, %2 ], [ 1, %.preheader13.preheader ]

ST_3: exitcond6 (23)  [1/1] 3.10ns  loc: accelerator_newone/components.cpp:369
.preheader13:1  %exitcond6 = icmp eq i4 %h, -7

ST_3: empty_40 (24)  [1/1] 0.00ns
.preheader13:2  %empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_3: StgValue_46 (25)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:369
.preheader13:3  br i1 %exitcond6, label %.loopexit.loopexit, label %.preheader12.preheader

ST_3: tmp_53_cast (27)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:371
.preheader12.preheader:0  %tmp_53_cast = zext i4 %h to i10

ST_3: tmp_106 (28)  [1/1] 2.32ns  loc: accelerator_newone/components.cpp:371
.preheader12.preheader:1  %tmp_106 = add i10 %tmp_53_cast, %tmp_98

ST_3: tmp_94 (29)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:371
.preheader12.preheader:2  %tmp_94 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_106, i3 0)

ST_3: p_shl2_cast (30)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:371
.preheader12.preheader:3  %p_shl2_cast = zext i13 %tmp_94 to i14

ST_3: tmp_95 (31)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:371
.preheader12.preheader:4  %tmp_95 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_106, i1 false)

ST_3: p_shl3_cast (32)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:371
.preheader12.preheader:5  %p_shl3_cast = zext i11 %tmp_95 to i14

ST_3: tmp_107 (33)  [1/1] 2.34ns  loc: accelerator_newone/components.cpp:371
.preheader12.preheader:6  %tmp_107 = add i14 %p_shl2_cast, %p_shl3_cast

ST_3: StgValue_54 (34)  [1/1] 1.59ns  loc: accelerator_newone/components.cpp:370
.preheader12.preheader:7  br label %.preheader12

ST_3: StgValue_55 (53)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 3.25ns
ST_4: w (36)  [1/1] 0.00ns
.preheader12:0  %w = phi i4 [ %w_9, %1 ], [ 1, %.preheader12.preheader ]

ST_4: exitcond5 (37)  [1/1] 3.10ns  loc: accelerator_newone/components.cpp:370
.preheader12:1  %exitcond5 = icmp eq i4 %w, -7

ST_4: empty_41 (38)  [1/1] 0.00ns
.preheader12:2  %empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_4: StgValue_59 (39)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:370
.preheader12:3  br i1 %exitcond5, label %2, label %1

ST_4: bias_load (41)  [2/2] 3.25ns  loc: accelerator_newone/components.cpp:371
:0  %bias_load = load float* %bias_addr, align 4

ST_4: tmp_56_cast (42)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:371
:1  %tmp_56_cast = zext i4 %w to i14

ST_4: tmp_111 (43)  [1/1] 2.34ns  loc: accelerator_newone/components.cpp:371
:2  %tmp_111 = add i14 %tmp_107, %tmp_56_cast

ST_4: w_9 (47)  [1/1] 2.35ns  loc: accelerator_newone/components.cpp:370
:6  %w_9 = add i4 %w, 1

ST_4: h_9 (50)  [1/1] 2.35ns  loc: accelerator_newone/components.cpp:369
:0  %h_9 = add i4 %h, 1

ST_4: StgValue_65 (51)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:369
:1  br label %.preheader13


 <State 5>: 6.51ns
ST_5: bias_load (41)  [1/2] 3.25ns  loc: accelerator_newone/components.cpp:371
:0  %bias_load = load float* %bias_addr, align 4

ST_5: tmp_148_cast (44)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:371
:3  %tmp_148_cast = zext i14 %tmp_111 to i64

ST_5: output_addr (45)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:371
:4  %output_addr = getelementptr [4800 x float]* %output_r, i64 0, i64 %tmp_148_cast

ST_5: StgValue_69 (46)  [1/1] 3.25ns  loc: accelerator_newone/components.cpp:371
:5  store float %bias_load, float* %output_addr, align 4

ST_5: StgValue_70 (48)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:370
:7  br label %.preheader12


 <State 6>: 3.88ns
ST_6: co1 (57)  [1/1] 0.00ns
.preheader11:0  %co1 = phi i6 [ %co_10, %.preheader11.loopexit ], [ 0, %.preheader11.preheader ]

ST_6: exitcond4 (58)  [1/1] 3.88ns  loc: accelerator_newone/components.cpp:376
.preheader11:1  %exitcond4 = icmp eq i6 %co1, -16

ST_6: empty_42 (59)  [1/1] 0.00ns
.preheader11:2  %empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

ST_6: co_10 (60)  [1/1] 2.31ns  loc: accelerator_newone/components.cpp:376
.preheader11:3  %co_10 = add i6 %co1, 1

ST_6: StgValue_75 (61)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:376
.preheader11:4  br i1 %exitcond4, label %6, label %.preheader10.preheader

ST_6: tmp_cast (63)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:376
.preheader10.preheader:0  %tmp_cast = zext i6 %co1 to i9

ST_6: tmp_99 (64)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:376
.preheader10.preheader:1  %tmp_99 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %co1, i4 0)

ST_6: p_shl7_cast (65)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:376
.preheader10.preheader:2  %p_shl7_cast = zext i10 %tmp_99 to i11

ST_6: tmp_100 (66)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:376
.preheader10.preheader:3  %tmp_100 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %co1, i1 false)

ST_6: p_shl8_cast2 (67)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:382
.preheader10.preheader:4  %p_shl8_cast2 = zext i7 %tmp_100 to i10

ST_6: p_shl8_cast (68)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:382
.preheader10.preheader:5  %p_shl8_cast = zext i7 %tmp_100 to i11

ST_6: tmp_101 (69)  [1/1] 2.32ns  loc: accelerator_newone/components.cpp:382
.preheader10.preheader:6  %tmp_101 = add i11 %p_shl8_cast, %p_shl7_cast

ST_6: tmp_102 (70)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:376
.preheader10.preheader:7  %tmp_102 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %co1, i2 0)

ST_6: p_shl6_cast (71)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:382
.preheader10.preheader:8  %p_shl6_cast = zext i8 %tmp_102 to i9

ST_6: tmp_103 (72)  [1/1] 2.32ns  loc: accelerator_newone/components.cpp:382
.preheader10.preheader:9  %tmp_103 = sub i9 %p_shl6_cast, %tmp_cast

ST_6: tmp_136_cast (73)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:382
.preheader10.preheader:10  %tmp_136_cast = sext i9 %tmp_103 to i10

ST_6: tmp_104 (74)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:376
.preheader10.preheader:11  %tmp_104 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %co1, i3 0)

ST_6: p_shl4_cast (75)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:386
.preheader10.preheader:12  %p_shl4_cast = zext i9 %tmp_104 to i10

ST_6: tmp_105 (76)  [1/1] 2.32ns  loc: accelerator_newone/components.cpp:386
.preheader10.preheader:13  %tmp_105 = add i10 %p_shl8_cast2, %p_shl4_cast

ST_6: StgValue_90 (77)  [1/1] 1.59ns  loc: accelerator_newone/components.cpp:377
.preheader10.preheader:14  br label %.preheader10

ST_6: StgValue_91 (165)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:390
:0  ret void


 <State 7>: 4.66ns
ST_7: h2 (79)  [1/1] 0.00ns
.preheader10:0  %h2 = phi i4 [ %h_10, %5 ], [ 1, %.preheader10.preheader ]

ST_7: exitcond3 (80)  [1/1] 3.10ns  loc: accelerator_newone/components.cpp:377
.preheader10:1  %exitcond3 = icmp eq i4 %h2, -7

ST_7: empty_43 (81)  [1/1] 0.00ns
.preheader10:2  %empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_7: StgValue_95 (82)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:377
.preheader10:3  br i1 %exitcond3, label %.preheader11.loopexit, label %.preheader9.preheader

ST_7: tmp_54 (84)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:382
.preheader9.preheader:0  %tmp_54 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %h2, i1 false)

ST_7: tmp_55_cast (85)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:386
.preheader9.preheader:1  %tmp_55_cast = zext i4 %h2 to i10

ST_7: tmp_108 (86)  [1/1] 2.32ns  loc: accelerator_newone/components.cpp:386
.preheader9.preheader:2  %tmp_108 = add i10 %tmp_105, %tmp_55_cast

ST_7: tmp_96 (87)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:386
.preheader9.preheader:3  %tmp_96 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_108, i3 0)

ST_7: p_shl9_cast (88)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:386
.preheader9.preheader:4  %p_shl9_cast = zext i13 %tmp_96 to i14

ST_7: tmp_109 (89)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:386
.preheader9.preheader:5  %tmp_109 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_108, i1 false)

ST_7: p_shl10_cast (90)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:386
.preheader9.preheader:6  %p_shl10_cast = zext i11 %tmp_109 to i14

ST_7: tmp_110 (91)  [1/1] 2.34ns  loc: accelerator_newone/components.cpp:386
.preheader9.preheader:7  %tmp_110 = add i14 %p_shl10_cast, %p_shl9_cast

ST_7: StgValue_104 (92)  [1/1] 1.59ns  loc: accelerator_newone/components.cpp:378
.preheader9.preheader:8  br label %.preheader9

ST_7: StgValue_105 (163)  [1/1] 0.00ns
.preheader11.loopexit:0  br label %.preheader11


 <State 8>: 3.10ns
ST_8: w3 (94)  [1/1] 0.00ns
.preheader9:0  %w3 = phi i4 [ %w_10, %4 ], [ 1, %.preheader9.preheader ]

ST_8: exitcond2 (95)  [1/1] 3.10ns  loc: accelerator_newone/components.cpp:378
.preheader9:1  %exitcond2 = icmp eq i4 %w3, -7

ST_8: empty_44 (96)  [1/1] 0.00ns
.preheader9:2  %empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_8: StgValue_109 (97)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:378
.preheader9:3  br i1 %exitcond2, label %5, label %.preheader8.preheader

ST_8: tmp_57 (99)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:382
.preheader8.preheader:0  %tmp_57 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %w3, i1 false)

ST_8: StgValue_111 (100)  [1/1] 1.59ns  loc: accelerator_newone/components.cpp:380
.preheader8.preheader:1  br label %.preheader8

ST_8: h_10 (160)  [1/1] 2.35ns  loc: accelerator_newone/components.cpp:377
:0  %h_10 = add i4 %h2, 1

ST_8: StgValue_113 (161)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:377
:1  br label %.preheader10


 <State 9>: 7.01ns
ST_9: sum (102)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:382
.preheader8:0  %sum = phi float [ 0.000000e+00, %.preheader8.preheader ], [ %sum_1, %.preheader8.loopexit ]

ST_9: m (103)  [1/1] 0.00ns
.preheader8:1  %m = phi i2 [ 0, %.preheader8.preheader ], [ %m_5, %.preheader8.loopexit ]

ST_9: exitcond1 (104)  [1/1] 2.07ns  loc: accelerator_newone/components.cpp:380
.preheader8:2  %exitcond1 = icmp eq i2 %m, -1

ST_9: empty_45 (105)  [1/1] 0.00ns
.preheader8:3  %empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_9: m_5 (106)  [1/1] 2.17ns  loc: accelerator_newone/components.cpp:380
.preheader8:4  %m_5 = add i2 %m, 1

ST_9: StgValue_119 (107)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:380
.preheader8:5  br i1 %exitcond1, label %4, label %.preheader.preheader

ST_9: tmp_60_cast (109)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:382
.preheader.preheader:0  %tmp_60_cast = zext i2 %m to i10

ST_9: tmp_113 (110)  [1/1] 2.32ns  loc: accelerator_newone/components.cpp:382
.preheader.preheader:1  %tmp_113 = add i10 %tmp_136_cast, %tmp_60_cast

ST_9: tmp_114 (111)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:382 (grouped into LUT with out node tmp_115)
.preheader.preheader:2  %tmp_114 = shl i10 %tmp_113, 2

ST_9: tmp_115 (112)  [1/1] 2.32ns  loc: accelerator_newone/components.cpp:382 (out node of the LUT)
.preheader.preheader:3  %tmp_115 = sub i10 %tmp_114, %tmp_113

ST_9: tmp1 (113)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:382 (grouped into LUT with out node tmp_61)
.preheader.preheader:4  %tmp1 = xor i2 %m, -2

ST_9: tmp1_cast (114)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:382 (grouped into LUT with out node tmp_61)
.preheader.preheader:5  %tmp1_cast = sext i2 %tmp1 to i5

ST_9: tmp_61 (115)  [1/1] 2.33ns  loc: accelerator_newone/components.cpp:382 (out node of the LUT)
.preheader.preheader:6  %tmp_61 = add i5 %tmp_54, %tmp1_cast

ST_9: tmp_62_cast (116)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:382
.preheader.preheader:7  %tmp_62_cast = zext i5 %tmp_61 to i11

ST_9: tmp_116 (117)  [1/1] 2.33ns  loc: accelerator_newone/components.cpp:382
.preheader.preheader:8  %tmp_116 = add i11 %tmp_101, %tmp_62_cast

ST_9: p_shl11_cast (118)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:382
.preheader.preheader:9  %p_shl11_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_116, i4 0)

ST_9: tmp_117 (119)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:382
.preheader.preheader:10  %tmp_117 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_116, i1 false)

ST_9: p_shl12_cast (120)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:382
.preheader.preheader:11  %p_shl12_cast = zext i12 %tmp_117 to i15

ST_9: tmp_118 (121)  [1/1] 2.35ns  loc: accelerator_newone/components.cpp:382
.preheader.preheader:12  %tmp_118 = add i15 %p_shl12_cast, %p_shl11_cast

ST_9: StgValue_133 (122)  [1/1] 1.59ns  loc: accelerator_newone/components.cpp:381
.preheader.preheader:13  br label %.preheader

ST_9: tmp_58_cast (150)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:386
:0  %tmp_58_cast = zext i4 %w3 to i14

ST_9: tmp_112 (151)  [1/1] 2.34ns  loc: accelerator_newone/components.cpp:386
:1  %tmp_112 = add i14 %tmp_110, %tmp_58_cast

ST_9: tmp_149_cast (152)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:386
:2  %tmp_149_cast = zext i14 %tmp_112 to i64

ST_9: output_addr_5 (153)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:386
:3  %output_addr_5 = getelementptr [4800 x float]* %output_r, i64 0, i64 %tmp_149_cast

ST_9: output_load (154)  [2/2] 3.25ns  loc: accelerator_newone/components.cpp:386
:4  %output_load = load float* %output_addr_5, align 4

ST_9: w_10 (157)  [1/1] 2.35ns  loc: accelerator_newone/components.cpp:378
:7  %w_10 = add i4 %w3, 1


 <State 10>: 7.94ns
ST_10: sum_1 (124)  [1/1] 0.00ns
.preheader:0  %sum_1 = phi float [ %sum_6, %3 ], [ %sum, %.preheader.preheader ]

ST_10: n (125)  [1/1] 0.00ns
.preheader:1  %n = phi i2 [ %n_5, %3 ], [ 0, %.preheader.preheader ]

ST_10: exitcond (126)  [1/1] 2.07ns  loc: accelerator_newone/components.cpp:381
.preheader:2  %exitcond = icmp eq i2 %n, -1

ST_10: empty_46 (127)  [1/1] 0.00ns
.preheader:3  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_10: n_5 (128)  [1/1] 2.17ns  loc: accelerator_newone/components.cpp:381
.preheader:4  %n_5 = add i2 %n, 1

ST_10: StgValue_145 (129)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:381
.preheader:5  br i1 %exitcond, label %.preheader8.loopexit, label %3

ST_10: tmp_63_cast (131)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:382
:0  %tmp_63_cast = zext i2 %n to i10

ST_10: tmp_119 (132)  [1/1] 2.32ns  loc: accelerator_newone/components.cpp:382
:1  %tmp_119 = add i10 %tmp_115, %tmp_63_cast

ST_10: tmp_157_cast (133)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:382
:2  %tmp_157_cast = zext i10 %tmp_119 to i64

ST_10: weight_addr (134)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:382
:3  %weight_addr = getelementptr [432 x float]* %weight, i64 0, i64 %tmp_157_cast

ST_10: weight_load (135)  [2/2] 3.25ns  loc: accelerator_newone/components.cpp:382
:4  %weight_load = load float* %weight_addr, align 4

ST_10: tmp2 (136)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:382 (grouped into LUT with out node tmp_64)
:5  %tmp2 = xor i2 %n, -2

ST_10: tmp2_cast (137)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:382 (grouped into LUT with out node tmp_64)
:6  %tmp2_cast = sext i2 %tmp2 to i5

ST_10: tmp_64 (138)  [1/1] 2.33ns  loc: accelerator_newone/components.cpp:382 (out node of the LUT)
:7  %tmp_64 = add i5 %tmp_57, %tmp2_cast

ST_10: tmp_65_cast (139)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:382
:8  %tmp_65_cast = zext i5 %tmp_64 to i15

ST_10: tmp_120 (140)  [1/1] 2.35ns  loc: accelerator_newone/components.cpp:382
:9  %tmp_120 = add i15 %tmp_118, %tmp_65_cast

ST_10: tmp_158_cast (141)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:382
:10  %tmp_158_cast = zext i15 %tmp_120 to i64

ST_10: input_addr (142)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:382
:11  %input_addr = getelementptr [15552 x float]* %input_r, i64 0, i64 %tmp_158_cast

ST_10: input_load (143)  [2/2] 3.25ns  loc: accelerator_newone/components.cpp:382
:12  %input_load = load float* %input_addr, align 4

ST_10: StgValue_159 (148)  [1/1] 0.00ns
.preheader8.loopexit:0  br label %.preheader8


 <State 11>: 3.25ns
ST_11: weight_load (135)  [1/2] 3.25ns  loc: accelerator_newone/components.cpp:382
:4  %weight_load = load float* %weight_addr, align 4

ST_11: input_load (143)  [1/2] 3.25ns  loc: accelerator_newone/components.cpp:382
:12  %input_load = load float* %input_addr, align 4


 <State 12>: 5.70ns
ST_12: tmp_66 (144)  [4/4] 5.70ns  loc: accelerator_newone/components.cpp:382
:13  %tmp_66 = fmul float %weight_load, %input_load


 <State 13>: 5.70ns
ST_13: tmp_66 (144)  [3/4] 5.70ns  loc: accelerator_newone/components.cpp:382
:13  %tmp_66 = fmul float %weight_load, %input_load


 <State 14>: 5.70ns
ST_14: tmp_66 (144)  [2/4] 5.70ns  loc: accelerator_newone/components.cpp:382
:13  %tmp_66 = fmul float %weight_load, %input_load


 <State 15>: 5.70ns
ST_15: tmp_66 (144)  [1/4] 5.70ns  loc: accelerator_newone/components.cpp:382
:13  %tmp_66 = fmul float %weight_load, %input_load


 <State 16>: 7.26ns
ST_16: sum_6 (145)  [5/5] 7.26ns  loc: accelerator_newone/components.cpp:382
:14  %sum_6 = fadd float %sum_1, %tmp_66


 <State 17>: 7.26ns
ST_17: sum_6 (145)  [4/5] 7.26ns  loc: accelerator_newone/components.cpp:382
:14  %sum_6 = fadd float %sum_1, %tmp_66


 <State 18>: 7.26ns
ST_18: sum_6 (145)  [3/5] 7.26ns  loc: accelerator_newone/components.cpp:382
:14  %sum_6 = fadd float %sum_1, %tmp_66


 <State 19>: 7.26ns
ST_19: sum_6 (145)  [2/5] 7.26ns  loc: accelerator_newone/components.cpp:382
:14  %sum_6 = fadd float %sum_1, %tmp_66


 <State 20>: 7.26ns
ST_20: sum_6 (145)  [1/5] 7.26ns  loc: accelerator_newone/components.cpp:382
:14  %sum_6 = fadd float %sum_1, %tmp_66

ST_20: StgValue_171 (146)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:381
:15  br label %.preheader


 <State 21>: 3.25ns
ST_21: output_load (154)  [1/2] 3.25ns  loc: accelerator_newone/components.cpp:386
:4  %output_load = load float* %output_addr_5, align 4


 <State 22>: 7.26ns
ST_22: tmp_59 (155)  [5/5] 7.26ns  loc: accelerator_newone/components.cpp:386
:5  %tmp_59 = fadd float %output_load, %sum


 <State 23>: 7.26ns
ST_23: tmp_59 (155)  [4/5] 7.26ns  loc: accelerator_newone/components.cpp:386
:5  %tmp_59 = fadd float %output_load, %sum


 <State 24>: 7.26ns
ST_24: tmp_59 (155)  [3/5] 7.26ns  loc: accelerator_newone/components.cpp:386
:5  %tmp_59 = fadd float %output_load, %sum


 <State 25>: 7.26ns
ST_25: tmp_59 (155)  [2/5] 7.26ns  loc: accelerator_newone/components.cpp:386
:5  %tmp_59 = fadd float %output_load, %sum


 <State 26>: 7.26ns
ST_26: tmp_59 (155)  [1/5] 7.26ns  loc: accelerator_newone/components.cpp:386
:5  %tmp_59 = fadd float %output_load, %sum


 <State 27>: 3.25ns
ST_27: StgValue_178 (156)  [1/1] 3.25ns  loc: accelerator_newone/components.cpp:386
:6  store float %tmp_59, float* %output_addr_5, align 4

ST_27: StgValue_179 (158)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:378
:8  br label %.preheader9



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_28   (br               ) [ 0111110000000000000000000000]
co            (phi              ) [ 0010000000000000000000000000]
exitcond7     (icmp             ) [ 0011110000000000000000000000]
empty         (speclooptripcount) [ 0000000000000000000000000000]
co_9          (add              ) [ 0111110000000000000000000000]
StgValue_33   (br               ) [ 0000000000000000000000000000]
tmp           (zext             ) [ 0000000000000000000000000000]
tmp_s         (bitconcatenate   ) [ 0000000000000000000000000000]
p_shl_cast    (zext             ) [ 0000000000000000000000000000]
tmp_97        (bitconcatenate   ) [ 0000000000000000000000000000]
p_shl1_cast   (zext             ) [ 0000000000000000000000000000]
tmp_98        (add              ) [ 0001110000000000000000000000]
bias_addr     (getelementptr    ) [ 0001110000000000000000000000]
StgValue_41   (br               ) [ 0011110000000000000000000000]
StgValue_42   (br               ) [ 0011111111111111111111111111]
h             (phi              ) [ 0001110000000000000000000000]
exitcond6     (icmp             ) [ 0011110000000000000000000000]
empty_40      (speclooptripcount) [ 0000000000000000000000000000]
StgValue_46   (br               ) [ 0000000000000000000000000000]
tmp_53_cast   (zext             ) [ 0000000000000000000000000000]
tmp_106       (add              ) [ 0000000000000000000000000000]
tmp_94        (bitconcatenate   ) [ 0000000000000000000000000000]
p_shl2_cast   (zext             ) [ 0000000000000000000000000000]
tmp_95        (bitconcatenate   ) [ 0000000000000000000000000000]
p_shl3_cast   (zext             ) [ 0000000000000000000000000000]
tmp_107       (add              ) [ 0000110000000000000000000000]
StgValue_54   (br               ) [ 0011110000000000000000000000]
StgValue_55   (br               ) [ 0111110000000000000000000000]
w             (phi              ) [ 0000100000000000000000000000]
exitcond5     (icmp             ) [ 0011110000000000000000000000]
empty_41      (speclooptripcount) [ 0000000000000000000000000000]
StgValue_59   (br               ) [ 0000000000000000000000000000]
tmp_56_cast   (zext             ) [ 0000000000000000000000000000]
tmp_111       (add              ) [ 0000010000000000000000000000]
w_9           (add              ) [ 0011110000000000000000000000]
h_9           (add              ) [ 0011110000000000000000000000]
StgValue_65   (br               ) [ 0011110000000000000000000000]
bias_load     (load             ) [ 0000000000000000000000000000]
tmp_148_cast  (zext             ) [ 0000000000000000000000000000]
output_addr   (getelementptr    ) [ 0000000000000000000000000000]
StgValue_69   (store            ) [ 0000000000000000000000000000]
StgValue_70   (br               ) [ 0011110000000000000000000000]
co1           (phi              ) [ 0000001000000000000000000000]
exitcond4     (icmp             ) [ 0000001111111111111111111111]
empty_42      (speclooptripcount) [ 0000000000000000000000000000]
co_10         (add              ) [ 0010001111111111111111111111]
StgValue_75   (br               ) [ 0000000000000000000000000000]
tmp_cast      (zext             ) [ 0000000000000000000000000000]
tmp_99        (bitconcatenate   ) [ 0000000000000000000000000000]
p_shl7_cast   (zext             ) [ 0000000000000000000000000000]
tmp_100       (bitconcatenate   ) [ 0000000000000000000000000000]
p_shl8_cast2  (zext             ) [ 0000000000000000000000000000]
p_shl8_cast   (zext             ) [ 0000000000000000000000000000]
tmp_101       (add              ) [ 0000000111111111111111111111]
tmp_102       (bitconcatenate   ) [ 0000000000000000000000000000]
p_shl6_cast   (zext             ) [ 0000000000000000000000000000]
tmp_103       (sub              ) [ 0000000000000000000000000000]
tmp_136_cast  (sext             ) [ 0000000111111111111111111111]
tmp_104       (bitconcatenate   ) [ 0000000000000000000000000000]
p_shl4_cast   (zext             ) [ 0000000000000000000000000000]
tmp_105       (add              ) [ 0000000111111111111111111111]
StgValue_90   (br               ) [ 0000001111111111111111111111]
StgValue_91   (ret              ) [ 0000000000000000000000000000]
h2            (phi              ) [ 0000000111111111111111111111]
exitcond3     (icmp             ) [ 0000001111111111111111111111]
empty_43      (speclooptripcount) [ 0000000000000000000000000000]
StgValue_95   (br               ) [ 0000000000000000000000000000]
tmp_54        (bitconcatenate   ) [ 0000000011111111111111111111]
tmp_55_cast   (zext             ) [ 0000000000000000000000000000]
tmp_108       (add              ) [ 0000000000000000000000000000]
tmp_96        (bitconcatenate   ) [ 0000000000000000000000000000]
p_shl9_cast   (zext             ) [ 0000000000000000000000000000]
tmp_109       (bitconcatenate   ) [ 0000000000000000000000000000]
p_shl10_cast  (zext             ) [ 0000000000000000000000000000]
tmp_110       (add              ) [ 0000000011111111111111111111]
StgValue_104  (br               ) [ 0000001111111111111111111111]
StgValue_105  (br               ) [ 0010001111111111111111111111]
w3            (phi              ) [ 0000000011111111111110000000]
exitcond2     (icmp             ) [ 0000001111111111111111111111]
empty_44      (speclooptripcount) [ 0000000000000000000000000000]
StgValue_109  (br               ) [ 0000000000000000000000000000]
tmp_57        (bitconcatenate   ) [ 0000000001111111111110000000]
StgValue_111  (br               ) [ 0000001111111111111111111111]
h_10          (add              ) [ 0000001111111111111111111111]
StgValue_113  (br               ) [ 0000001111111111111111111111]
sum           (phi              ) [ 0000000001111111111111111110]
m             (phi              ) [ 0000000001000000000000000000]
exitcond1     (icmp             ) [ 0000001111111111111111111111]
empty_45      (speclooptripcount) [ 0000000000000000000000000000]
m_5           (add              ) [ 0000001111111111111111111111]
StgValue_119  (br               ) [ 0000000000000000000000000000]
tmp_60_cast   (zext             ) [ 0000000000000000000000000000]
tmp_113       (add              ) [ 0000000000000000000000000000]
tmp_114       (shl              ) [ 0000000000000000000000000000]
tmp_115       (sub              ) [ 0000000000111111111110000000]
tmp1          (xor              ) [ 0000000000000000000000000000]
tmp1_cast     (sext             ) [ 0000000000000000000000000000]
tmp_61        (add              ) [ 0000000000000000000000000000]
tmp_62_cast   (zext             ) [ 0000000000000000000000000000]
tmp_116       (add              ) [ 0000000000000000000000000000]
p_shl11_cast  (bitconcatenate   ) [ 0000000000000000000000000000]
tmp_117       (bitconcatenate   ) [ 0000000000000000000000000000]
p_shl12_cast  (zext             ) [ 0000000000000000000000000000]
tmp_118       (add              ) [ 0000000000111111111110000000]
StgValue_133  (br               ) [ 0000001111111111111111111111]
tmp_58_cast   (zext             ) [ 0000000000000000000000000000]
tmp_112       (add              ) [ 0000000000000000000000000000]
tmp_149_cast  (zext             ) [ 0000000000000000000000000000]
output_addr_5 (getelementptr    ) [ 0000000000000000000001111111]
w_10          (add              ) [ 0000001110000000000001111111]
sum_1         (phi              ) [ 0000001111111111111111111111]
n             (phi              ) [ 0000000000100000000000000000]
exitcond      (icmp             ) [ 0000001111111111111111111111]
empty_46      (speclooptripcount) [ 0000000000000000000000000000]
n_5           (add              ) [ 0000001111111111111111111111]
StgValue_145  (br               ) [ 0000000000000000000000000000]
tmp_63_cast   (zext             ) [ 0000000000000000000000000000]
tmp_119       (add              ) [ 0000000000000000000000000000]
tmp_157_cast  (zext             ) [ 0000000000000000000000000000]
weight_addr   (getelementptr    ) [ 0000000000010000000000000000]
tmp2          (xor              ) [ 0000000000000000000000000000]
tmp2_cast     (sext             ) [ 0000000000000000000000000000]
tmp_64        (add              ) [ 0000000000000000000000000000]
tmp_65_cast   (zext             ) [ 0000000000000000000000000000]
tmp_120       (add              ) [ 0000000000000000000000000000]
tmp_158_cast  (zext             ) [ 0000000000000000000000000000]
input_addr    (getelementptr    ) [ 0000000000010000000000000000]
StgValue_159  (br               ) [ 0000001111111111111111111111]
weight_load   (load             ) [ 0000000000001111000000000000]
input_load    (load             ) [ 0000000000001111000000000000]
tmp_66        (fmul             ) [ 0000000000000000111110000000]
sum_6         (fadd             ) [ 0000001111111111111111111111]
StgValue_171  (br               ) [ 0000001111111111111111111111]
output_load   (load             ) [ 0000000000000000000000111110]
tmp_59        (fadd             ) [ 0000000000000000000000000001]
StgValue_178  (store            ) [ 0000000000000000000000000000]
StgValue_179  (br               ) [ 0000001111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bias">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i11.i4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="bias_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="6" slack="0"/>
<pin id="68" dir="1" index="3" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="6" slack="2"/>
<pin id="73" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="74" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_load/4 "/>
</bind>
</comp>

<comp id="75" class="1004" name="output_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="14" slack="0"/>
<pin id="79" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/5 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="13" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_69/5 output_load/9 StgValue_178/27 "/>
</bind>
</comp>

<comp id="88" class="1004" name="output_addr_5_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="14" slack="0"/>
<pin id="92" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_5/9 "/>
</bind>
</comp>

<comp id="96" class="1004" name="weight_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="10" slack="0"/>
<pin id="100" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr/10 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="9" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="106" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_load/10 "/>
</bind>
</comp>

<comp id="108" class="1004" name="input_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="15" slack="0"/>
<pin id="112" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/10 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="14" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="118" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/10 "/>
</bind>
</comp>

<comp id="120" class="1005" name="co_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="6" slack="1"/>
<pin id="122" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="co_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="6" slack="0"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="131" class="1005" name="h_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="4" slack="1"/>
<pin id="133" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="h_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="4" slack="1"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="1" slack="1"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="143" class="1005" name="w_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="1"/>
<pin id="145" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="w_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="0"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="1" slack="1"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="154" class="1005" name="co1_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="6" slack="1"/>
<pin id="156" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="co1 (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="co1_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="6" slack="0"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="1" slack="1"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co1/6 "/>
</bind>
</comp>

<comp id="165" class="1005" name="h2_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="1"/>
<pin id="167" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="h2 (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="h2_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="1" slack="1"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h2/7 "/>
</bind>
</comp>

<comp id="177" class="1005" name="w3_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="1"/>
<pin id="179" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w3 (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="w3_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="1" slack="1"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w3/8 "/>
</bind>
</comp>

<comp id="189" class="1005" name="sum_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="1"/>
<pin id="191" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="sum_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="1"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="32" slack="1"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/9 "/>
</bind>
</comp>

<comp id="201" class="1005" name="m_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="2" slack="1"/>
<pin id="203" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="m_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="2" slack="0"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/9 "/>
</bind>
</comp>

<comp id="212" class="1005" name="sum_1_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="1"/>
<pin id="214" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="sum_1_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="1"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="32" slack="1"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_1/10 "/>
</bind>
</comp>

<comp id="224" class="1005" name="n_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="2" slack="1"/>
<pin id="226" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="n_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="2" slack="0"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="1" slack="1"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/10 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="0" index="1" bw="32" slack="1"/>
<pin id="238" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_6/16 tmp_59/22 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="0" index="1" bw="32" slack="1"/>
<pin id="244" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_66/12 "/>
</bind>
</comp>

<comp id="245" class="1004" name="exitcond7_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="6" slack="0"/>
<pin id="247" dir="0" index="1" bw="6" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="co_9_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="6" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_9/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="6" slack="0"/>
<pin id="259" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_s_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="9" slack="0"/>
<pin id="264" dir="0" index="1" bw="6" slack="0"/>
<pin id="265" dir="0" index="2" bw="1" slack="0"/>
<pin id="266" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="p_shl_cast_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="9" slack="0"/>
<pin id="272" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_97_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="7" slack="0"/>
<pin id="276" dir="0" index="1" bw="6" slack="0"/>
<pin id="277" dir="0" index="2" bw="1" slack="0"/>
<pin id="278" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_97/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="p_shl1_cast_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="7" slack="0"/>
<pin id="284" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_98_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="7" slack="0"/>
<pin id="288" dir="0" index="1" bw="9" slack="0"/>
<pin id="289" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_98/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="exitcond6_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="0"/>
<pin id="294" dir="0" index="1" bw="4" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_53_cast_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="0"/>
<pin id="300" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_53_cast/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_106_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="0"/>
<pin id="304" dir="0" index="1" bw="10" slack="1"/>
<pin id="305" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_106/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_94_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="13" slack="0"/>
<pin id="309" dir="0" index="1" bw="10" slack="0"/>
<pin id="310" dir="0" index="2" bw="1" slack="0"/>
<pin id="311" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_94/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="p_shl2_cast_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="13" slack="0"/>
<pin id="317" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_95_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="11" slack="0"/>
<pin id="321" dir="0" index="1" bw="10" slack="0"/>
<pin id="322" dir="0" index="2" bw="1" slack="0"/>
<pin id="323" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_95/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="p_shl3_cast_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="11" slack="0"/>
<pin id="329" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_107_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="13" slack="0"/>
<pin id="333" dir="0" index="1" bw="11" slack="0"/>
<pin id="334" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_107/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="exitcond5_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="4" slack="0"/>
<pin id="339" dir="0" index="1" bw="4" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_56_cast_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="0"/>
<pin id="345" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_56_cast/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_111_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="14" slack="1"/>
<pin id="349" dir="0" index="1" bw="4" slack="0"/>
<pin id="350" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_111/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="w_9_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="4" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_9/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="h_9_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="4" slack="1"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_9/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_148_cast_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="14" slack="1"/>
<pin id="366" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_148_cast/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="exitcond4_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="6" slack="0"/>
<pin id="370" dir="0" index="1" bw="6" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/6 "/>
</bind>
</comp>

<comp id="374" class="1004" name="co_10_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="6" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_10/6 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_cast_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="6" slack="0"/>
<pin id="382" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/6 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_99_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="10" slack="0"/>
<pin id="386" dir="0" index="1" bw="6" slack="0"/>
<pin id="387" dir="0" index="2" bw="1" slack="0"/>
<pin id="388" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_99/6 "/>
</bind>
</comp>

<comp id="392" class="1004" name="p_shl7_cast_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="10" slack="0"/>
<pin id="394" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_cast/6 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_100_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="7" slack="0"/>
<pin id="398" dir="0" index="1" bw="6" slack="0"/>
<pin id="399" dir="0" index="2" bw="1" slack="0"/>
<pin id="400" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_100/6 "/>
</bind>
</comp>

<comp id="404" class="1004" name="p_shl8_cast2_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="7" slack="0"/>
<pin id="406" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl8_cast2/6 "/>
</bind>
</comp>

<comp id="408" class="1004" name="p_shl8_cast_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="7" slack="0"/>
<pin id="410" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl8_cast/6 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_101_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="7" slack="0"/>
<pin id="414" dir="0" index="1" bw="10" slack="0"/>
<pin id="415" dir="1" index="2" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_101/6 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_102_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="0"/>
<pin id="420" dir="0" index="1" bw="6" slack="0"/>
<pin id="421" dir="0" index="2" bw="1" slack="0"/>
<pin id="422" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_102/6 "/>
</bind>
</comp>

<comp id="426" class="1004" name="p_shl6_cast_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="8" slack="0"/>
<pin id="428" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast/6 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_103_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="0"/>
<pin id="432" dir="0" index="1" bw="6" slack="0"/>
<pin id="433" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_103/6 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_136_cast_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="9" slack="0"/>
<pin id="438" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_136_cast/6 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_104_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="9" slack="0"/>
<pin id="442" dir="0" index="1" bw="6" slack="0"/>
<pin id="443" dir="0" index="2" bw="1" slack="0"/>
<pin id="444" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_104/6 "/>
</bind>
</comp>

<comp id="448" class="1004" name="p_shl4_cast_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="9" slack="0"/>
<pin id="450" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/6 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_105_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="7" slack="0"/>
<pin id="454" dir="0" index="1" bw="9" slack="0"/>
<pin id="455" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_105/6 "/>
</bind>
</comp>

<comp id="458" class="1004" name="exitcond3_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="4" slack="0"/>
<pin id="460" dir="0" index="1" bw="4" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/7 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_54_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="5" slack="0"/>
<pin id="466" dir="0" index="1" bw="4" slack="0"/>
<pin id="467" dir="0" index="2" bw="1" slack="0"/>
<pin id="468" dir="1" index="3" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_54/7 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_55_cast_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="4" slack="0"/>
<pin id="474" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_55_cast/7 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_108_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="10" slack="1"/>
<pin id="478" dir="0" index="1" bw="4" slack="0"/>
<pin id="479" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_108/7 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_96_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="13" slack="0"/>
<pin id="483" dir="0" index="1" bw="10" slack="0"/>
<pin id="484" dir="0" index="2" bw="1" slack="0"/>
<pin id="485" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_96/7 "/>
</bind>
</comp>

<comp id="489" class="1004" name="p_shl9_cast_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="13" slack="0"/>
<pin id="491" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl9_cast/7 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_109_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="11" slack="0"/>
<pin id="495" dir="0" index="1" bw="10" slack="0"/>
<pin id="496" dir="0" index="2" bw="1" slack="0"/>
<pin id="497" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_109/7 "/>
</bind>
</comp>

<comp id="501" class="1004" name="p_shl10_cast_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="11" slack="0"/>
<pin id="503" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl10_cast/7 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_110_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="11" slack="0"/>
<pin id="507" dir="0" index="1" bw="13" slack="0"/>
<pin id="508" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_110/7 "/>
</bind>
</comp>

<comp id="511" class="1004" name="exitcond2_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="4" slack="0"/>
<pin id="513" dir="0" index="1" bw="4" slack="0"/>
<pin id="514" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/8 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_57_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="5" slack="0"/>
<pin id="519" dir="0" index="1" bw="4" slack="0"/>
<pin id="520" dir="0" index="2" bw="1" slack="0"/>
<pin id="521" dir="1" index="3" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_57/8 "/>
</bind>
</comp>

<comp id="525" class="1004" name="h_10_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="4" slack="1"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_10/8 "/>
</bind>
</comp>

<comp id="531" class="1004" name="exitcond1_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="2" slack="0"/>
<pin id="533" dir="0" index="1" bw="2" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/9 "/>
</bind>
</comp>

<comp id="537" class="1004" name="m_5_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="2" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_5/9 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_60_cast_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="2" slack="0"/>
<pin id="545" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_60_cast/9 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_113_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="9" slack="3"/>
<pin id="549" dir="0" index="1" bw="2" slack="0"/>
<pin id="550" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_113/9 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_114_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="10" slack="0"/>
<pin id="554" dir="0" index="1" bw="3" slack="0"/>
<pin id="555" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_114/9 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_115_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="10" slack="0"/>
<pin id="560" dir="0" index="1" bw="10" slack="0"/>
<pin id="561" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_115/9 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp1_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="2" slack="0"/>
<pin id="566" dir="0" index="1" bw="2" slack="0"/>
<pin id="567" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp1/9 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp1_cast_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="2" slack="0"/>
<pin id="572" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp1_cast/9 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_61_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="5" slack="2"/>
<pin id="576" dir="0" index="1" bw="2" slack="0"/>
<pin id="577" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_61/9 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_62_cast_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="5" slack="0"/>
<pin id="581" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_62_cast/9 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_116_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="11" slack="3"/>
<pin id="585" dir="0" index="1" bw="5" slack="0"/>
<pin id="586" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_116/9 "/>
</bind>
</comp>

<comp id="588" class="1004" name="p_shl11_cast_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="15" slack="0"/>
<pin id="590" dir="0" index="1" bw="11" slack="0"/>
<pin id="591" dir="0" index="2" bw="1" slack="0"/>
<pin id="592" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl11_cast/9 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_117_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="12" slack="0"/>
<pin id="598" dir="0" index="1" bw="11" slack="0"/>
<pin id="599" dir="0" index="2" bw="1" slack="0"/>
<pin id="600" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_117/9 "/>
</bind>
</comp>

<comp id="604" class="1004" name="p_shl12_cast_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="12" slack="0"/>
<pin id="606" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl12_cast/9 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_118_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="12" slack="0"/>
<pin id="610" dir="0" index="1" bw="15" slack="0"/>
<pin id="611" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_118/9 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_58_cast_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="4" slack="1"/>
<pin id="616" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_58_cast/9 "/>
</bind>
</comp>

<comp id="618" class="1004" name="tmp_112_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="14" slack="2"/>
<pin id="620" dir="0" index="1" bw="4" slack="0"/>
<pin id="621" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_112/9 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmp_149_cast_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="14" slack="0"/>
<pin id="625" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_149_cast/9 "/>
</bind>
</comp>

<comp id="628" class="1004" name="w_10_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="4" slack="1"/>
<pin id="630" dir="0" index="1" bw="1" slack="0"/>
<pin id="631" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_10/9 "/>
</bind>
</comp>

<comp id="634" class="1004" name="exitcond_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="2" slack="0"/>
<pin id="636" dir="0" index="1" bw="2" slack="0"/>
<pin id="637" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/10 "/>
</bind>
</comp>

<comp id="640" class="1004" name="n_5_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="2" slack="0"/>
<pin id="642" dir="0" index="1" bw="1" slack="0"/>
<pin id="643" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_5/10 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_63_cast_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="2" slack="0"/>
<pin id="648" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_63_cast/10 "/>
</bind>
</comp>

<comp id="650" class="1004" name="tmp_119_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="10" slack="1"/>
<pin id="652" dir="0" index="1" bw="2" slack="0"/>
<pin id="653" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_119/10 "/>
</bind>
</comp>

<comp id="655" class="1004" name="tmp_157_cast_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="10" slack="0"/>
<pin id="657" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_157_cast/10 "/>
</bind>
</comp>

<comp id="660" class="1004" name="tmp2_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="2" slack="0"/>
<pin id="662" dir="0" index="1" bw="2" slack="0"/>
<pin id="663" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp2/10 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp2_cast_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="2" slack="0"/>
<pin id="668" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/10 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_64_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="5" slack="2"/>
<pin id="672" dir="0" index="1" bw="2" slack="0"/>
<pin id="673" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_64/10 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tmp_65_cast_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="5" slack="0"/>
<pin id="677" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_65_cast/10 "/>
</bind>
</comp>

<comp id="679" class="1004" name="tmp_120_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="15" slack="1"/>
<pin id="681" dir="0" index="1" bw="5" slack="0"/>
<pin id="682" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_120/10 "/>
</bind>
</comp>

<comp id="684" class="1004" name="tmp_158_cast_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="15" slack="0"/>
<pin id="686" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_158_cast/10 "/>
</bind>
</comp>

<comp id="692" class="1005" name="co_9_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="6" slack="0"/>
<pin id="694" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="co_9 "/>
</bind>
</comp>

<comp id="697" class="1005" name="tmp_98_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="10" slack="1"/>
<pin id="699" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_98 "/>
</bind>
</comp>

<comp id="702" class="1005" name="bias_addr_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="6" slack="2"/>
<pin id="704" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="bias_addr "/>
</bind>
</comp>

<comp id="710" class="1005" name="tmp_107_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="14" slack="1"/>
<pin id="712" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_107 "/>
</bind>
</comp>

<comp id="718" class="1005" name="tmp_111_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="14" slack="1"/>
<pin id="720" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_111 "/>
</bind>
</comp>

<comp id="723" class="1005" name="w_9_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="4" slack="0"/>
<pin id="725" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="w_9 "/>
</bind>
</comp>

<comp id="728" class="1005" name="h_9_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="4" slack="1"/>
<pin id="730" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="h_9 "/>
</bind>
</comp>

<comp id="736" class="1005" name="co_10_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="6" slack="0"/>
<pin id="738" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="co_10 "/>
</bind>
</comp>

<comp id="741" class="1005" name="tmp_101_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="11" slack="3"/>
<pin id="743" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="tmp_101 "/>
</bind>
</comp>

<comp id="746" class="1005" name="tmp_136_cast_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="10" slack="3"/>
<pin id="748" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="tmp_136_cast "/>
</bind>
</comp>

<comp id="751" class="1005" name="tmp_105_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="10" slack="1"/>
<pin id="753" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_105 "/>
</bind>
</comp>

<comp id="759" class="1005" name="tmp_54_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="5" slack="2"/>
<pin id="761" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="tmp_54 "/>
</bind>
</comp>

<comp id="764" class="1005" name="tmp_110_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="14" slack="2"/>
<pin id="766" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="tmp_110 "/>
</bind>
</comp>

<comp id="772" class="1005" name="tmp_57_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="5" slack="2"/>
<pin id="774" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="tmp_57 "/>
</bind>
</comp>

<comp id="777" class="1005" name="h_10_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="4" slack="1"/>
<pin id="779" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="h_10 "/>
</bind>
</comp>

<comp id="785" class="1005" name="m_5_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="2" slack="0"/>
<pin id="787" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m_5 "/>
</bind>
</comp>

<comp id="790" class="1005" name="tmp_115_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="10" slack="1"/>
<pin id="792" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_115 "/>
</bind>
</comp>

<comp id="795" class="1005" name="tmp_118_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="15" slack="1"/>
<pin id="797" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_118 "/>
</bind>
</comp>

<comp id="800" class="1005" name="output_addr_5_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="13" slack="1"/>
<pin id="802" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="output_addr_5 "/>
</bind>
</comp>

<comp id="805" class="1005" name="w_10_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="4" slack="1"/>
<pin id="807" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w_10 "/>
</bind>
</comp>

<comp id="813" class="1005" name="n_5_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="2" slack="0"/>
<pin id="815" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n_5 "/>
</bind>
</comp>

<comp id="818" class="1005" name="weight_addr_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="9" slack="1"/>
<pin id="820" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr "/>
</bind>
</comp>

<comp id="823" class="1005" name="input_addr_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="14" slack="1"/>
<pin id="825" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="828" class="1005" name="weight_load_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="32" slack="1"/>
<pin id="830" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight_load "/>
</bind>
</comp>

<comp id="833" class="1005" name="input_load_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="1"/>
<pin id="835" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="838" class="1005" name="tmp_66_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="32" slack="1"/>
<pin id="840" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_66 "/>
</bind>
</comp>

<comp id="843" class="1005" name="sum_6_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="1"/>
<pin id="845" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_6 "/>
</bind>
</comp>

<comp id="848" class="1005" name="output_load_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="32" slack="1"/>
<pin id="850" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_load "/>
</bind>
</comp>

<comp id="853" class="1005" name="tmp_59_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="1"/>
<pin id="855" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_59 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="26" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="26" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="86"><net_src comp="71" pin="2"/><net_sink comp="82" pin=1"/></net>

<net id="87"><net_src comp="75" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="26" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="88" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="26" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="28" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="142"><net_src comp="135" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="146"><net_src comp="28" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="168"><net_src comp="28" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="176"><net_src comp="169" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="180"><net_src comp="28" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="188"><net_src comp="181" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="192"><net_src comp="48" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="193" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="204"><net_src comp="44" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="212" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="222"><net_src comp="189" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="223"><net_src comp="216" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="227"><net_src comp="44" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="239"><net_src comp="212" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="189" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="249"><net_src comp="124" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="10" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="124" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="16" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="124" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="267"><net_src comp="18" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="124" pin="4"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="20" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="273"><net_src comp="262" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="22" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="124" pin="4"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="24" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="285"><net_src comp="274" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="270" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="135" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="30" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="301"><net_src comp="135" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="298" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="312"><net_src comp="34" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="302" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="20" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="318"><net_src comp="307" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="324"><net_src comp="36" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="302" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="24" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="330"><net_src comp="319" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="335"><net_src comp="315" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="327" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="147" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="30" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="346"><net_src comp="147" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="351"><net_src comp="343" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="356"><net_src comp="147" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="28" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="131" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="28" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="367"><net_src comp="364" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="372"><net_src comp="158" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="10" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="158" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="16" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="383"><net_src comp="158" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="389"><net_src comp="38" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="158" pin="4"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="40" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="395"><net_src comp="384" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="401"><net_src comp="22" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="158" pin="4"/><net_sink comp="396" pin=1"/></net>

<net id="403"><net_src comp="24" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="407"><net_src comp="396" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="396" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="408" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="392" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="423"><net_src comp="42" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="158" pin="4"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="44" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="429"><net_src comp="418" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="426" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="380" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="439"><net_src comp="430" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="445"><net_src comp="18" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="158" pin="4"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="20" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="451"><net_src comp="440" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="456"><net_src comp="404" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="448" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="169" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="30" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="469"><net_src comp="46" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="169" pin="4"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="24" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="475"><net_src comp="169" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="472" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="34" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="476" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="20" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="492"><net_src comp="481" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="498"><net_src comp="36" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="476" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="500"><net_src comp="24" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="504"><net_src comp="493" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="509"><net_src comp="501" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="489" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="181" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="30" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="522"><net_src comp="46" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="181" pin="4"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="24" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="529"><net_src comp="165" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="28" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="205" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="50" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="205" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="54" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="546"><net_src comp="205" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="551"><net_src comp="543" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="556"><net_src comp="547" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="56" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="552" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="547" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="205" pin="4"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="58" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="573"><net_src comp="564" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="578"><net_src comp="570" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="582"><net_src comp="574" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="587"><net_src comp="579" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="60" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="594"><net_src comp="583" pin="2"/><net_sink comp="588" pin=1"/></net>

<net id="595"><net_src comp="40" pin="0"/><net_sink comp="588" pin=2"/></net>

<net id="601"><net_src comp="62" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="583" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="603"><net_src comp="24" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="607"><net_src comp="596" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="612"><net_src comp="604" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="588" pin="3"/><net_sink comp="608" pin=1"/></net>

<net id="617"><net_src comp="177" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="622"><net_src comp="614" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="626"><net_src comp="618" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="632"><net_src comp="177" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="28" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="638"><net_src comp="228" pin="4"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="50" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="644"><net_src comp="228" pin="4"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="54" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="649"><net_src comp="228" pin="4"/><net_sink comp="646" pin=0"/></net>

<net id="654"><net_src comp="646" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="658"><net_src comp="650" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="664"><net_src comp="228" pin="4"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="58" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="669"><net_src comp="660" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="674"><net_src comp="666" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="678"><net_src comp="670" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="683"><net_src comp="675" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="687"><net_src comp="679" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="695"><net_src comp="251" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="700"><net_src comp="286" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="705"><net_src comp="64" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="713"><net_src comp="331" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="721"><net_src comp="347" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="726"><net_src comp="352" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="731"><net_src comp="358" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="739"><net_src comp="374" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="744"><net_src comp="412" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="749"><net_src comp="436" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="754"><net_src comp="452" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="762"><net_src comp="464" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="767"><net_src comp="505" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="775"><net_src comp="517" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="780"><net_src comp="525" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="788"><net_src comp="537" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="793"><net_src comp="558" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="798"><net_src comp="608" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="803"><net_src comp="88" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="808"><net_src comp="628" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="816"><net_src comp="640" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="821"><net_src comp="96" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="826"><net_src comp="108" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="831"><net_src comp="103" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="836"><net_src comp="115" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="841"><net_src comp="241" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="846"><net_src comp="235" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="851"><net_src comp="82" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="856"><net_src comp="235" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="82" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {}
	Port: weight | {}
	Port: bias | {}
	Port: output_r | {5 27 }
 - Input state : 
	Port: subconv_3x3_16_strid : input_r | {10 11 }
	Port: subconv_3x3_16_strid : weight | {10 11 }
	Port: subconv_3x3_16_strid : bias | {4 5 }
	Port: subconv_3x3_16_strid : output_r | {9 21 }
  - Chain level:
	State 1
	State 2
		exitcond7 : 1
		co_9 : 1
		StgValue_33 : 2
		tmp : 1
		tmp_s : 1
		p_shl_cast : 2
		tmp_97 : 1
		p_shl1_cast : 2
		tmp_98 : 3
		bias_addr : 2
	State 3
		exitcond6 : 1
		StgValue_46 : 2
		tmp_53_cast : 1
		tmp_106 : 2
		tmp_94 : 3
		p_shl2_cast : 4
		tmp_95 : 3
		p_shl3_cast : 4
		tmp_107 : 5
	State 4
		exitcond5 : 1
		StgValue_59 : 2
		tmp_56_cast : 1
		tmp_111 : 2
		w_9 : 1
	State 5
		output_addr : 1
		StgValue_69 : 2
	State 6
		exitcond4 : 1
		co_10 : 1
		StgValue_75 : 2
		tmp_cast : 1
		tmp_99 : 1
		p_shl7_cast : 2
		tmp_100 : 1
		p_shl8_cast2 : 2
		p_shl8_cast : 2
		tmp_101 : 3
		tmp_102 : 1
		p_shl6_cast : 2
		tmp_103 : 3
		tmp_136_cast : 4
		tmp_104 : 1
		p_shl4_cast : 2
		tmp_105 : 3
	State 7
		exitcond3 : 1
		StgValue_95 : 2
		tmp_54 : 1
		tmp_55_cast : 1
		tmp_108 : 2
		tmp_96 : 3
		p_shl9_cast : 4
		tmp_109 : 3
		p_shl10_cast : 4
		tmp_110 : 5
	State 8
		exitcond2 : 1
		StgValue_109 : 2
		tmp_57 : 1
	State 9
		exitcond1 : 1
		m_5 : 1
		StgValue_119 : 2
		tmp_60_cast : 1
		tmp_113 : 2
		tmp_114 : 3
		tmp_115 : 3
		tmp1 : 1
		tmp1_cast : 1
		tmp_61 : 2
		tmp_62_cast : 3
		tmp_116 : 4
		p_shl11_cast : 5
		tmp_117 : 5
		p_shl12_cast : 6
		tmp_118 : 7
		tmp_112 : 1
		tmp_149_cast : 2
		output_addr_5 : 3
		output_load : 4
	State 10
		exitcond : 1
		n_5 : 1
		StgValue_145 : 2
		tmp_63_cast : 1
		tmp_119 : 2
		tmp_157_cast : 3
		weight_addr : 4
		weight_load : 5
		tmp2 : 1
		tmp2_cast : 1
		tmp_64 : 2
		tmp_65_cast : 3
		tmp_120 : 4
		tmp_158_cast : 5
		input_addr : 6
		input_load : 7
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |     co_9_fu_251     |    0    |    23   |    11   |
|          |    tmp_98_fu_286    |    0    |    32   |    14   |
|          |    tmp_106_fu_302   |    0    |    35   |    15   |
|          |    tmp_107_fu_331   |    0    |    44   |    18   |
|          |    tmp_111_fu_347   |    0    |    47   |    19   |
|          |      w_9_fu_352     |    0    |    17   |    9    |
|          |      h_9_fu_358     |    0    |    17   |    9    |
|          |     co_10_fu_374    |    0    |    23   |    11   |
|          |    tmp_101_fu_412   |    0    |    35   |    15   |
|          |    tmp_105_fu_452   |    0    |    32   |    14   |
|          |    tmp_108_fu_476   |    0    |    35   |    15   |
|    add   |    tmp_110_fu_505   |    0    |    44   |    18   |
|          |     h_10_fu_525     |    0    |    17   |    9    |
|          |      m_5_fu_537     |    0    |    11   |    8    |
|          |    tmp_113_fu_547   |    0    |    32   |    14   |
|          |    tmp_61_fu_574    |    0    |    20   |    10   |
|          |    tmp_116_fu_583   |    0    |    38   |    16   |
|          |    tmp_118_fu_608   |    0    |    50   |    20   |
|          |    tmp_112_fu_618   |    0    |    47   |    19   |
|          |     w_10_fu_628     |    0    |    17   |    9    |
|          |      n_5_fu_640     |    0    |    11   |    8    |
|          |    tmp_119_fu_650   |    0    |    35   |    15   |
|          |    tmp_64_fu_670    |    0    |    20   |    10   |
|          |    tmp_120_fu_679   |    0    |    50   |    20   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_235     |    2    |   205   |   390   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_241     |    3    |   143   |   321   |
|----------|---------------------|---------|---------|---------|
|    sub   |    tmp_103_fu_430   |    0    |    29   |    13   |
|          |    tmp_115_fu_558   |    0    |    35   |    15   |
|----------|---------------------|---------|---------|---------|
|          |   exitcond7_fu_245  |    0    |    0    |    3    |
|          |   exitcond6_fu_292  |    0    |    0    |    2    |
|          |   exitcond5_fu_337  |    0    |    0    |    2    |
|   icmp   |   exitcond4_fu_368  |    0    |    0    |    3    |
|          |   exitcond3_fu_458  |    0    |    0    |    2    |
|          |   exitcond2_fu_511  |    0    |    0    |    2    |
|          |   exitcond1_fu_531  |    0    |    0    |    1    |
|          |   exitcond_fu_634   |    0    |    0    |    1    |
|----------|---------------------|---------|---------|---------|
|    xor   |     tmp1_fu_564     |    0    |    0    |    2    |
|          |     tmp2_fu_660     |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |      tmp_fu_257     |    0    |    0    |    0    |
|          |  p_shl_cast_fu_270  |    0    |    0    |    0    |
|          |  p_shl1_cast_fu_282 |    0    |    0    |    0    |
|          |  tmp_53_cast_fu_298 |    0    |    0    |    0    |
|          |  p_shl2_cast_fu_315 |    0    |    0    |    0    |
|          |  p_shl3_cast_fu_327 |    0    |    0    |    0    |
|          |  tmp_56_cast_fu_343 |    0    |    0    |    0    |
|          | tmp_148_cast_fu_364 |    0    |    0    |    0    |
|          |   tmp_cast_fu_380   |    0    |    0    |    0    |
|          |  p_shl7_cast_fu_392 |    0    |    0    |    0    |
|          | p_shl8_cast2_fu_404 |    0    |    0    |    0    |
|          |  p_shl8_cast_fu_408 |    0    |    0    |    0    |
|   zext   |  p_shl6_cast_fu_426 |    0    |    0    |    0    |
|          |  p_shl4_cast_fu_448 |    0    |    0    |    0    |
|          |  tmp_55_cast_fu_472 |    0    |    0    |    0    |
|          |  p_shl9_cast_fu_489 |    0    |    0    |    0    |
|          | p_shl10_cast_fu_501 |    0    |    0    |    0    |
|          |  tmp_60_cast_fu_543 |    0    |    0    |    0    |
|          |  tmp_62_cast_fu_579 |    0    |    0    |    0    |
|          | p_shl12_cast_fu_604 |    0    |    0    |    0    |
|          |  tmp_58_cast_fu_614 |    0    |    0    |    0    |
|          | tmp_149_cast_fu_623 |    0    |    0    |    0    |
|          |  tmp_63_cast_fu_646 |    0    |    0    |    0    |
|          | tmp_157_cast_fu_655 |    0    |    0    |    0    |
|          |  tmp_65_cast_fu_675 |    0    |    0    |    0    |
|          | tmp_158_cast_fu_684 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_s_fu_262    |    0    |    0    |    0    |
|          |    tmp_97_fu_274    |    0    |    0    |    0    |
|          |    tmp_94_fu_307    |    0    |    0    |    0    |
|          |    tmp_95_fu_319    |    0    |    0    |    0    |
|          |    tmp_99_fu_384    |    0    |    0    |    0    |
|          |    tmp_100_fu_396   |    0    |    0    |    0    |
|bitconcatenate|    tmp_102_fu_418   |    0    |    0    |    0    |
|          |    tmp_104_fu_440   |    0    |    0    |    0    |
|          |    tmp_54_fu_464    |    0    |    0    |    0    |
|          |    tmp_96_fu_481    |    0    |    0    |    0    |
|          |    tmp_109_fu_493   |    0    |    0    |    0    |
|          |    tmp_57_fu_517    |    0    |    0    |    0    |
|          | p_shl11_cast_fu_588 |    0    |    0    |    0    |
|          |    tmp_117_fu_596   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          | tmp_136_cast_fu_436 |    0    |    0    |    0    |
|   sext   |   tmp1_cast_fu_570  |    0    |    0    |    0    |
|          |   tmp2_cast_fu_666  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|    shl   |    tmp_114_fu_552   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    5    |   1144  |   1085  |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  bias_addr_reg_702  |    6   |
|     co1_reg_154     |    6   |
|    co_10_reg_736    |    6   |
|     co_9_reg_692    |    6   |
|      co_reg_120     |    6   |
|      h2_reg_165     |    4   |
|     h_10_reg_777    |    4   |
|     h_9_reg_728     |    4   |
|      h_reg_131      |    4   |
|  input_addr_reg_823 |   14   |
|  input_load_reg_833 |   32   |
|     m_5_reg_785     |    2   |
|      m_reg_201      |    2   |
|     n_5_reg_813     |    2   |
|      n_reg_224      |    2   |
|output_addr_5_reg_800|   13   |
| output_load_reg_848 |   32   |
|    sum_1_reg_212    |   32   |
|    sum_6_reg_843    |   32   |
|     sum_reg_189     |   32   |
|   tmp_101_reg_741   |   11   |
|   tmp_105_reg_751   |   10   |
|   tmp_107_reg_710   |   14   |
|   tmp_110_reg_764   |   14   |
|   tmp_111_reg_718   |   14   |
|   tmp_115_reg_790   |   10   |
|   tmp_118_reg_795   |   15   |
| tmp_136_cast_reg_746|   10   |
|    tmp_54_reg_759   |    5   |
|    tmp_57_reg_772   |    5   |
|    tmp_59_reg_853   |   32   |
|    tmp_66_reg_838   |   32   |
|    tmp_98_reg_697   |   10   |
|      w3_reg_177     |    4   |
|     w_10_reg_805    |    4   |
|     w_9_reg_723     |    4   |
|      w_reg_143      |    4   |
| weight_addr_reg_818 |    9   |
| weight_load_reg_828 |   32   |
+---------------------+--------+
|        Total        |   480  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_82 |  p0  |   3  |  13  |   39   ||    15   |
|  grp_access_fu_82 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_103 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_115 |  p0  |   2  |  14  |   28   ||    9    |
|     h_reg_131     |  p0  |   2  |   4  |    8   ||    9    |
|     h2_reg_165    |  p0  |   2  |   4  |    8   ||    9    |
|     w3_reg_177    |  p0  |   2  |   4  |    8   ||    9    |
|    sum_reg_189    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_235    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_235    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   365  ||  16.065 ||    96   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |  1144  |  1085  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   16   |    -   |   96   |
|  Register |    -   |    -   |   480  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   16   |  1624  |  1181  |
+-----------+--------+--------+--------+--------+
