<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="blinker/simulation/submodules/blinker_irq_mapper.vho"
   type="VHDL"
   library="irq_mapper" />
 <file
   path="blinker/simulation/submodules/blinker_rsp_xbar_mux_001.vho"
   type="VHDL"
   library="rsp_xbar_mux_001" />
 <file
   path="blinker/simulation/submodules/blinker_rsp_xbar_mux.vho"
   type="VHDL"
   library="rsp_xbar_mux" />
 <file
   path="blinker/simulation/submodules/blinker_rsp_xbar_demux_002.vho"
   type="VHDL"
   library="rsp_xbar_demux_002" />
 <file
   path="blinker/simulation/submodules/blinker_cmd_xbar_mux.vho"
   type="VHDL"
   library="cmd_xbar_mux" />
 <file
   path="blinker/simulation/submodules/blinker_cmd_xbar_demux_001.vho"
   type="VHDL"
   library="cmd_xbar_demux_001" />
 <file
   path="blinker/simulation/submodules/blinker_cmd_xbar_demux.vho"
   type="VHDL"
   library="cmd_xbar_demux" />
 <file
   path="blinker/simulation/submodules/mentor/altera_reset_controller.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="modelsim" />
 <file
   path="blinker/simulation/submodules/mentor/altera_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="modelsim" />
 <file
   path="blinker/simulation/submodules/aldec/altera_reset_controller.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="riviera" />
 <file
   path="blinker/simulation/submodules/aldec/altera_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="riviera" />
 <file
   path="blinker/simulation/submodules/cadence/altera_reset_controller.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="ncsim" />
 <file
   path="blinker/simulation/submodules/cadence/altera_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="ncsim" />
 <file
   path="blinker/simulation/submodules/synopsys/altera_reset_controller.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="vcs" />
 <file
   path="blinker/simulation/submodules/synopsys/altera_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="vcs" />
 <file
   path="blinker/simulation/submodules/blinker_id_router_002.vho"
   type="VHDL"
   library="id_router_002" />
 <file
   path="blinker/simulation/submodules/blinker_id_router.vho"
   type="VHDL"
   library="id_router" />
 <file
   path="blinker/simulation/submodules/blinker_addr_router_001.vho"
   type="VHDL"
   library="addr_router_001" />
 <file
   path="blinker/simulation/submodules/blinker_addr_router.vho"
   type="VHDL"
   library="addr_router" />
 <file
   path="blinker/simulation/submodules/blinker_nios2_proc_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho"
   type="VHDL"
   library="nios2_proc_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" />
 <file
   path="blinker/simulation/submodules/mentor/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_proc_jtag_debug_module_translator_avalon_universal_slave_0_agent"
   simulator="modelsim" />
 <file
   path="blinker/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_proc_jtag_debug_module_translator_avalon_universal_slave_0_agent"
   simulator="modelsim" />
 <file
   path="blinker/simulation/submodules/aldec/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_proc_jtag_debug_module_translator_avalon_universal_slave_0_agent"
   simulator="riviera" />
 <file
   path="blinker/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_proc_jtag_debug_module_translator_avalon_universal_slave_0_agent"
   simulator="riviera" />
 <file
   path="blinker/simulation/submodules/cadence/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_proc_jtag_debug_module_translator_avalon_universal_slave_0_agent"
   simulator="ncsim" />
 <file
   path="blinker/simulation/submodules/cadence/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_proc_jtag_debug_module_translator_avalon_universal_slave_0_agent"
   simulator="ncsim" />
 <file
   path="blinker/simulation/submodules/synopsys/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_proc_jtag_debug_module_translator_avalon_universal_slave_0_agent"
   simulator="vcs" />
 <file
   path="blinker/simulation/submodules/synopsys/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_proc_jtag_debug_module_translator_avalon_universal_slave_0_agent"
   simulator="vcs" />
 <file
   path="blinker/simulation/submodules/mentor/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_proc_instruction_master_translator_avalon_universal_master_0_agent"
   simulator="modelsim" />
 <file
   path="blinker/simulation/submodules/aldec/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_proc_instruction_master_translator_avalon_universal_master_0_agent"
   simulator="riviera" />
 <file
   path="blinker/simulation/submodules/cadence/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_proc_instruction_master_translator_avalon_universal_master_0_agent"
   simulator="ncsim" />
 <file
   path="blinker/simulation/submodules/synopsys/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_proc_instruction_master_translator_avalon_universal_master_0_agent"
   simulator="vcs" />
 <file
   path="blinker/simulation/submodules/mentor/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_proc_jtag_debug_module_translator"
   simulator="modelsim" />
 <file
   path="blinker/simulation/submodules/aldec/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_proc_jtag_debug_module_translator"
   simulator="riviera" />
 <file
   path="blinker/simulation/submodules/cadence/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_proc_jtag_debug_module_translator"
   simulator="ncsim" />
 <file
   path="blinker/simulation/submodules/synopsys/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_proc_jtag_debug_module_translator"
   simulator="vcs" />
 <file
   path="blinker/simulation/submodules/mentor/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_proc_instruction_master_translator"
   simulator="modelsim" />
 <file
   path="blinker/simulation/submodules/aldec/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_proc_instruction_master_translator"
   simulator="riviera" />
 <file
   path="blinker/simulation/submodules/cadence/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_proc_instruction_master_translator"
   simulator="ncsim" />
 <file
   path="blinker/simulation/submodules/synopsys/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_proc_instruction_master_translator"
   simulator="vcs" />
 <file
   path="blinker/simulation/submodules/blinker_sysid_1337.vho"
   type="VHDL"
   library="sysid_1337" />
 <file
   path="blinker/simulation/submodules/blinker_led.vhd"
   type="VHDL"
   library="led" />
 <file
   path="blinker/simulation/submodules/blinker_switcher.vhd"
   type="VHDL"
   library="switcher" />
 <file
   path="blinker/simulation/submodules/blinker_onchip_memory.vhd"
   type="VHDL"
   library="onchip_memory" />
 <file
   path="blinker/simulation/submodules/blinker_onchip_memory.hex"
   type="HEX"
   library="onchip_memory" />
 <file
   path="blinker/simulation/submodules/blinker_nios2_proc_jtag_debug_module_wrapper.vhd"
   type="VHDL"
   library="nios2_proc" />
 <file
   path="blinker/simulation/submodules/blinker_nios2_proc_ociram_default_contents.mif"
   type="MIF"
   library="nios2_proc" />
 <file
   path="blinker/simulation/submodules/blinker_nios2_proc_rf_ram_a.mif"
   type="MIF"
   library="nios2_proc" />
 <file
   path="blinker/simulation/submodules/blinker_nios2_proc_rf_ram_a.hex"
   type="HEX"
   library="nios2_proc" />
 <file
   path="blinker/simulation/submodules/blinker_nios2_proc_rf_ram_b.mif"
   type="MIF"
   library="nios2_proc" />
 <file
   path="blinker/simulation/submodules/blinker_nios2_proc_ociram_default_contents.dat"
   type="DAT"
   library="nios2_proc" />
 <file
   path="blinker/simulation/submodules/blinker_nios2_proc_oci_test_bench.vhd"
   type="VHDL"
   library="nios2_proc" />
 <file
   path="blinker/simulation/submodules/blinker_nios2_proc_rf_ram_b.hex"
   type="HEX"
   library="nios2_proc" />
 <file
   path="blinker/simulation/submodules/blinker_nios2_proc_rf_ram_b.dat"
   type="DAT"
   library="nios2_proc" />
 <file
   path="blinker/simulation/submodules/blinker_nios2_proc_jtag_debug_module_tck.vhd"
   type="VHDL"
   library="nios2_proc" />
 <file
   path="blinker/simulation/submodules/blinker_nios2_proc_rf_ram_a.dat"
   type="DAT"
   library="nios2_proc" />
 <file
   path="blinker/simulation/submodules/blinker_nios2_proc.sdc"
   type="SDC"
   library="nios2_proc" />
 <file
   path="blinker/simulation/submodules/blinker_nios2_proc_test_bench.vhd"
   type="VHDL"
   library="nios2_proc" />
 <file
   path="blinker/simulation/submodules/blinker_nios2_proc_ociram_default_contents.hex"
   type="HEX"
   library="nios2_proc" />
 <file
   path="blinker/simulation/submodules/blinker_nios2_proc_nios2_waves.do"
   type="OTHER"
   library="nios2_proc" />
 <file
   path="blinker/simulation/submodules/blinker_nios2_proc_jtag_debug_module_sysclk.vhd"
   type="VHDL"
   library="nios2_proc" />
 <file
   path="blinker/simulation/submodules/blinker_nios2_proc.vhd"
   type="VHDL"
   library="nios2_proc" />
 <file path="blinker/simulation/blinker.vhd" type="VHDL" />
 <file
   path="blinker/simulation/blinker_nios2_proc_jtag_debug_module_translator.vhd"
   type="VHDL" />
 <file
   path="blinker/simulation/blinker_onchip_memory_s1_translator.vhd"
   type="VHDL" />
 <file
   path="blinker/simulation/blinker_switcher_s1_translator.vhd"
   type="VHDL" />
 <file path="blinker/simulation/blinker_led_s1_translator.vhd" type="VHDL" />
 <file
   path="blinker/simulation/blinker_sysid_1337_control_slave_translator.vhd"
   type="VHDL" />
 <file
   path="blinker/simulation/blinker_nios2_proc_instruction_master_translator.vhd"
   type="VHDL" />
 <file
   path="blinker/simulation/blinker_nios2_proc_data_master_translator.vhd"
   type="VHDL" />
 <topLevel name="blinker" />
 <deviceFamily name="cycloneivgx" />
 <modelMap
   controllerPath="blinker.onchip_memory"
   modelPath="blinker.onchip_memory" />
</simPackage>
