Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_bram_ctrl_v4_1_6 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L cmpy_v6_0_21 -L floating_point_v7_0_20 -L xfft_v9_1_8 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot transmit_chain_tb_behav xil_defaultlib.transmit_chain_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'nfft_scaled_0' [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/modules/sim/transmit_chain_tb.sv:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 27 for port 'fs_cycles_0' [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/modules/sim/transmit_chain_tb.sv:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'symbols_0' [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/modules/sim/transmit_chain_tb.sv:71]
WARNING: [VRFC 10-5021] port 'S_BRAM_AXI_araddr' is not connected on this instance [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/modules/sim/transmit_chain_tb.sv:58]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/transmit_chain/transmit_chain.ip_user_files/bd/Transmit_Chain/sim/Transmit_Chain.v:262]
WARNING: [VRFC 10-5021] port 's_axis_config_tready' is not connected on this instance [c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/transmit_chain/transmit_chain.ip_user_files/bd/Transmit_Chain/sim/Transmit_Chain.v:345]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xfft_v9_1_8.xfft_v9_1_8_viv_comp
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_21.cmpy_v6_0_21_pkg
Compiling package floating_point_v7_0_20.floating_point_v7_0_20_consts
Compiling package floating_point_v7_0_20.floating_point_v7_0_20_exp_table...
Compiling package floating_point_v7_0_20.floating_point_v7_0_20_pkg
Compiling package xfft_v9_1_8.pkg
Compiling package xfft_v9_1_8.xfft_v9_1_8_axi_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_pkg
Compiling package c_mux_bit_v12_0_6.c_mux_bit_v12_0_6_viv_comp
Compiling package ieee.std_logic_textio
Compiling package xfft_v9_1_8.quarter_sin_tw_table
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package xfft_v9_1_8.half_sincos_tw_table
Compiling package xfft_v9_1_8.quarter2_sin_tw_table
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture transmit_chain_axi_bram_ctrl_0_1_arch of entity xil_defaultlib.Transmit_Chain_axi_bram_ctrl_0_1 [transmit_chain_axi_bram_ctrl_0_1...]
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16384,U...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.Transmit_Chain_axis_data_fifo_0_...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,USE...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.Transmit_Chain_axis_data_fifo_1_...
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling module xil_defaultlib.Transmit_Chain_conj_0_1
Compiling architecture rtl of entity xil_defaultlib.fft_config [fft_config_default]
Compiling module xil_defaultlib.Transmit_Chain_fft_config_0_1
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=30,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=30,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_8.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=33,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_8.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=33,afull_t...]
Compiling architecture synth of entity xfft_v9_1_8.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_1_8.axi_wrapper [\axi_wrapper(c_nfft_max=12,c_arc...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=6,...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_8.subtracter [\subtracter(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_1_8.equ_rtl [\equ_rtl(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000101011001010")(0...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_8.mux_bus2 [\mux_bus2(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(dob_reg=1,read_width_b...]
Compiling architecture ramb18_v of entity unisim.RAMB18 [\RAMB18(dob_reg=1,read_width_b=9...]
Compiling architecture xilinx of entity xfft_v9_1_8.dpm [\dpm(c_xdevicefamily="zynq",wm="...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_8.adder_bypass [\adder_bypass(c_xdevicefamily="z...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_8.sub_byp [\sub_byp(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_bf [\r22_bf(c_xdevicefamily="zynq",c...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xfft_v9_1_8.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_1_8.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.mux_bus2 [\mux_bus2(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(dob_reg=1,read_width_b...]
Compiling architecture ramb18_v of entity unisim.RAMB18 [\RAMB18(dob_reg=1,read_width_b=1...]
Compiling architecture xilinx of entity xfft_v9_1_8.dpm [\dpm(c_xdevicefamily="zynq",wm="...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_8.adder_bypass [\adder_bypass(c_xdevicefamily="z...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_8.sub_byp [\sub_byp(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_bf [\r22_bf(c_xdevicefamily="zynq",c...]
Compiling architecture xilinx of entity xfft_v9_1_8.mux_bus2 [\mux_bus2(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=12...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_8.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_1_8.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.twos_comp [\twos_comp(c_data_width=10,c_has...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_1_8.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_1_8.twgen_quarter_sin [\twgen_quarter_sin(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_1_8.twiddle_gen [\twiddle_gen(c_xdevicefamily="zy...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=19,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_21.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="z...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_v6_0_21_synth [\cmpy_v6_0_21_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_1_8.cmpy [\cmpy(c_xdevicefamily="zynq",a_w...]
Compiling architecture xilinx of entity xfft_v9_1_8.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_1_8.arith_shift3 [\arith_shift3(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_pe [\r22_pe(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity xfft_v9_1_8.srl_fifo [\srl_fifo(c_width=1)\]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_1_8.dpm [\dpm(c_xdevicefamily="zynq",wm="...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_bf [\r22_bf(c_xdevicefamily="zynq",c...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.dpm [\dpm(c_xdevicefamily="zynq",wm="...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_bf [\r22_bf(c_xdevicefamily="zynq",c...]
Compiling architecture xilinx of entity xfft_v9_1_8.mux_bus2 [\mux_bus2(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_8.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture xilinx of entity xfft_v9_1_8.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture xilinx of entity xfft_v9_1_8.twgen_half_sincos [\twgen_half_sincos(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_1_8.twiddle_gen [\twiddle_gen(c_xdevicefamily="zy...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_pe [\r22_pe(c_xdevicefamily="zynq",c...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.dpm [\dpm(c_xdevicefamily="zynq",wm="...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_bf [\r22_bf(c_xdevicefamily="zynq",c...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=36...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_1_8.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_bf [\r22_bf(c_xdevicefamily="zynq",c...]
Compiling architecture xilinx of entity xfft_v9_1_8.mux_bus2 [\mux_bus2(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_8.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture xilinx of entity xfft_v9_1_8.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_1_8.twgen_distmem [\twgen_distmem(theta_width=7,pip...]
Compiling architecture xilinx of entity xfft_v9_1_8.twiddle_gen [\twiddle_gen(c_xdevicefamily="zy...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_pe [\r22_pe(c_xdevicefamily="zynq",c...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=34...]
Compiling architecture srlc32e_v of entity unisim.SRLC32E [\SRLC32E(31,0)\]
Compiling architecture xilinx of entity c_shift_ram_v12_0_14.sr [\sr(addr_width=5,use_carry=0,sri...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_1_8.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_bf [\r22_bf(c_xdevicefamily="zynq",c...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_8.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture xilinx of entity c_shift_ram_v12_0_14.sr [\sr(addr_width=4,use_carry=0,sri...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=18...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.mux_bus2 [\mux_bus2(c_xdevicefamily="zynq"...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_8.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture xilinx of entity xfft_v9_1_8.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_1_8.twgen_distmem [\twgen_distmem(theta_width=5,pip...]
Compiling architecture xilinx of entity xfft_v9_1_8.twiddle_gen [\twiddle_gen(c_xdevicefamily="zy...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_pe [\r22_pe(c_xdevicefamily="zynq",c...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=17...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_8.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=16...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.mux_bus2 [\mux_bus2(c_xdevicefamily="zynq"...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=17...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.mux_bus2 [\mux_bus2(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=4,...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_8.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture xilinx of entity xfft_v9_1_8.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_1_8.twgen_distmem [\twgen_distmem(theta_width=3,pip...]
Compiling architecture xilinx of entity xfft_v9_1_8.twiddle_gen [\twiddle_gen(c_xdevicefamily="zy...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_pe [\r22_pe(c_xdevicefamily="zynq",c...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.mux_bus2 [\mux_bus2(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.mux_bus2 [\mux_bus2(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_1_8.arith_shift3 [\arith_shift3(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_pe [\r22_pe(c_xdevicefamily="zynq",c...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture xilinx of entity xfft_v9_1_8.mux_bus16 [\mux_bus16(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.mux_bus16 [\mux_bus16(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.so_run_addr_gen_left_shift [\so_run_addr_gen_left_shift(c_xd...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(dob_reg=1,read_width_b...]
Compiling architecture ramb18_v of entity unisim.RAMB18 [\RAMB18(dob_reg=1,read_width_b=9...]
Compiling architecture xilinx of entity xfft_v9_1_8.mux_bus2 [\mux_bus2(c_xdevicefamily="zynq"...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(dob_reg=1,read_width_b...]
Compiling architecture ramb18_v of entity unisim.RAMB18 [\RAMB18(dob_reg=1,read_width_b=4...]
Compiling architecture xilinx of entity xfft_v9_1_8.dpm [\dpm(c_xdevicefamily="zynq",widt...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_busy [\r22_busy(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_8.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture xilinx of entity xfft_v9_1_8.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_8.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_1_8.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_1_8.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_1_8.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_1_8.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_1_8.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_8.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_1_8.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_8.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_1_8.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_1_8.equ_rtl [\equ_rtl(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_1_8.equ_rtl [\equ_rtl(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_1_8.cnt_tc_rtl_a [\cnt_tc_rtl_a(c_xdevicefamily="z...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=12...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_1_8.equ_rtl [\equ_rtl(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_1_8.cnt_tc_rtl_a [\cnt_tc_rtl_a(c_xdevicefamily="z...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_flow_ctrl [\r22_flow_ctrl(c_xdevicefamily="...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_8.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_8.xfft_v9_1_8_d [\xfft_v9_1_8_d(c_xdevicefamily="...]
Compiling architecture synth of entity xfft_v9_1_8.xfft_v9_1_8_core [\xfft_v9_1_8_core(c_xdevicefamil...]
Compiling architecture synth of entity xfft_v9_1_8.xfft_v9_1_8_viv [\xfft_v9_1_8_viv(c_xdevicefamily...]
Compiling architecture xilinx of entity xfft_v9_1_8.xfft_v9_1_8 [\xfft_v9_1_8(c_xdevicefamily="zy...]
Compiling architecture transmit_chain_ifft_1_arch of entity xil_defaultlib.Transmit_Chain_ifft_1 [transmit_chain_ifft_1_default]
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.Transmit_Chain_mux_0_1
Compiling architecture rtl of entity xil_defaultlib.playback_ctrl [playback_ctrl_default]
Compiling module xil_defaultlib.Transmit_Chain_playback_ctrl_0_1
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.Transmit_Chain_playback_mem_1
Compiling architecture rtl of entity xil_defaultlib.real_time_sampler [real_time_sampler_default]
Compiling module xil_defaultlib.Transmit_Chain_real_time_sampler...
Compiling architecture rtl of entity xil_defaultlib.tlast_gen [tlast_gen_default]
Compiling module xil_defaultlib.Transmit_Chain_tlast_gen_0_1
Compiling module xil_defaultlib.Transmit_Chain
Compiling module xil_defaultlib.Transmit_Chain_wrapper
Compiling module xil_defaultlib.transmit_chain_tb
WARNING: [XSIM 43-3373] "c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/modules/sim/transmit_chain_tb.sv" Line 178. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/modules/sim/transmit_chain_tb.sv" Line 217. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot transmit_chain_tb_behav
