set clock_constraint { \
    name clk \
    module correlation_accel_v3 \
    port ap_clk \
    period 8.5 \
    uncertainty 1.0625 \
}

set all_path {}

set false_path {}

