Analysis & Synthesis report for DLX_test
Mon Apr 08 13:11:53 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |DLX_test|dec_state
 11. State Machine - |DLX_test|rx_conv_state
 12. State Machine - |DLX_test|uart_tx:tx_side|tx_state
 13. State Machine - |DLX_test|uart_rx:rx_side|rx_state
 14. Registers Protected by Synthesis
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Registers Added for RAM Pass-Through Logic
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for rx_fifo:fifo_rx|dcfifo:dcfifo_component
 22. Source assignments for rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated
 23. Source assignments for rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_jg6:rdptr_g1p
 24. Source assignments for rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_fub:wrptr_g1p
 25. Source assignments for rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram
 26. Source assignments for rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp
 27. Source assignments for rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe5
 28. Source assignments for rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|dffpipe_gd9:ws_brp
 29. Source assignments for rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|dffpipe_gd9:ws_bwp
 30. Source assignments for rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp
 31. Source assignments for rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe8
 32. Source assignments for receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|altsyncram_ttg1:FIFOram
 33. Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component
 34. Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated
 35. Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_th6:rdptr_g1p
 36. Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_pvb:wrptr_g1p
 37. Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram
 38. Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|dffpipe_qe9:rs_brp
 39. Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|dffpipe_qe9:rs_bwp
 40. Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp
 41. Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13
 42. Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
 43. Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16
 44. Source assignments for Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated
 45. Source assignments for divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_7ts:auto_generated|sign_div_unsign_97i:divider|alt_u_div_b3f:divider
 46. Source assignments for memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_e8r3:auto_generated
 47. Source assignments for stack:Stacked|altsyncram:stack_mem_rtl_0|altsyncram_dgk1:auto_generated
 48. Parameter Settings for User Entity Instance: uart_pll:pll_for_uart|altpll:altpll_component
 49. Parameter Settings for User Entity Instance: rx_fifo:fifo_rx|dcfifo:dcfifo_component
 50. Parameter Settings for User Entity Instance: multiplier:multy|lpm_mult:lpm_mult_component
 51. Parameter Settings for User Entity Instance: receive_fifo:receiving_cracka|scfifo:scfifo_component
 52. Parameter Settings for User Entity Instance: tx_fifo:fifo_tx|dcfifo:dcfifo_component
 53. Parameter Settings for User Entity Instance: Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component
 54. Parameter Settings for User Entity Instance: divider:us_div|lpm_divide:LPM_DIVIDE_component
 55. Parameter Settings for User Entity Instance: memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component
 56. Parameter Settings for Inferred Entity Instance: stack:Stacked|altsyncram:stack_mem_rtl_0
 57. altpll Parameter Settings by Entity Instance
 58. dcfifo Parameter Settings by Entity Instance
 59. scfifo Parameter Settings by Entity Instance
 60. lpm_mult Parameter Settings by Entity Instance
 61. altsyncram Parameter Settings by Entity Instance
 62. Port Connectivity Checks: "stack:Stacked"
 63. Port Connectivity Checks: "divider:us_div"
 64. Port Connectivity Checks: "execute_stage:execute_order_66"
 65. Port Connectivity Checks: "tx_fifo:fifo_tx"
 66. Port Connectivity Checks: "receive_fifo:receiving_cracka"
 67. Port Connectivity Checks: "rx_fifo:fifo_rx"
 68. Post-Synthesis Netlist Statistics for Top Partition
 69. Elapsed Time Per Partition
 70. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Apr 08 13:11:53 2024       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; DLX_test                                    ;
; Top-level Entity Name              ; DLX_test                                    ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 5,524                                       ;
;     Total combinational functions  ; 4,056                                       ;
;     Dedicated logic registers      ; 2,183                                       ;
; Total registers                    ; 2183                                        ;
; Total pins                         ; 55                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 116,824                                     ;
; Embedded Multiplier 9-bit elements ; 4                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; DLX_test           ; DLX_test           ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                   ; Off                ;                    ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                          ;
+----------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path       ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                       ; Library ;
+----------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------+---------+
; receive_fifo.vhd                       ; yes             ; User Wizard-Generated File                            ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/receive_fifo.vhd                       ;         ;
; multiplier.vhd                         ; yes             ; User Wizard-Generated File                            ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/multiplier.vhd                         ;         ;
; uart_rx.vhd                            ; yes             ; User VHDL File                                        ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/uart_rx.vhd                            ;         ;
; rx_fifo.vhd                            ; yes             ; User Wizard-Generated File                            ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/rx_fifo.vhd                            ;         ;
; divider.vhd                            ; yes             ; User Wizard-Generated File                            ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/divider.vhd                            ;         ;
; DLX_test.vhd                           ; yes             ; User VHDL File                                        ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd                           ;         ;
; write_back_stage.vhd                   ; yes             ; User VHDL File                                        ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/write_back_stage.vhd                   ;         ;
; uart_tx.vhd                            ; yes             ; User VHDL File                                        ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/uart_tx.vhd                            ;         ;
; uart_pll.vhd                           ; yes             ; User Wizard-Generated File                            ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/uart_pll.vhd                           ;         ;
; tx_fifo.vhd                            ; yes             ; User Wizard-Generated File                            ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/tx_fifo.vhd                            ;         ;
; stack.vhd                              ; yes             ; User VHDL File                                        ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/stack.vhd                              ;         ;
; register_RAM.vhd                       ; yes             ; User VHDL File                                        ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/register_RAM.vhd                       ;         ;
; memory_stage.vhd                       ; yes             ; User VHDL File                                        ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/memory_stage.vhd                       ;         ;
; instructions_ROM.vhd                   ; yes             ; User Wizard-Generated File                            ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/instructions_ROM.vhd                   ;         ;
; Fetch_stage.vhd                        ; yes             ; User VHDL File                                        ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/Fetch_stage.vhd                        ;         ;
; execute_stage.vhd                      ; yes             ; User VHDL File                                        ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/execute_stage.vhd                      ;         ;
; dlx_pkg.vhd                            ; yes             ; User VHDL File                                        ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/dlx_pkg.vhd                            ;         ;
; decode_stage.vhd                       ; yes             ; User VHDL File                                        ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/decode_stage.vhd                       ;         ;
; data_mem.vhd                           ; yes             ; User Wizard-Generated File                            ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/data_mem.vhd                           ;         ;
; altpll.tdf                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                                  ;         ;
; aglobal181.inc                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                              ;         ;
; stratix_pll.inc                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                             ;         ;
; stratixii_pll.inc                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                           ;         ;
; cycloneii_pll.inc                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                           ;         ;
; db/uart_pll_altpll.v                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/uart_pll_altpll.v                   ;         ;
; dcfifo.tdf                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf                                  ;         ;
; lpm_counter.inc                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                             ;         ;
; lpm_add_sub.inc                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                             ;         ;
; altdpram.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                ;         ;
; a_graycounter.inc                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_graycounter.inc                           ;         ;
; a_fefifo.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.inc                                ;         ;
; a_gray2bin.inc                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_gray2bin.inc                              ;         ;
; dffpipe.inc                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc                                 ;         ;
; alt_sync_fifo.inc                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                           ;         ;
; lpm_compare.inc                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                             ;         ;
; altsyncram_fifo.inc                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                         ;         ;
; db/dcfifo_qjj1.tdf                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/dcfifo_qjj1.tdf                     ;         ;
; db/a_gray2bin_kra.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/a_gray2bin_kra.tdf                  ;         ;
; db/a_graycounter_jg6.tdf               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/a_graycounter_jg6.tdf               ;         ;
; db/a_graycounter_fub.tdf               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/a_graycounter_fub.tdf               ;         ;
; db/altsyncram_e761.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/altsyncram_e761.tdf                 ;         ;
; db/alt_synch_pipe_2ol.tdf              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/alt_synch_pipe_2ol.tdf              ;         ;
; db/dffpipe_jd9.tdf                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/dffpipe_jd9.tdf                     ;         ;
; db/dffpipe_gd9.tdf                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/dffpipe_gd9.tdf                     ;         ;
; db/alt_synch_pipe_3ol.tdf              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/alt_synch_pipe_3ol.tdf              ;         ;
; db/dffpipe_kd9.tdf                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/dffpipe_kd9.tdf                     ;         ;
; db/cmpr_5h5.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/cmpr_5h5.tdf                        ;         ;
; lpm_mult.tdf                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                ;         ;
; multcore.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                                ;         ;
; bypassff.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                ;         ;
; altshift.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                ;         ;
; db/mult_16r.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/mult_16r.tdf                        ;         ;
; scfifo.tdf                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                  ;         ;
; a_regfifo.inc                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                               ;         ;
; a_dpfifo.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                ;         ;
; a_i2fifo.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                ;         ;
; a_fffifo.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                ;         ;
; a_f2fifo.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                ;         ;
; db/scfifo_fr21.tdf                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/scfifo_fr21.tdf                     ;         ;
; db/a_dpfifo_2j21.tdf                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/a_dpfifo_2j21.tdf                   ;         ;
; db/altsyncram_ttg1.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/altsyncram_ttg1.tdf                 ;         ;
; db/cmpr_k88.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/cmpr_k88.tdf                        ;         ;
; db/cntr_oka.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/cntr_oka.tdf                        ;         ;
; db/cntr_cm6.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/cntr_cm6.tdf                        ;         ;
; db/cntr_0ma.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/cntr_0ma.tdf                        ;         ;
; db/dcfifo_cnj1.tdf                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/dcfifo_cnj1.tdf                     ;         ;
; db/a_gray2bin_usa.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/a_gray2bin_usa.tdf                  ;         ;
; db/a_graycounter_th6.tdf               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/a_graycounter_th6.tdf               ;         ;
; db/a_graycounter_pvb.tdf               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/a_graycounter_pvb.tdf               ;         ;
; db/altsyncram_2a61.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/altsyncram_2a61.tdf                 ;         ;
; db/dffpipe_qe9.tdf                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/dffpipe_qe9.tdf                     ;         ;
; db/alt_synch_pipe_apl.tdf              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/alt_synch_pipe_apl.tdf              ;         ;
; db/dffpipe_re9.tdf                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/dffpipe_re9.tdf                     ;         ;
; db/alt_synch_pipe_bpl.tdf              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/alt_synch_pipe_bpl.tdf              ;         ;
; db/dffpipe_se9.tdf                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/dffpipe_se9.tdf                     ;         ;
; db/cmpr_fi5.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/cmpr_fi5.tdf                        ;         ;
; altsyncram.tdf                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                              ;         ;
; stratix_ram_block.inc                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                       ;         ;
; lpm_mux.inc                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                 ;         ;
; lpm_decode.inc                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                              ;         ;
; a_rdenreg.inc                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                               ;         ;
; altrom.inc                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                  ;         ;
; altram.inc                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                  ;         ;
; db/altsyncram_p4r3.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/altsyncram_p4r3.tdf                 ;         ;
; code.mif                               ; yes             ; Auto-Found Memory Initialization File                 ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/code.mif                               ;         ;
; lpm_divide.tdf                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                              ;         ;
; abs_divider.inc                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc                             ;         ;
; sign_div_unsign.inc                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc                         ;         ;
; db/lpm_divide_7ts.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/lpm_divide_7ts.tdf                  ;         ;
; db/sign_div_unsign_97i.tdf             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/sign_div_unsign_97i.tdf             ;         ;
; db/alt_u_div_b3f.tdf                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/alt_u_div_b3f.tdf                   ;         ;
; db/add_sub_t3c.tdf                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/add_sub_t3c.tdf                     ;         ;
; db/add_sub_u3c.tdf                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/add_sub_u3c.tdf                     ;         ;
; db/altsyncram_e8r3.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/altsyncram_e8r3.tdf                 ;         ;
; data.mif                               ; yes             ; Auto-Found Memory Initialization File                 ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/data.mif                               ;         ;
; db/altsyncram_dgk1.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/altsyncram_dgk1.tdf                 ;         ;
; db/dlx_test.ram0_stack_775b040.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/dlx_test.ram0_stack_775b040.hdl.mif ;         ;
+----------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 5,524               ;
;                                             ;                     ;
; Total combinational functions               ; 4056                ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 2598                ;
;     -- 3 input functions                    ; 884                 ;
;     -- <=2 input functions                  ; 574                 ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 3464                ;
;     -- arithmetic mode                      ; 592                 ;
;                                             ;                     ;
; Total registers                             ; 2183                ;
;     -- Dedicated logic registers            ; 2183                ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 55                  ;
; Total memory bits                           ; 116824              ;
;                                             ;                     ;
; Embedded Multiplier 9-bit elements          ; 4                   ;
;                                             ;                     ;
; Total PLLs                                  ; 1                   ;
;     -- PLLs                                 ; 1                   ;
;                                             ;                     ;
; Maximum fan-out node                        ; MAX10_CLK1_50~input ;
; Maximum fan-out                             ; 2078                ;
; Total fan-out                               ; 23022               ;
; Average fan-out                             ; 3.56                ;
+---------------------------------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                      ; Entity Name         ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |DLX_test                                    ; 4056 (309)          ; 2183 (189)                ; 116824      ; 0          ; 4            ; 0       ; 2         ; 55   ; 0            ; 0          ; |DLX_test                                                                                                                                ; DLX_test            ; work         ;
;    |Fetch_stage:fetcher|                     ; 104 (104)           ; 55 (55)                   ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|Fetch_stage:fetcher                                                                                                            ; Fetch_stage         ; work         ;
;       |instructions_ROM:instruct|            ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|Fetch_stage:fetcher|instructions_ROM:instruct                                                                                  ; instructions_ROM    ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component                                                  ; altsyncram          ; work         ;
;             |altsyncram_p4r3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated                   ; altsyncram_p4r3     ; work         ;
;    |decode_stage:decoder|                    ; 1454 (50)           ; 1206 (118)                ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|decode_stage:decoder                                                                                                           ; decode_stage        ; work         ;
;       |register_RAM:registers_content|       ; 1404 (1404)         ; 1088 (1088)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|decode_stage:decoder|register_RAM:registers_content                                                                            ; register_RAM        ; work         ;
;    |divider:us_div|                          ; 295 (0)             ; 136 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|divider:us_div                                                                                                                 ; divider             ; work         ;
;       |lpm_divide:LPM_DIVIDE_component|      ; 295 (0)             ; 136 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|divider:us_div|lpm_divide:LPM_DIVIDE_component                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_7ts:auto_generated|     ; 295 (0)             ; 136 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_7ts:auto_generated                                                   ; lpm_divide_7ts      ; work         ;
;             |sign_div_unsign_97i:divider|    ; 295 (0)             ; 136 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_7ts:auto_generated|sign_div_unsign_97i:divider                       ; sign_div_unsign_97i ; work         ;
;                |alt_u_div_b3f:divider|       ; 295 (295)           ; 136 (136)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_7ts:auto_generated|sign_div_unsign_97i:divider|alt_u_div_b3f:divider ; alt_u_div_b3f       ; work         ;
;    |execute_stage:execute_order_66|          ; 1299 (1299)         ; 116 (116)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|execute_stage:execute_order_66                                                                                                 ; execute_stage       ; work         ;
;    |memory_stage:remember|                   ; 2 (2)               ; 43 (43)                   ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|memory_stage:remember                                                                                                          ; memory_stage        ; work         ;
;       |data_mem:data_mem_inst|               ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|memory_stage:remember|data_mem:data_mem_inst                                                                                   ; data_mem            ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component                                                   ; altsyncram          ; work         ;
;             |altsyncram_e8r3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_e8r3:auto_generated                    ; altsyncram_e8r3     ; work         ;
;    |multiplier:multy|                        ; 14 (0)              ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |DLX_test|multiplier:multy                                                                                                               ; multiplier          ; work         ;
;       |lpm_mult:lpm_mult_component|          ; 14 (0)              ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |DLX_test|multiplier:multy|lpm_mult:lpm_mult_component                                                                                   ; lpm_mult            ; work         ;
;          |mult_16r:auto_generated|           ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |DLX_test|multiplier:multy|lpm_mult:lpm_mult_component|mult_16r:auto_generated                                                           ; mult_16r            ; work         ;
;    |receive_fifo:receiving_cracka|           ; 69 (0)              ; 44 (0)                    ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|receive_fifo:receiving_cracka                                                                                                  ; receive_fifo        ; work         ;
;       |scfifo:scfifo_component|              ; 69 (0)              ; 44 (0)                    ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|receive_fifo:receiving_cracka|scfifo:scfifo_component                                                                          ; scfifo              ; work         ;
;          |scfifo_fr21:auto_generated|        ; 69 (0)              ; 44 (0)                    ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated                                               ; scfifo_fr21         ; work         ;
;             |a_dpfifo_2j21:dpfifo|           ; 69 (37)             ; 44 (15)                   ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo                          ; a_dpfifo_2j21       ; work         ;
;                |altsyncram_ttg1:FIFOram|     ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|altsyncram_ttg1:FIFOram  ; altsyncram_ttg1     ; work         ;
;                |cntr_0ma:wr_ptr|             ; 11 (11)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|cntr_0ma:wr_ptr          ; cntr_0ma            ; work         ;
;                |cntr_cm6:usedw_counter|      ; 11 (11)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|cntr_cm6:usedw_counter   ; cntr_cm6            ; work         ;
;                |cntr_oka:rd_ptr_msb|         ; 10 (10)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|cntr_oka:rd_ptr_msb      ; cntr_oka            ; work         ;
;    |rx_fifo:fifo_rx|                         ; 49 (0)              ; 89 (0)                    ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|rx_fifo:fifo_rx                                                                                                                ; rx_fifo             ; work         ;
;       |dcfifo:dcfifo_component|              ; 49 (0)              ; 89 (0)                    ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|rx_fifo:fifo_rx|dcfifo:dcfifo_component                                                                                        ; dcfifo              ; work         ;
;          |dcfifo_qjj1:auto_generated|        ; 49 (5)              ; 89 (27)                   ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated                                                             ; dcfifo_qjj1         ; work         ;
;             |a_graycounter_fub:wrptr_g1p|    ; 16 (16)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_fub:wrptr_g1p                                 ; a_graycounter_fub   ; work         ;
;             |a_graycounter_jg6:rdptr_g1p|    ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_jg6:rdptr_g1p                                 ; a_graycounter_jg6   ; work         ;
;             |alt_synch_pipe_2ol:rs_dgwp|     ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp                                  ; alt_synch_pipe_2ol  ; work         ;
;                |dffpipe_jd9:dffpipe5|        ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe5             ; dffpipe_jd9         ; work         ;
;             |alt_synch_pipe_3ol:ws_dgrp|     ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp                                  ; alt_synch_pipe_3ol  ; work         ;
;                |dffpipe_kd9:dffpipe8|        ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe8             ; dffpipe_kd9         ; work         ;
;             |altsyncram_e761:fifo_ram|       ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram                                    ; altsyncram_e761     ; work         ;
;             |cmpr_5h5:rdempty_eq_comp|       ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|cmpr_5h5:rdempty_eq_comp                                    ; cmpr_5h5            ; work         ;
;             |cmpr_5h5:wrfull_eq_comp|        ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|cmpr_5h5:wrfull_eq_comp                                     ; cmpr_5h5            ; work         ;
;    |stack:Stacked|                           ; 126 (126)           ; 63 (63)                   ; 88          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|stack:Stacked                                                                                                                  ; stack               ; work         ;
;       |altsyncram:stack_mem_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 88          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|stack:Stacked|altsyncram:stack_mem_rtl_0                                                                                       ; altsyncram          ; work         ;
;          |altsyncram_dgk1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 88          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|stack:Stacked|altsyncram:stack_mem_rtl_0|altsyncram_dgk1:auto_generated                                                        ; altsyncram_dgk1     ; work         ;
;    |tx_fifo:fifo_tx|                         ; 67 (0)              ; 116 (0)                   ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|tx_fifo:fifo_tx                                                                                                                ; tx_fifo             ; work         ;
;       |dcfifo:dcfifo_component|              ; 67 (0)              ; 116 (0)                   ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|tx_fifo:fifo_tx|dcfifo:dcfifo_component                                                                                        ; dcfifo              ; work         ;
;          |dcfifo_cnj1:auto_generated|        ; 67 (5)              ; 116 (36)                  ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated                                                             ; dcfifo_cnj1         ; work         ;
;             |a_graycounter_pvb:wrptr_g1p|    ; 22 (22)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_pvb:wrptr_g1p                                 ; a_graycounter_pvb   ; work         ;
;             |a_graycounter_th6:rdptr_g1p|    ; 24 (24)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_th6:rdptr_g1p                                 ; a_graycounter_th6   ; work         ;
;             |alt_synch_pipe_apl:rs_dgwp|     ; 0 (0)               ; 24 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp                                  ; alt_synch_pipe_apl  ; work         ;
;                |dffpipe_re9:dffpipe13|       ; 0 (0)               ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13            ; dffpipe_re9         ; work         ;
;             |alt_synch_pipe_bpl:ws_dgrp|     ; 0 (0)               ; 24 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                                  ; alt_synch_pipe_bpl  ; work         ;
;                |dffpipe_se9:dffpipe16|       ; 0 (0)               ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16            ; dffpipe_se9         ; work         ;
;             |altsyncram_2a61:fifo_ram|       ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram                                    ; altsyncram_2a61     ; work         ;
;             |cmpr_fi5:rdempty_eq_comp|       ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|cmpr_fi5:rdempty_eq_comp                                    ; cmpr_fi5            ; work         ;
;             |cmpr_fi5:wrfull_eq_comp|        ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|cmpr_fi5:wrfull_eq_comp                                     ; cmpr_fi5            ; work         ;
;    |uart_pll:pll_for_uart|                   ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|uart_pll:pll_for_uart                                                                                                          ; uart_pll            ; work         ;
;       |altpll:altpll_component|              ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|uart_pll:pll_for_uart|altpll:altpll_component                                                                                  ; altpll              ; work         ;
;          |uart_pll_altpll:auto_generated|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|uart_pll:pll_for_uart|altpll:altpll_component|uart_pll_altpll:auto_generated                                                   ; uart_pll_altpll     ; work         ;
;    |uart_rx:rx_side|                         ; 117 (117)           ; 79 (79)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|uart_rx:rx_side                                                                                                                ; uart_rx             ; work         ;
;    |uart_tx:tx_side|                         ; 101 (101)           ; 46 (46)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|uart_tx:tx_side                                                                                                                ; uart_tx             ; work         ;
;    |write_back_stage:writer|                 ; 50 (50)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX_test|write_back_stage:writer                                                                                                        ; write_back_stage    ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------+
; Name                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------+
; Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|ALTSYNCRAM                  ; AUTO ; ROM              ; 1024         ; 32           ; --           ; --           ; 32768 ; code.mif                               ;
; memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_e8r3:auto_generated|ALTSYNCRAM                   ; AUTO ; Single Port      ; 1024         ; 32           ; --           ; --           ; 32768 ; data.mif                               ;
; receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|altsyncram_ttg1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None                                   ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048  ; None                                   ;
; stack:Stacked|altsyncram:stack_mem_rtl_0|altsyncram_dgk1:auto_generated|ALTSYNCRAM                                                       ; AUTO ; Simple Dual Port ; 11           ; 8            ; 11           ; 8            ; 88    ; db/DLX_test.ram0_stack_775b040.hdl.mif ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DLX_test|dec_state                                                                                                                                              ;
+-----------------------+-----------------+------------------+-----------------+---------------------+------------------+-----------------+-----------------------+----------------+
; Name                  ; dec_state.PRINT ; dec_state.U_WAIT ; dec_state.U_DIV ; dec_state.S_NEG_SIG ; dec_state.S_WAIT ; dec_state.S_DIV ; dec_state.S_SIGN_CONV ; dec_state.IDLE ;
+-----------------------+-----------------+------------------+-----------------+---------------------+------------------+-----------------+-----------------------+----------------+
; dec_state.IDLE        ; 0               ; 0                ; 0               ; 0                   ; 0                ; 0               ; 0                     ; 0              ;
; dec_state.S_SIGN_CONV ; 0               ; 0                ; 0               ; 0                   ; 0                ; 0               ; 1                     ; 1              ;
; dec_state.S_DIV       ; 0               ; 0                ; 0               ; 0                   ; 0                ; 1               ; 0                     ; 1              ;
; dec_state.S_WAIT      ; 0               ; 0                ; 0               ; 0                   ; 1                ; 0               ; 0                     ; 1              ;
; dec_state.S_NEG_SIG   ; 0               ; 0                ; 0               ; 1                   ; 0                ; 0               ; 0                     ; 1              ;
; dec_state.U_DIV       ; 0               ; 0                ; 1               ; 0                   ; 0                ; 0               ; 0                     ; 1              ;
; dec_state.U_WAIT      ; 0               ; 1                ; 0               ; 0                   ; 0                ; 0               ; 0                     ; 1              ;
; dec_state.PRINT       ; 1               ; 0                ; 0               ; 0                   ; 0                ; 0               ; 0                     ; 1              ;
+-----------------------+-----------------+------------------+-----------------+---------------------+------------------+-----------------+-----------------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DLX_test|rx_conv_state                                                                                                                                                                                  ;
+----------------------------+-------------------------+------------------------+-------------------+---------------------+--------------------+----------------------------+-------------------------+--------------------+
; Name                       ; rx_conv_state.WRITE_VAL ; rx_conv_state.CONV_VAL ; rx_conv_state.ADD ; rx_conv_state.MULT2 ; rx_conv_state.MULT ; rx_conv_state.SET_NEG_FLAG ; rx_conv_state.WAIT_FIFO ; rx_conv_state.IDLE ;
+----------------------------+-------------------------+------------------------+-------------------+---------------------+--------------------+----------------------------+-------------------------+--------------------+
; rx_conv_state.IDLE         ; 0                       ; 0                      ; 0                 ; 0                   ; 0                  ; 0                          ; 0                       ; 0                  ;
; rx_conv_state.WAIT_FIFO    ; 0                       ; 0                      ; 0                 ; 0                   ; 0                  ; 0                          ; 1                       ; 1                  ;
; rx_conv_state.SET_NEG_FLAG ; 0                       ; 0                      ; 0                 ; 0                   ; 0                  ; 1                          ; 0                       ; 1                  ;
; rx_conv_state.MULT         ; 0                       ; 0                      ; 0                 ; 0                   ; 1                  ; 0                          ; 0                       ; 1                  ;
; rx_conv_state.MULT2        ; 0                       ; 0                      ; 0                 ; 1                   ; 0                  ; 0                          ; 0                       ; 1                  ;
; rx_conv_state.ADD          ; 0                       ; 0                      ; 1                 ; 0                   ; 0                  ; 0                          ; 0                       ; 1                  ;
; rx_conv_state.CONV_VAL     ; 0                       ; 1                      ; 0                 ; 0                   ; 0                  ; 0                          ; 0                       ; 1                  ;
; rx_conv_state.WRITE_VAL    ; 1                       ; 0                      ; 0                 ; 0                   ; 0                  ; 0                          ; 0                       ; 1                  ;
+----------------------------+-------------------------+------------------------+-------------------+---------------------+--------------------+----------------------------+-------------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------+
; State Machine - |DLX_test|uart_tx:tx_side|tx_state                                                                ;
+---------------------+--------------+-------------------+---------------------+--------------------+---------------+
; Name                ; tx_state.ERR ; tx_state.SEND_BIT ; tx_state.STORE_DATA ; tx_state.READ_FIFO ; tx_state.IDLE ;
+---------------------+--------------+-------------------+---------------------+--------------------+---------------+
; tx_state.IDLE       ; 0            ; 0                 ; 0                   ; 0                  ; 0             ;
; tx_state.READ_FIFO  ; 0            ; 0                 ; 0                   ; 1                  ; 1             ;
; tx_state.STORE_DATA ; 0            ; 0                 ; 1                   ; 0                  ; 1             ;
; tx_state.SEND_BIT   ; 0            ; 1                 ; 0                   ; 0                  ; 1             ;
; tx_state.ERR        ; 1            ; 0                 ; 0                   ; 0                  ; 1             ;
+---------------------+--------------+-------------------+---------------------+--------------------+---------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |DLX_test|uart_rx:rx_side|rx_state                   ;
+-------------------+--------------+-------------------+---------------+
; Name              ; rx_state.ERR ; rx_state.READ_BIT ; rx_state.IDLE ;
+-------------------+--------------+-------------------+---------------+
; rx_state.IDLE     ; 0            ; 0                 ; 0             ;
; rx_state.READ_BIT ; 0            ; 1                 ; 1             ;
; rx_state.ERR      ; 1            ; 0                 ; 1             ;
+-------------------+--------------+-------------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                   ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]  ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2]  ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]  ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]  ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]  ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]  ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]  ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe5|dffe7a[8]    ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe5|dffe7a[6]    ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe5|dffe7a[7]    ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe5|dffe7a[4]    ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe5|dffe7a[5]    ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe5|dffe7a[2]    ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe5|dffe7a[3]    ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe5|dffe7a[0]    ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe5|dffe7a[1]    ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe8|dffe10a[8]   ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe8|dffe10a[6]   ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe8|dffe10a[7]   ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe8|dffe10a[4]   ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe8|dffe10a[5]   ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe8|dffe10a[2]   ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe8|dffe10a[3]   ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe8|dffe10a[0]   ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe8|dffe10a[1]   ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe5|dffe6a[8]    ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe5|dffe6a[6]    ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe5|dffe6a[7]    ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe5|dffe6a[4]    ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe5|dffe6a[5]    ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe5|dffe6a[2]    ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe5|dffe6a[3]    ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe5|dffe6a[0]    ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe5|dffe6a[1]    ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe8|dffe9a[8]    ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe8|dffe9a[6]    ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe8|dffe9a[7]    ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe8|dffe9a[4]    ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe8|dffe9a[5]    ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe8|dffe9a[2]    ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe8|dffe9a[3]    ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe8|dffe9a[0]    ; yes                                                              ; yes                                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe8|dffe9a[1]    ; yes                                                              ; yes                                        ;
; Total number of protected registers is 84                                                                                       ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                        ; Reason for Removal                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_7ts:auto_generated|sign_div_unsign_97i:divider|alt_u_div_b3f:divider|DFFDenominator[1,3]   ; Stuck at VCC due to stuck port data_in                                                                                                                        ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_7ts:auto_generated|sign_div_unsign_97i:divider|alt_u_div_b3f:divider|DFFQuotient[29..31]   ; Stuck at GND due to stuck port data_in                                                                                                                        ;
; decode_stage:decoder|sign_extnd_immediate[17..19,21..23,25..27,29..31]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                        ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_7ts:auto_generated|sign_div_unsign_97i:divider|alt_u_div_b3f:divider|DFFDenominator[5,7]   ; Stuck at VCC due to stuck port data_in                                                                                                                        ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_7ts:auto_generated|sign_div_unsign_97i:divider|alt_u_div_b3f:divider|DFFQuotient[61..63]   ; Stuck at GND due to stuck port data_in                                                                                                                        ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_7ts:auto_generated|sign_div_unsign_97i:divider|alt_u_div_b3f:divider|DFFDenominator[9,11]  ; Stuck at VCC due to stuck port data_in                                                                                                                        ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_7ts:auto_generated|sign_div_unsign_97i:divider|alt_u_div_b3f:divider|DFFQuotient[93..95]   ; Stuck at GND due to stuck port data_in                                                                                                                        ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_7ts:auto_generated|sign_div_unsign_97i:divider|alt_u_div_b3f:divider|DFFDenominator[13,15] ; Stuck at VCC due to stuck port data_in                                                                                                                        ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_7ts:auto_generated|sign_div_unsign_97i:divider|alt_u_div_b3f:divider|DFFQuotient[125..127] ; Stuck at GND due to stuck port data_in                                                                                                                        ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_7ts:auto_generated|sign_div_unsign_97i:divider|alt_u_div_b3f:divider|DFFDenominator[0]     ; Merged with divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_7ts:auto_generated|sign_div_unsign_97i:divider|alt_u_div_b3f:divider|DFFDenominator[2]  ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_7ts:auto_generated|sign_div_unsign_97i:divider|alt_u_div_b3f:divider|DFFDenominator[4]     ; Merged with divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_7ts:auto_generated|sign_div_unsign_97i:divider|alt_u_div_b3f:divider|DFFDenominator[6]  ;
; decode_stage:decoder|sign_extnd_immediate[20,24,28]                                                                                                  ; Merged with decode_stage:decoder|sign_extnd_immediate[16]                                                                                                     ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_7ts:auto_generated|sign_div_unsign_97i:divider|alt_u_div_b3f:divider|DFFDenominator[8]     ; Merged with divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_7ts:auto_generated|sign_div_unsign_97i:divider|alt_u_div_b3f:divider|DFFDenominator[10] ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_7ts:auto_generated|sign_div_unsign_97i:divider|alt_u_div_b3f:divider|DFFDenominator[12]    ; Merged with divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_7ts:auto_generated|sign_div_unsign_97i:divider|alt_u_div_b3f:divider|DFFDenominator[14] ;
; uart_rx:rx_side|shift[3]                                                                                                                             ; Merged with uart_rx:rx_side|data_out[3]                                                                                                                       ;
; uart_rx:rx_side|shift[2]                                                                                                                             ; Merged with uart_rx:rx_side|data_out[2]                                                                                                                       ;
; uart_rx:rx_side|shift[1]                                                                                                                             ; Merged with uart_rx:rx_side|data_out[1]                                                                                                                       ;
; uart_rx:rx_side|shift[7]                                                                                                                             ; Merged with uart_rx:rx_side|data_out[7]                                                                                                                       ;
; uart_rx:rx_side|shift[6]                                                                                                                             ; Merged with uart_rx:rx_side|data_out[6]                                                                                                                       ;
; uart_rx:rx_side|shift[5]                                                                                                                             ; Merged with uart_rx:rx_side|data_out[5]                                                                                                                       ;
; uart_rx:rx_side|shift[4]                                                                                                                             ; Merged with uart_rx:rx_side|data_out[4]                                                                                                                       ;
; stack:Stacked|stack_mem_rtl_0_bypass[21,23]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                        ;
; Total Number of Removed Registers = 48                                                                                                               ;                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                    ; Reason for Removal        ; Registers Removed due to This Register                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_7ts:auto_generated|sign_div_unsign_97i:divider|alt_u_div_b3f:divider|DFFDenominator[3] ; Stuck at VCC              ; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_7ts:auto_generated|sign_div_unsign_97i:divider|alt_u_div_b3f:divider|DFFDenominator[7],  ;
;                                                                                                                                                  ; due to stuck port data_in ; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_7ts:auto_generated|sign_div_unsign_97i:divider|alt_u_div_b3f:divider|DFFDenominator[11], ;
;                                                                                                                                                  ;                           ; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_7ts:auto_generated|sign_div_unsign_97i:divider|alt_u_div_b3f:divider|DFFDenominator[15]  ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_7ts:auto_generated|sign_div_unsign_97i:divider|alt_u_div_b3f:divider|DFFDenominator[1] ; Stuck at VCC              ; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_7ts:auto_generated|sign_div_unsign_97i:divider|alt_u_div_b3f:divider|DFFDenominator[5],  ;
;                                                                                                                                                  ; due to stuck port data_in ; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_7ts:auto_generated|sign_div_unsign_97i:divider|alt_u_div_b3f:divider|DFFDenominator[9],  ;
;                                                                                                                                                  ;                           ; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_7ts:auto_generated|sign_div_unsign_97i:divider|alt_u_div_b3f:divider|DFFDenominator[13]  ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_7ts:auto_generated|sign_div_unsign_97i:divider|alt_u_div_b3f:divider|DFFQuotient[31]   ; Stuck at GND              ; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_7ts:auto_generated|sign_div_unsign_97i:divider|alt_u_div_b3f:divider|DFFQuotient[63],    ;
;                                                                                                                                                  ; due to stuck port data_in ; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_7ts:auto_generated|sign_div_unsign_97i:divider|alt_u_div_b3f:divider|DFFQuotient[95],    ;
;                                                                                                                                                  ;                           ; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_7ts:auto_generated|sign_div_unsign_97i:divider|alt_u_div_b3f:divider|DFFQuotient[127]    ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_7ts:auto_generated|sign_div_unsign_97i:divider|alt_u_div_b3f:divider|DFFQuotient[30]   ; Stuck at GND              ; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_7ts:auto_generated|sign_div_unsign_97i:divider|alt_u_div_b3f:divider|DFFQuotient[62],    ;
;                                                                                                                                                  ; due to stuck port data_in ; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_7ts:auto_generated|sign_div_unsign_97i:divider|alt_u_div_b3f:divider|DFFQuotient[94],    ;
;                                                                                                                                                  ;                           ; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_7ts:auto_generated|sign_div_unsign_97i:divider|alt_u_div_b3f:divider|DFFQuotient[126]    ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_7ts:auto_generated|sign_div_unsign_97i:divider|alt_u_div_b3f:divider|DFFQuotient[29]   ; Stuck at GND              ; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_7ts:auto_generated|sign_div_unsign_97i:divider|alt_u_div_b3f:divider|DFFQuotient[61],    ;
;                                                                                                                                                  ; due to stuck port data_in ; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_7ts:auto_generated|sign_div_unsign_97i:divider|alt_u_div_b3f:divider|DFFQuotient[93],    ;
;                                                                                                                                                  ;                           ; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_7ts:auto_generated|sign_div_unsign_97i:divider|alt_u_div_b3f:divider|DFFQuotient[125]    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2183  ;
; Number of registers using Synchronous Clear  ; 252   ;
; Number of registers using Synchronous Load   ; 189   ;
; Number of registers using Asynchronous Clear ; 206   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1611  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                 ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; uart_tx:tx_side|tx_wire                                                                                                                           ; 2       ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_th6:rdptr_g1p|counter5a0                                         ; 7       ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_th6:rdptr_g1p|parity6                                            ; 4       ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_pvb:wrptr_g1p|counter8a0                                         ; 6       ;
; stack:Stacked|stack_mem_rtl_0_bypass[10]                                                                                                          ; 1       ;
; stack:Stacked|stack_mem_rtl_0_bypass[12]                                                                                                          ; 1       ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_pvb:wrptr_g1p|parity9                                            ; 4       ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_7ts:auto_generated|sign_div_unsign_97i:divider|alt_u_div_b3f:divider|DFFDenominator[14] ; 8       ;
; stack:Stacked|stack_mem_rtl_0_bypass[14]                                                                                                          ; 1       ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_7ts:auto_generated|sign_div_unsign_97i:divider|alt_u_div_b3f:divider|DFFDenominator[10] ; 17      ;
; stack:Stacked|stack_mem_rtl_0_bypass[16]                                                                                                          ; 1       ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_jg6:rdptr_g1p|counter5a0                                         ; 7       ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_7ts:auto_generated|sign_div_unsign_97i:divider|alt_u_div_b3f:divider|DFFDenominator[6]  ; 17      ;
; stack:Stacked|stack_mem_rtl_0_bypass[18]                                                                                                          ; 1       ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_fub:wrptr_g1p|counter8a0                                         ; 6       ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_jg6:rdptr_g1p|parity6                                            ; 4       ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_7ts:auto_generated|sign_div_unsign_97i:divider|alt_u_div_b3f:divider|DFFDenominator[2]  ; 17      ;
; stack:Stacked|stack_mem_rtl_0_bypass[20]                                                                                                          ; 1       ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_fub:wrptr_g1p|parity9                                            ; 4       ;
; stack:Stacked|stack_mem_rtl_0_bypass[22]                                                                                                          ; 1       ;
; stack:Stacked|stack_mem_rtl_0_bypass[24]                                                                                                          ; 1       ;
; Total number of inverted registers = 21                                                                                                           ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                               ;
+------------------------------------------+-------------------------------+
; Register Name                            ; RAM Name                      ;
+------------------------------------------+-------------------------------+
; stack:Stacked|stack_mem_rtl_0_bypass[0]  ; stack:Stacked|stack_mem_rtl_0 ;
; stack:Stacked|stack_mem_rtl_0_bypass[1]  ; stack:Stacked|stack_mem_rtl_0 ;
; stack:Stacked|stack_mem_rtl_0_bypass[2]  ; stack:Stacked|stack_mem_rtl_0 ;
; stack:Stacked|stack_mem_rtl_0_bypass[3]  ; stack:Stacked|stack_mem_rtl_0 ;
; stack:Stacked|stack_mem_rtl_0_bypass[4]  ; stack:Stacked|stack_mem_rtl_0 ;
; stack:Stacked|stack_mem_rtl_0_bypass[5]  ; stack:Stacked|stack_mem_rtl_0 ;
; stack:Stacked|stack_mem_rtl_0_bypass[6]  ; stack:Stacked|stack_mem_rtl_0 ;
; stack:Stacked|stack_mem_rtl_0_bypass[7]  ; stack:Stacked|stack_mem_rtl_0 ;
; stack:Stacked|stack_mem_rtl_0_bypass[8]  ; stack:Stacked|stack_mem_rtl_0 ;
; stack:Stacked|stack_mem_rtl_0_bypass[9]  ; stack:Stacked|stack_mem_rtl_0 ;
; stack:Stacked|stack_mem_rtl_0_bypass[10] ; stack:Stacked|stack_mem_rtl_0 ;
; stack:Stacked|stack_mem_rtl_0_bypass[11] ; stack:Stacked|stack_mem_rtl_0 ;
; stack:Stacked|stack_mem_rtl_0_bypass[12] ; stack:Stacked|stack_mem_rtl_0 ;
; stack:Stacked|stack_mem_rtl_0_bypass[13] ; stack:Stacked|stack_mem_rtl_0 ;
; stack:Stacked|stack_mem_rtl_0_bypass[14] ; stack:Stacked|stack_mem_rtl_0 ;
; stack:Stacked|stack_mem_rtl_0_bypass[15] ; stack:Stacked|stack_mem_rtl_0 ;
; stack:Stacked|stack_mem_rtl_0_bypass[16] ; stack:Stacked|stack_mem_rtl_0 ;
; stack:Stacked|stack_mem_rtl_0_bypass[17] ; stack:Stacked|stack_mem_rtl_0 ;
; stack:Stacked|stack_mem_rtl_0_bypass[18] ; stack:Stacked|stack_mem_rtl_0 ;
; stack:Stacked|stack_mem_rtl_0_bypass[19] ; stack:Stacked|stack_mem_rtl_0 ;
; stack:Stacked|stack_mem_rtl_0_bypass[20] ; stack:Stacked|stack_mem_rtl_0 ;
; stack:Stacked|stack_mem_rtl_0_bypass[21] ; stack:Stacked|stack_mem_rtl_0 ;
; stack:Stacked|stack_mem_rtl_0_bypass[22] ; stack:Stacked|stack_mem_rtl_0 ;
; stack:Stacked|stack_mem_rtl_0_bypass[23] ; stack:Stacked|stack_mem_rtl_0 ;
; stack:Stacked|stack_mem_rtl_0_bypass[24] ; stack:Stacked|stack_mem_rtl_0 ;
+------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DLX_test|decode_stage:decoder|regged_instruct[1]                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DLX_test|decode_stage:decoder|sign_extnd_immediate[10]                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DLX_test|decode_stage:decoder|register_RAM:registers_content|reg0_q[14] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DLX_test|decode_stage:decoder|register_RAM:registers_content|reg1_q[27] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 0 LEs                ; 14 LEs                 ; Yes        ; |DLX_test|uart_rx:rx_side|data_out[5]                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DLX_test|execute_stage:execute_order_66|dest_reg_prev0[3]               ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |DLX_test|mult_in[1]                                                     ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DLX_test|execute_stage:execute_order_66|regged_instruct[29]             ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |DLX_test|stack:Stacked|stack_pointer[9]                                 ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DLX_test|Fetch_stage:fetcher|pc[0]                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DLX_test|execute_stage:execute_order_66|stall                           ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DLX_test|uart_tx:tx_side|data_stored[2]                                 ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DLX_test|rx_read_value[31]                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DLX_test|div_wait_cnt[1]                                                ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |DLX_test|delay_cnt[2]                                                   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |DLX_test|execute_stage:execute_order_66|received_data_read              ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |DLX_test|uart_rx:rx_side|sample_cnt[7]                                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |DLX_test|uart_rx:rx_side|bit_cnt[21]                                    ;
; 66:1               ; 10 bits   ; 440 LEs       ; 10 LEs               ; 430 LEs                ; Yes        ; |DLX_test|execute_stage:execute_order_66|jmp_address[0]                  ;
; 32:1               ; 7 bits    ; 147 LEs       ; 56 LEs               ; 91 LEs                 ; Yes        ; |DLX_test|execute_stage:execute_order_66|ALU_out[23]                     ;
; 31:1               ; 7 bits    ; 140 LEs       ; 56 LEs               ; 84 LEs                 ; Yes        ; |DLX_test|execute_stage:execute_order_66|ALU_out[8]                      ;
; 33:1               ; 4 bits    ; 88 LEs        ; 36 LEs               ; 52 LEs                 ; Yes        ; |DLX_test|execute_stage:execute_order_66|ALU_out[24]                     ;
; 32:1               ; 4 bits    ; 84 LEs        ; 36 LEs               ; 48 LEs                 ; Yes        ; |DLX_test|execute_stage:execute_order_66|ALU_out[7]                      ;
; 34:1               ; 2 bits    ; 44 LEs        ; 20 LEs               ; 24 LEs                 ; Yes        ; |DLX_test|execute_stage:execute_order_66|ALU_out[28]                     ;
; 33:1               ; 2 bits    ; 44 LEs        ; 20 LEs               ; 24 LEs                 ; Yes        ; |DLX_test|execute_stage:execute_order_66|ALU_out[3]                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DLX_test|unsig_div_num[31]                                              ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |DLX_test|unsig_div_num[13]                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DLX_test|stack_in[3]                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DLX_test|execute_stage:execute_order_66|op_code[0]                      ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |DLX_test|Fetch_stage:fetcher|regged_instruct[18]                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DLX_test|Fetch_stage:fetcher|curr_rs0[3]                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DLX_test|execute_stage:execute_order_66|rs0[3]                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DLX_test|decode_stage:decoder|reg0_addr[3]                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DLX_test|stack:Stacked|stack_pointer                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DLX_test|execute_stage:execute_order_66|reg_0_replace[29]               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DLX_test|execute_stage:execute_order_66|reg_1_replace[5]                ;
; 10:1               ; 32 bits   ; 192 LEs       ; 32 LEs               ; 160 LEs                ; No         ; |DLX_test|execute_stage:execute_order_66|Add0                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |DLX_test|uart_tx:tx_side|tx_state                                       ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |DLX_test|Selector19                                                     ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |DLX_test|uart_tx:tx_side|tx_state                                       ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |DLX_test|Selector23                                                     ;
; 11:1               ; 3 bits    ; 21 LEs        ; 12 LEs               ; 9 LEs                  ; No         ; |DLX_test|uart_rx:rx_side|rx_state                                       ;
; 5:1                ; 31 bits   ; 93 LEs        ; 0 LEs                ; 93 LEs                 ; No         ; |DLX_test|execute_stage:execute_order_66|Add0                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Source assignments for rx_fifo:fifo_rx|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------+
; Assignment                      ; Value ; From ; To            ;
+---------------------------------+-------+------+---------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -             ;
+---------------------------------+-------+------+---------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------+
; Assignment                            ; Value ; From ; To                                 ;
+---------------------------------------+-------+------+------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                  ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                  ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                            ;
+---------------------------------------+-------+------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_jg6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                    ;
+----------------+-------+------+---------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                               ;
+----------------+-------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_fub:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                    ;
+----------------+-------+------+---------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                               ;
+----------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe5 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|dffpipe_gd9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|dffpipe_gd9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe8 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|altsyncram_ttg1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------+
; Assignment                      ; Value ; From ; To            ;
+---------------------------------+-------+------+---------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -             ;
+---------------------------------+-------+------+---------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------+
; Assignment                            ; Value ; From ; To                                 ;
+---------------------------------------+-------+------+------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                  ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                  ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                            ;
+---------------------------------------+-------+------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_th6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                    ;
+----------------+-------+------+---------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                               ;
+----------------+-------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_pvb:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                    ;
+----------------+-------+------+---------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                               ;
+----------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|dffpipe_qe9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|dffpipe_qe9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_7ts:auto_generated|sign_div_unsign_97i:divider|alt_u_div_b3f:divider ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[0]                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[1]                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[2]                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[3]                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[4]                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[5]                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[6]                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[7]                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[8]                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[9]                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[10]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[11]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[12]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[13]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[14]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[15]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[16]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[17]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[18]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[19]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[20]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[21]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[22]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[23]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[24]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[25]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[26]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[27]                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[28]                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[29]                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[30]                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[31]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[32]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[33]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[34]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[35]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[36]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[37]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[38]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[39]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[40]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[41]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[42]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[43]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[44]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[45]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[46]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[47]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[48]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[49]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[50]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[51]                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[52]                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[53]                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[54]                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[55]                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[56]                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[57]                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[58]                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[59]                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[60]                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[61]                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[62]                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[63]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[64]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[65]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[66]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[67]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[68]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[69]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[70]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[71]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[72]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[73]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[74]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[75]                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[76]                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[77]                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[78]                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[79]                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[80]                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[81]                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[82]                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[83]                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[84]                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[85]                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[86]                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[87]                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[88]                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[89]                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[90]                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[91]                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[92]                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[93]                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[94]                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[95]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[96]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[97]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[98]                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[99]                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[100]                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[101]                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[102]                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[103]                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[104]                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[105]                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[106]                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[107]                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[108]                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[109]                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[110]                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[111]                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[112]                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[113]                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[114]                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[115]                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[116]                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[117]                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[118]                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[119]                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[120]                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[121]                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[122]                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[123]                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[124]                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[125]                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[126]                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[127]                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator                                                                                                        ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_e8r3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for stack:Stacked|altsyncram:stack_mem_rtl_0|altsyncram_dgk1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_pll:pll_for_uart|altpll:altpll_component ;
+-------------------------------+----------------------------+-------------------------------+
; Parameter Name                ; Value                      ; Type                          ;
+-------------------------------+----------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                       ;
; PLL_TYPE                      ; AUTO                       ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=uart_pll ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 100000                     ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                       ;
; LOCK_HIGH                     ; 1                          ; Untyped                       ;
; LOCK_LOW                      ; 1                          ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                       ;
; SKIP_VCO                      ; OFF                        ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                       ;
; BANDWIDTH                     ; 0                          ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                       ;
; DOWN_SPREAD                   ; 0                          ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 2304                       ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 288                        ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 3125                       ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 3125                       ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                         ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                       ;
; DPA_DIVIDER                   ; 0                          ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                       ;
; VCO_MIN                       ; 0                          ; Untyped                       ;
; VCO_MAX                       ; 0                          ; Untyped                       ;
; VCO_CENTER                    ; 0                          ; Untyped                       ;
; PFD_MIN                       ; 0                          ; Untyped                       ;
; PFD_MAX                       ; 0                          ; Untyped                       ;
; M_INITIAL                     ; 0                          ; Untyped                       ;
; M                             ; 0                          ; Untyped                       ;
; N                             ; 1                          ; Untyped                       ;
; M2                            ; 1                          ; Untyped                       ;
; N2                            ; 1                          ; Untyped                       ;
; SS                            ; 1                          ; Untyped                       ;
; C0_HIGH                       ; 0                          ; Untyped                       ;
; C1_HIGH                       ; 0                          ; Untyped                       ;
; C2_HIGH                       ; 0                          ; Untyped                       ;
; C3_HIGH                       ; 0                          ; Untyped                       ;
; C4_HIGH                       ; 0                          ; Untyped                       ;
; C5_HIGH                       ; 0                          ; Untyped                       ;
; C6_HIGH                       ; 0                          ; Untyped                       ;
; C7_HIGH                       ; 0                          ; Untyped                       ;
; C8_HIGH                       ; 0                          ; Untyped                       ;
; C9_HIGH                       ; 0                          ; Untyped                       ;
; C0_LOW                        ; 0                          ; Untyped                       ;
; C1_LOW                        ; 0                          ; Untyped                       ;
; C2_LOW                        ; 0                          ; Untyped                       ;
; C3_LOW                        ; 0                          ; Untyped                       ;
; C4_LOW                        ; 0                          ; Untyped                       ;
; C5_LOW                        ; 0                          ; Untyped                       ;
; C6_LOW                        ; 0                          ; Untyped                       ;
; C7_LOW                        ; 0                          ; Untyped                       ;
; C8_LOW                        ; 0                          ; Untyped                       ;
; C9_LOW                        ; 0                          ; Untyped                       ;
; C0_INITIAL                    ; 0                          ; Untyped                       ;
; C1_INITIAL                    ; 0                          ; Untyped                       ;
; C2_INITIAL                    ; 0                          ; Untyped                       ;
; C3_INITIAL                    ; 0                          ; Untyped                       ;
; C4_INITIAL                    ; 0                          ; Untyped                       ;
; C5_INITIAL                    ; 0                          ; Untyped                       ;
; C6_INITIAL                    ; 0                          ; Untyped                       ;
; C7_INITIAL                    ; 0                          ; Untyped                       ;
; C8_INITIAL                    ; 0                          ; Untyped                       ;
; C9_INITIAL                    ; 0                          ; Untyped                       ;
; C0_MODE                       ; BYPASS                     ; Untyped                       ;
; C1_MODE                       ; BYPASS                     ; Untyped                       ;
; C2_MODE                       ; BYPASS                     ; Untyped                       ;
; C3_MODE                       ; BYPASS                     ; Untyped                       ;
; C4_MODE                       ; BYPASS                     ; Untyped                       ;
; C5_MODE                       ; BYPASS                     ; Untyped                       ;
; C6_MODE                       ; BYPASS                     ; Untyped                       ;
; C7_MODE                       ; BYPASS                     ; Untyped                       ;
; C8_MODE                       ; BYPASS                     ; Untyped                       ;
; C9_MODE                       ; BYPASS                     ; Untyped                       ;
; C0_PH                         ; 0                          ; Untyped                       ;
; C1_PH                         ; 0                          ; Untyped                       ;
; C2_PH                         ; 0                          ; Untyped                       ;
; C3_PH                         ; 0                          ; Untyped                       ;
; C4_PH                         ; 0                          ; Untyped                       ;
; C5_PH                         ; 0                          ; Untyped                       ;
; C6_PH                         ; 0                          ; Untyped                       ;
; C7_PH                         ; 0                          ; Untyped                       ;
; C8_PH                         ; 0                          ; Untyped                       ;
; C9_PH                         ; 0                          ; Untyped                       ;
; L0_HIGH                       ; 1                          ; Untyped                       ;
; L1_HIGH                       ; 1                          ; Untyped                       ;
; G0_HIGH                       ; 1                          ; Untyped                       ;
; G1_HIGH                       ; 1                          ; Untyped                       ;
; G2_HIGH                       ; 1                          ; Untyped                       ;
; G3_HIGH                       ; 1                          ; Untyped                       ;
; E0_HIGH                       ; 1                          ; Untyped                       ;
; E1_HIGH                       ; 1                          ; Untyped                       ;
; E2_HIGH                       ; 1                          ; Untyped                       ;
; E3_HIGH                       ; 1                          ; Untyped                       ;
; L0_LOW                        ; 1                          ; Untyped                       ;
; L1_LOW                        ; 1                          ; Untyped                       ;
; G0_LOW                        ; 1                          ; Untyped                       ;
; G1_LOW                        ; 1                          ; Untyped                       ;
; G2_LOW                        ; 1                          ; Untyped                       ;
; G3_LOW                        ; 1                          ; Untyped                       ;
; E0_LOW                        ; 1                          ; Untyped                       ;
; E1_LOW                        ; 1                          ; Untyped                       ;
; E2_LOW                        ; 1                          ; Untyped                       ;
; E3_LOW                        ; 1                          ; Untyped                       ;
; L0_INITIAL                    ; 1                          ; Untyped                       ;
; L1_INITIAL                    ; 1                          ; Untyped                       ;
; G0_INITIAL                    ; 1                          ; Untyped                       ;
; G1_INITIAL                    ; 1                          ; Untyped                       ;
; G2_INITIAL                    ; 1                          ; Untyped                       ;
; G3_INITIAL                    ; 1                          ; Untyped                       ;
; E0_INITIAL                    ; 1                          ; Untyped                       ;
; E1_INITIAL                    ; 1                          ; Untyped                       ;
; E2_INITIAL                    ; 1                          ; Untyped                       ;
; E3_INITIAL                    ; 1                          ; Untyped                       ;
; L0_MODE                       ; BYPASS                     ; Untyped                       ;
; L1_MODE                       ; BYPASS                     ; Untyped                       ;
; G0_MODE                       ; BYPASS                     ; Untyped                       ;
; G1_MODE                       ; BYPASS                     ; Untyped                       ;
; G2_MODE                       ; BYPASS                     ; Untyped                       ;
; G3_MODE                       ; BYPASS                     ; Untyped                       ;
; E0_MODE                       ; BYPASS                     ; Untyped                       ;
; E1_MODE                       ; BYPASS                     ; Untyped                       ;
; E2_MODE                       ; BYPASS                     ; Untyped                       ;
; E3_MODE                       ; BYPASS                     ; Untyped                       ;
; L0_PH                         ; 0                          ; Untyped                       ;
; L1_PH                         ; 0                          ; Untyped                       ;
; G0_PH                         ; 0                          ; Untyped                       ;
; G1_PH                         ; 0                          ; Untyped                       ;
; G2_PH                         ; 0                          ; Untyped                       ;
; G3_PH                         ; 0                          ; Untyped                       ;
; E0_PH                         ; 0                          ; Untyped                       ;
; E1_PH                         ; 0                          ; Untyped                       ;
; E2_PH                         ; 0                          ; Untyped                       ;
; E3_PH                         ; 0                          ; Untyped                       ;
; M_PH                          ; 0                          ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                       ;
; CLK0_COUNTER                  ; G0                         ; Untyped                       ;
; CLK1_COUNTER                  ; G0                         ; Untyped                       ;
; CLK2_COUNTER                  ; G0                         ; Untyped                       ;
; CLK3_COUNTER                  ; G0                         ; Untyped                       ;
; CLK4_COUNTER                  ; G0                         ; Untyped                       ;
; CLK5_COUNTER                  ; G0                         ; Untyped                       ;
; CLK6_COUNTER                  ; E0                         ; Untyped                       ;
; CLK7_COUNTER                  ; E1                         ; Untyped                       ;
; CLK8_COUNTER                  ; E2                         ; Untyped                       ;
; CLK9_COUNTER                  ; E3                         ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                       ;
; M_TIME_DELAY                  ; 0                          ; Untyped                       ;
; N_TIME_DELAY                  ; 0                          ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                       ;
; VCO_POST_SCALE                ; 0                          ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                     ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED                  ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                       ;
; PORT_ARESET                   ; PORT_USED                  ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                       ;
; PORT_LOCKED                   ; PORT_USED                  ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                       ;
; CBXI_PARAMETER                ; uart_pll_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                       ;
; DEVICE_FAMILY                 ; MAX 10                     ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE                ;
+-------------------------------+----------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rx_fifo:fifo_rx|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------+
; Parameter Name          ; Value       ; Type                                         ;
+-------------------------+-------------+----------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                      ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                               ;
; LPM_WIDTH               ; 8           ; Signed Integer                               ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                               ;
; LPM_WIDTHU              ; 8           ; Signed Integer                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                      ;
; USE_EAB                 ; ON          ; Untyped                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                      ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                      ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                      ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                               ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                      ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                      ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                      ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                      ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                      ;
; CBXI_PARAMETER          ; dcfifo_qjj1 ; Untyped                                      ;
+-------------------------+-------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiplier:multy|lpm_mult:lpm_mult_component ;
+------------------------------------------------+----------+-------------------------------+
; Parameter Name                                 ; Value    ; Type                          ;
+------------------------------------------------+----------+-------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                ;
; LPM_WIDTHA                                     ; 28       ; Signed Integer                ;
; LPM_WIDTHB                                     ; 4        ; Signed Integer                ;
; LPM_WIDTHP                                     ; 32       ; Signed Integer                ;
; LPM_WIDTHR                                     ; 0        ; Untyped                       ;
; LPM_WIDTHS                                     ; 1        ; Untyped                       ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                       ;
; LPM_PIPELINE                                   ; 1        ; Signed Integer                ;
; LATENCY                                        ; 0        ; Untyped                       ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                       ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                       ;
; USE_EAB                                        ; OFF      ; Untyped                       ;
; MAXIMIZE_SPEED                                 ; 9        ; Untyped                       ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                       ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                       ;
; CBXI_PARAMETER                                 ; mult_16r ; Untyped                       ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                       ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                       ;
+------------------------------------------------+----------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receive_fifo:receiving_cracka|scfifo:scfifo_component ;
+-------------------------+-------------+------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                       ;
+-------------------------+-------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                             ;
; lpm_width               ; 32          ; Signed Integer                                             ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                             ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                    ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                    ;
; CBXI_PARAMETER          ; scfifo_fr21 ; Untyped                                                    ;
+-------------------------+-------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx_fifo:fifo_tx|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------+
; Parameter Name          ; Value       ; Type                                         ;
+-------------------------+-------------+----------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                      ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                               ;
; LPM_WIDTH               ; 8           ; Signed Integer                               ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                               ;
; LPM_WIDTHU              ; 11          ; Signed Integer                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                      ;
; USE_EAB                 ; ON          ; Untyped                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                      ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                      ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                      ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                               ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                      ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                      ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                      ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                      ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                      ;
; CBXI_PARAMETER          ; dcfifo_cnj1 ; Untyped                                      ;
+-------------------------+-------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                 ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                 ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; code.mif             ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                 ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_p4r3      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider:us_div|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Signed Integer                                    ;
; LPM_WIDTHD             ; 4              ; Signed Integer                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 4              ; Signed Integer                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 6              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_7ts ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; data.mif             ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_e8r3      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: stack:Stacked|altsyncram:stack_mem_rtl_0    ;
+------------------------------------+----------------------------------------+----------------+
; Parameter Name                     ; Value                                  ; Type           ;
+------------------------------------+----------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                              ; Untyped        ;
; WIDTH_A                            ; 8                                      ; Untyped        ;
; WIDTHAD_A                          ; 4                                      ; Untyped        ;
; NUMWORDS_A                         ; 11                                     ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped        ;
; WIDTH_B                            ; 8                                      ; Untyped        ;
; WIDTHAD_B                          ; 4                                      ; Untyped        ;
; NUMWORDS_B                         ; 11                                     ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                 ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped        ;
; BYTE_SIZE                          ; 8                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                               ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped        ;
; INIT_FILE                          ; db/DLX_test.ram0_stack_775b040.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped        ;
; DEVICE_FAMILY                      ; MAX 10                                 ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_dgk1                        ; Untyped        ;
+------------------------------------+----------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                  ;
+-------------------------------+-----------------------------------------------+
; Name                          ; Value                                         ;
+-------------------------------+-----------------------------------------------+
; Number of entity instances    ; 1                                             ;
; Entity Instance               ; uart_pll:pll_for_uart|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                        ;
;     -- PLL_TYPE               ; AUTO                                          ;
;     -- PRIMARY_CLOCK          ; INCLK0                                        ;
;     -- INCLK0_INPUT_FREQUENCY ; 100000                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                             ;
;     -- VCO_MULTIPLY_BY        ; 0                                             ;
;     -- VCO_DIVIDE_BY          ; 0                                             ;
+-------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                         ;
+----------------------------+-----------------------------------------+
; Name                       ; Value                                   ;
+----------------------------+-----------------------------------------+
; Number of entity instances ; 2                                       ;
; Entity Instance            ; rx_fifo:fifo_rx|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                              ;
;     -- LPM_WIDTH           ; 8                                       ;
;     -- LPM_NUMWORDS        ; 256                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                     ;
;     -- USE_EAB             ; ON                                      ;
; Entity Instance            ; tx_fifo:fifo_tx|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                              ;
;     -- LPM_WIDTH           ; 8                                       ;
;     -- LPM_NUMWORDS        ; 2048                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                     ;
;     -- USE_EAB             ; ON                                      ;
+----------------------------+-----------------------------------------+


+------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                       ;
+----------------------------+-------------------------------------------------------+
; Name                       ; Value                                                 ;
+----------------------------+-------------------------------------------------------+
; Number of entity instances ; 1                                                     ;
; Entity Instance            ; receive_fifo:receiving_cracka|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                          ;
;     -- lpm_width           ; 32                                                    ;
;     -- LPM_NUMWORDS        ; 1024                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                   ;
;     -- USE_EAB             ; ON                                                    ;
+----------------------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                       ;
+---------------------------------------+----------------------------------------------+
; Name                                  ; Value                                        ;
+---------------------------------------+----------------------------------------------+
; Number of entity instances            ; 1                                            ;
; Entity Instance                       ; multiplier:multy|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 28                                           ;
;     -- LPM_WIDTHB                     ; 4                                            ;
;     -- LPM_WIDTHP                     ; 32                                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                           ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                          ;
;     -- USE_EAB                        ; OFF                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                           ;
+---------------------------------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                          ;
+-------------------------------------------+-------------------------------------------------------------------------------+
; Name                                      ; Value                                                                         ;
+-------------------------------------------+-------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                             ;
; Entity Instance                           ; Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                           ;
;     -- WIDTH_A                            ; 32                                                                            ;
;     -- NUMWORDS_A                         ; 1024                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 0                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                   ;
;     -- WIDTH_A                            ; 32                                                                            ;
;     -- NUMWORDS_A                         ; 1024                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 0                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; stack:Stacked|altsyncram:stack_mem_rtl_0                                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                     ;
;     -- WIDTH_A                            ; 8                                                                             ;
;     -- NUMWORDS_A                         ; 11                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 8                                                                             ;
;     -- NUMWORDS_B                         ; 11                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                      ;
+-------------------------------------------+-------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "stack:Stacked"      ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; data_i[7..6] ; Input ; Info     ; Stuck at GND ;
+--------------+-------+----------+--------------+


+--------------------------------------------+
; Port Connectivity Checks: "divider:us_div" ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; denom[3] ; Input ; Info     ; Stuck at VCC ;
; denom[2] ; Input ; Info     ; Stuck at GND ;
; denom[1] ; Input ; Info     ; Stuck at VCC ;
; denom[0] ; Input ; Info     ; Stuck at GND ;
+----------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute_stage:execute_order_66"                                                                    ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; jmp_address[31..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tx_fifo:fifo_tx"                                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdusedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receive_fifo:receiving_cracka"                                                       ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rx_fifo:fifo_rx"                                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; wrusedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 55                          ;
; cycloneiii_ff         ; 2183                        ;
;     CLR               ; 144                         ;
;     ENA               ; 1331                        ;
;     ENA CLR           ; 62                          ;
;     ENA SCLR          ; 131                         ;
;     ENA SCLR SLD      ; 26                          ;
;     ENA SLD           ; 61                          ;
;     SCLR              ; 3                           ;
;     SCLR SLD          ; 92                          ;
;     SLD               ; 10                          ;
;     plain             ; 323                         ;
; cycloneiii_lcell_comb ; 4060                        ;
;     arith             ; 592                         ;
;         2 data inputs ; 355                         ;
;         3 data inputs ; 237                         ;
;     normal            ; 3468                        ;
;         0 data inputs ; 30                          ;
;         1 data inputs ; 47                          ;
;         2 data inputs ; 146                         ;
;         3 data inputs ; 647                         ;
;         4 data inputs ; 2598                        ;
; cycloneiii_mac_mult   ; 2                           ;
; cycloneiii_mac_out    ; 2                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 120                         ;
;                       ;                             ;
; Max LUT depth         ; 22.00                       ;
; Average LUT depth     ; 10.68                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:13     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Apr 08 13:11:19 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DLX_test -c DLX_test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file receive_fifo.vhd
    Info (12022): Found design unit 1: receive_fifo-SYN File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/receive_fifo.vhd Line: 58
    Info (12023): Found entity 1: receive_fifo File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/receive_fifo.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file multiplier.vhd
    Info (12022): Found design unit 1: multiplier-SYN File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/multiplier.vhd Line: 52
    Info (12023): Found entity 1: multiplier File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/multiplier.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file uart_rx.vhd
    Info (12022): Found design unit 1: uart_rx-rtl File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/uart_rx.vhd Line: 18
    Info (12023): Found entity 1: uart_rx File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/uart_rx.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file rx_fifo.vhd
    Info (12022): Found design unit 1: rx_fifo-SYN File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/rx_fifo.vhd Line: 59
    Info (12023): Found entity 1: rx_fifo File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/rx_fifo.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file divider.vhd
    Info (12022): Found design unit 1: divider-SYN File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/divider.vhd Line: 54
    Info (12023): Found entity 1: divider File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/divider.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file dlx_test.vhd
    Info (12022): Found design unit 1: DLX_test-rtl File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 22
    Info (12023): Found entity 1: DLX_test File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file write_back_stage.vhd
    Info (12022): Found design unit 1: write_back_stage-rtl File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/write_back_stage.vhd Line: 23
    Info (12023): Found entity 1: write_back_stage File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/write_back_stage.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file uart_tx.vhd
    Info (12022): Found design unit 1: uart_tx-rtl File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/uart_tx.vhd Line: 18
    Info (12023): Found entity 1: uart_tx File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/uart_tx.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file uart_pll.vhd
    Info (12022): Found design unit 1: uart_pll-SYN File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/uart_pll.vhd Line: 54
    Info (12023): Found entity 1: uart_pll File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/uart_pll.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file tx_fifo.vhd
    Info (12022): Found design unit 1: tx_fifo-SYN File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/tx_fifo.vhd Line: 59
    Info (12023): Found entity 1: tx_fifo File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/tx_fifo.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file stack.vhd
    Info (12022): Found design unit 1: stack-rtl File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/stack.vhd Line: 20
    Info (12023): Found entity 1: stack File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/stack.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file register_ram.vhd
    Info (12022): Found design unit 1: register_RAM-rtl File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/register_RAM.vhd Line: 19
    Info (12023): Found entity 1: register_RAM File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/register_RAM.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file memory_stage.vhd
    Info (12022): Found design unit 1: memory_stage-rtl File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/memory_stage.vhd Line: 23
    Info (12023): Found entity 1: memory_stage File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/memory_stage.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file instructions_rom.vhd
    Info (12022): Found design unit 1: instructions_rom-SYN File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/instructions_ROM.vhd Line: 52
    Info (12023): Found entity 1: instructions_ROM File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/instructions_ROM.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file fetch_stage.vhd
    Info (12022): Found design unit 1: Fetch_stage-rtl File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/Fetch_stage.vhd Line: 23
    Info (12023): Found entity 1: Fetch_stage File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/Fetch_stage.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file execute_stage.vhd
    Info (12022): Found design unit 1: execute_stage-rtl File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/execute_stage.vhd Line: 46
    Info (12023): Found entity 1: execute_stage File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/execute_stage.vhd Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file dlx_pkg.vhd
    Info (12022): Found design unit 1: dlx_pkg File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/dlx_pkg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file decode_stage.vhd
    Info (12022): Found design unit 1: decode_stage-rtl File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/decode_stage.vhd Line: 35
    Info (12023): Found entity 1: decode_stage File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/decode_stage.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file data_mem.vhd
    Info (12022): Found design unit 1: data_mem-SYN File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/data_mem.vhd Line: 54
    Info (12023): Found entity 1: data_mem File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/data_mem.vhd Line: 42
Info (12127): Elaborating entity "DLX_test" for the top level hierarchy
Info (12128): Elaborating entity "uart_pll" for hierarchy "uart_pll:pll_for_uart" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 373
Info (12128): Elaborating entity "altpll" for hierarchy "uart_pll:pll_for_uart|altpll:altpll_component" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/uart_pll.vhd Line: 148
Info (12130): Elaborated megafunction instantiation "uart_pll:pll_for_uart|altpll:altpll_component" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/uart_pll.vhd Line: 148
Info (12133): Instantiated megafunction "uart_pll:pll_for_uart|altpll:altpll_component" with the following parameter: File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/uart_pll.vhd Line: 148
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "3125"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "288"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "3125"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2304"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "100000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=uart_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/uart_pll_altpll.v
    Info (12023): Found entity 1: uart_pll_altpll File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/uart_pll_altpll.v Line: 30
Info (12128): Elaborating entity "uart_pll_altpll" for hierarchy "uart_pll:pll_for_uart|altpll:altpll_component|uart_pll_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_rx:rx_side" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 386
Info (12128): Elaborating entity "rx_fifo" for hierarchy "rx_fifo:fifo_rx" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 396
Info (12128): Elaborating entity "dcfifo" for hierarchy "rx_fifo:fifo_rx|dcfifo:dcfifo_component" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/rx_fifo.vhd Line: 104
Info (12130): Elaborated megafunction instantiation "rx_fifo:fifo_rx|dcfifo:dcfifo_component" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/rx_fifo.vhd Line: 104
Info (12133): Instantiated megafunction "rx_fifo:fifo_rx|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/rx_fifo.vhd Line: 104
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_qjj1.tdf
    Info (12023): Found entity 1: dcfifo_qjj1 File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/dcfifo_qjj1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_qjj1" for hierarchy "rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_kra.tdf
    Info (12023): Found entity 1: a_gray2bin_kra File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/a_gray2bin_kra.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_kra" for hierarchy "rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_gray2bin_kra:wrptr_g_gray2bin" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/dcfifo_qjj1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_jg6.tdf
    Info (12023): Found entity 1: a_graycounter_jg6 File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/a_graycounter_jg6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_jg6" for hierarchy "rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_jg6:rdptr_g1p" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/dcfifo_qjj1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_fub.tdf
    Info (12023): Found entity 1: a_graycounter_fub File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/a_graycounter_fub.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_fub" for hierarchy "rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_fub:wrptr_g1p" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/dcfifo_qjj1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e761.tdf
    Info (12023): Found entity 1: altsyncram_e761 File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/altsyncram_e761.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_e761" for hierarchy "rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/dcfifo_qjj1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_2ol File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/alt_synch_pipe_2ol.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_2ol" for hierarchy "rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/dcfifo_qjj1.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf
    Info (12023): Found entity 1: dffpipe_jd9 File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/dffpipe_jd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_jd9" for hierarchy "rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe5" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/alt_synch_pipe_2ol.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9 File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/dffpipe_gd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|dffpipe_gd9:ws_brp" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/dcfifo_qjj1.tdf Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_3ol File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/alt_synch_pipe_3ol.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_3ol" for hierarchy "rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/dcfifo_qjj1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf
    Info (12023): Found entity 1: dffpipe_kd9 File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/dffpipe_kd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_kd9" for hierarchy "rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe8" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/alt_synch_pipe_3ol.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5h5.tdf
    Info (12023): Found entity 1: cmpr_5h5 File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/cmpr_5h5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_5h5" for hierarchy "rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|cmpr_5h5:rdempty_eq_comp" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/dcfifo_qjj1.tdf Line: 72
Info (12128): Elaborating entity "multiplier" for hierarchy "multiplier:multy" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 501
Info (12128): Elaborating entity "lpm_mult" for hierarchy "multiplier:multy|lpm_mult:lpm_mult_component" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/multiplier.vhd Line: 83
Info (12130): Elaborated megafunction instantiation "multiplier:multy|lpm_mult:lpm_mult_component" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/multiplier.vhd Line: 83
Info (12133): Instantiated megafunction "multiplier:multy|lpm_mult:lpm_mult_component" with the following parameter: File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/multiplier.vhd Line: 83
    Info (12134): Parameter "lpm_hint" = "INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=9"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "28"
    Info (12134): Parameter "lpm_widthb" = "4"
    Info (12134): Parameter "lpm_widthp" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_16r.tdf
    Info (12023): Found entity 1: mult_16r File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/mult_16r.tdf Line: 30
Info (12128): Elaborating entity "mult_16r" for hierarchy "multiplier:multy|lpm_mult:lpm_mult_component|mult_16r:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "receive_fifo" for hierarchy "receive_fifo:receiving_cracka" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 511
Info (12128): Elaborating entity "scfifo" for hierarchy "receive_fifo:receiving_cracka|scfifo:scfifo_component" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/receive_fifo.vhd Line: 99
Info (12130): Elaborated megafunction instantiation "receive_fifo:receiving_cracka|scfifo:scfifo_component" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/receive_fifo.vhd Line: 99
Info (12133): Instantiated megafunction "receive_fifo:receiving_cracka|scfifo:scfifo_component" with the following parameter: File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/receive_fifo.vhd Line: 99
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_fr21.tdf
    Info (12023): Found entity 1: scfifo_fr21 File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/scfifo_fr21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_fr21" for hierarchy "receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_2j21.tdf
    Info (12023): Found entity 1: a_dpfifo_2j21 File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/a_dpfifo_2j21.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_2j21" for hierarchy "receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/scfifo_fr21.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ttg1.tdf
    Info (12023): Found entity 1: altsyncram_ttg1 File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/altsyncram_ttg1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ttg1" for hierarchy "receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|altsyncram_ttg1:FIFOram" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/a_dpfifo_2j21.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_k88.tdf
    Info (12023): Found entity 1: cmpr_k88 File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/cmpr_k88.tdf Line: 22
Info (12128): Elaborating entity "cmpr_k88" for hierarchy "receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|cmpr_k88:almost_full_comparer" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/a_dpfifo_2j21.tdf Line: 53
Info (12128): Elaborating entity "cmpr_k88" for hierarchy "receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|cmpr_k88:two_comparison" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/a_dpfifo_2j21.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_oka.tdf
    Info (12023): Found entity 1: cntr_oka File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/cntr_oka.tdf Line: 25
Info (12128): Elaborating entity "cntr_oka" for hierarchy "receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|cntr_oka:rd_ptr_msb" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/a_dpfifo_2j21.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cm6.tdf
    Info (12023): Found entity 1: cntr_cm6 File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/cntr_cm6.tdf Line: 25
Info (12128): Elaborating entity "cntr_cm6" for hierarchy "receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|cntr_cm6:usedw_counter" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/a_dpfifo_2j21.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0ma.tdf
    Info (12023): Found entity 1: cntr_0ma File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/cntr_0ma.tdf Line: 25
Info (12128): Elaborating entity "cntr_0ma" for hierarchy "receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|cntr_0ma:wr_ptr" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/a_dpfifo_2j21.tdf Line: 57
Info (12128): Elaborating entity "tx_fifo" for hierarchy "tx_fifo:fifo_tx" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 529
Info (12128): Elaborating entity "dcfifo" for hierarchy "tx_fifo:fifo_tx|dcfifo:dcfifo_component" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/tx_fifo.vhd Line: 104
Info (12130): Elaborated megafunction instantiation "tx_fifo:fifo_tx|dcfifo:dcfifo_component" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/tx_fifo.vhd Line: 104
Info (12133): Instantiated megafunction "tx_fifo:fifo_tx|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/tx_fifo.vhd Line: 104
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_cnj1.tdf
    Info (12023): Found entity 1: dcfifo_cnj1 File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/dcfifo_cnj1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_cnj1" for hierarchy "tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_usa.tdf
    Info (12023): Found entity 1: a_gray2bin_usa File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/a_gray2bin_usa.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_usa" for hierarchy "tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_gray2bin_usa:rdptr_g_gray2bin" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/dcfifo_cnj1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_th6.tdf
    Info (12023): Found entity 1: a_graycounter_th6 File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/a_graycounter_th6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_th6" for hierarchy "tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_th6:rdptr_g1p" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/dcfifo_cnj1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pvb.tdf
    Info (12023): Found entity 1: a_graycounter_pvb File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/a_graycounter_pvb.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_pvb" for hierarchy "tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_pvb:wrptr_g1p" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/dcfifo_cnj1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2a61.tdf
    Info (12023): Found entity 1: altsyncram_2a61 File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/altsyncram_2a61.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2a61" for hierarchy "tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/dcfifo_cnj1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/dffpipe_qe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|dffpipe_qe9:rs_brp" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/dcfifo_cnj1.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/alt_synch_pipe_apl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/dcfifo_cnj1.tdf Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/dffpipe_re9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/alt_synch_pipe_apl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_bpl File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/alt_synch_pipe_bpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_bpl" for hierarchy "tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/dcfifo_cnj1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9 File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/dffpipe_se9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/alt_synch_pipe_bpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_fi5.tdf
    Info (12023): Found entity 1: cmpr_fi5 File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/cmpr_fi5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_fi5" for hierarchy "tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|cmpr_fi5:rdempty_eq_comp" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/dcfifo_cnj1.tdf Line: 72
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tx:tx_side" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 544
Info (12128): Elaborating entity "Fetch_stage" for hierarchy "Fetch_stage:fetcher" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 564
Info (12128): Elaborating entity "instructions_ROM" for hierarchy "Fetch_stage:fetcher|instructions_ROM:instruct" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/Fetch_stage.vhd Line: 60
Info (12128): Elaborating entity "altsyncram" for hierarchy "Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/instructions_ROM.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/instructions_ROM.vhd Line: 59
Info (12133): Instantiated megafunction "Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/instructions_ROM.vhd Line: 59
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "code.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p4r3.tdf
    Info (12023): Found entity 1: altsyncram_p4r3 File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/altsyncram_p4r3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_p4r3" for hierarchy "Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "decode_stage" for hierarchy "decode_stage:decoder" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 576
Info (12128): Elaborating entity "register_RAM" for hierarchy "decode_stage:decoder|register_RAM:registers_content" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/decode_stage.vhd Line: 95
Info (12128): Elaborating entity "execute_stage" for hierarchy "execute_stage:execute_order_66" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 598
Info (12128): Elaborating entity "divider" for hierarchy "divider:us_div" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 637
Info (12128): Elaborating entity "lpm_divide" for hierarchy "divider:us_div|lpm_divide:LPM_DIVIDE_component" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/divider.vhd Line: 84
Info (12130): Elaborated megafunction instantiation "divider:us_div|lpm_divide:LPM_DIVIDE_component" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/divider.vhd Line: 84
Info (12133): Instantiated megafunction "divider:us_div|lpm_divide:LPM_DIVIDE_component" with the following parameter: File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/divider.vhd Line: 84
    Info (12134): Parameter "lpm_drepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE"
    Info (12134): Parameter "lpm_nrepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_pipeline" = "4"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "4"
    Info (12134): Parameter "lpm_widthn" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_7ts.tdf
    Info (12023): Found entity 1: lpm_divide_7ts File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/lpm_divide_7ts.tdf Line: 24
Info (12128): Elaborating entity "lpm_divide_7ts" for hierarchy "divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_7ts:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf Line: 147
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_97i.tdf
    Info (12023): Found entity 1: sign_div_unsign_97i File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/sign_div_unsign_97i.tdf Line: 24
Info (12128): Elaborating entity "sign_div_unsign_97i" for hierarchy "divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_7ts:auto_generated|sign_div_unsign_97i:divider" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/lpm_divide_7ts.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_b3f.tdf
    Info (12023): Found entity 1: alt_u_div_b3f File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/alt_u_div_b3f.tdf Line: 31
Info (12128): Elaborating entity "alt_u_div_b3f" for hierarchy "divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_7ts:auto_generated|sign_div_unsign_97i:divider|alt_u_div_b3f:divider" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/sign_div_unsign_97i.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/add_sub_t3c.tdf Line: 22
Info (12128): Elaborating entity "add_sub_t3c" for hierarchy "divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_7ts:auto_generated|sign_div_unsign_97i:divider|alt_u_div_b3f:divider|add_sub_t3c:add_sub_0" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/alt_u_div_b3f.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/add_sub_u3c.tdf Line: 22
Info (12128): Elaborating entity "add_sub_u3c" for hierarchy "divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_7ts:auto_generated|sign_div_unsign_97i:divider|alt_u_div_b3f:divider|add_sub_u3c:add_sub_1" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/alt_u_div_b3f.tdf Line: 48
Info (12128): Elaborating entity "stack" for hierarchy "stack:Stacked" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 647
Info (12128): Elaborating entity "memory_stage" for hierarchy "memory_stage:remember" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 659
Info (12128): Elaborating entity "data_mem" for hierarchy "memory_stage:remember|data_mem:data_mem_inst" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/memory_stage.vhd Line: 44
Info (12128): Elaborating entity "altsyncram" for hierarchy "memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/data_mem.vhd Line: 61
Info (12130): Elaborated megafunction instantiation "memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/data_mem.vhd Line: 61
Info (12133): Instantiated megafunction "memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/data_mem.vhd Line: 61
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "data.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e8r3.tdf
    Info (12023): Found entity 1: altsyncram_e8r3 File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/altsyncram_e8r3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_e8r3" for hierarchy "memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_e8r3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "write_back_stage" for hierarchy "write_back_stage:writer" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 673
Info (13014): Ignored 32 buffer(s)
    Info (13019): Ignored 32 SOFT buffer(s)
Warning (113028): 5 out of 16 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/DLX_test.ram0_stack_775b040.hdl.mif Line: 1
    Warning (113027): Addresses ranging from 11 to 15 are not initialized File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/DLX_test.ram0_stack_775b040.hdl.mif Line: 1
Warning (276020): Inferred RAM node "stack:Stacked|stack_mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "decode_stage:decoder|register_RAM:registers_content|reg_ram" is uninferred due to asynchronous read logic File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/register_RAM.vhd Line: 26
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "stack:Stacked|stack_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 11
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 11
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/DLX_test.ram0_stack_775b040.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "stack:Stacked|altsyncram:stack_mem_rtl_0"
Info (12133): Instantiated megafunction "stack:Stacked|altsyncram:stack_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "11"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "11"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/DLX_test.ram0_stack_775b040.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dgk1.tdf
    Info (12023): Found entity 1: altsyncram_dgk1 File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/altsyncram_dgk1.tdf Line: 27
Info (13000): Registers with preset signals will power-up high File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/db/a_graycounter_th6.tdf Line: 32
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 10
    Warning (13410): Pin "HEX1[7]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 11
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 12
    Warning (13410): Pin "HEX2[1]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 12
    Warning (13410): Pin "HEX2[2]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 12
    Warning (13410): Pin "HEX2[3]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 12
    Warning (13410): Pin "HEX2[4]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 12
    Warning (13410): Pin "HEX2[5]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 12
    Warning (13410): Pin "HEX2[6]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 12
    Warning (13410): Pin "HEX2[7]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 12
    Warning (13410): Pin "HEX3[0]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 13
    Warning (13410): Pin "HEX3[1]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 13
    Warning (13410): Pin "HEX3[2]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 13
    Warning (13410): Pin "HEX3[3]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 13
    Warning (13410): Pin "HEX3[4]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 13
    Warning (13410): Pin "HEX3[5]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 13
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 13
    Warning (13410): Pin "HEX3[7]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 13
    Warning (13410): Pin "HEX4[0]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 14
    Warning (13410): Pin "HEX4[1]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 14
    Warning (13410): Pin "HEX4[2]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 14
    Warning (13410): Pin "HEX4[3]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 14
    Warning (13410): Pin "HEX4[4]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 14
    Warning (13410): Pin "HEX4[5]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 14
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 14
    Warning (13410): Pin "HEX4[7]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 14
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 15
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 15
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 15
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 15
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 15
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 15
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 15
    Warning (13410): Pin "HEX5[7]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 15
Warning (332009): The launch and latch times for the relationship between source clock: pll_for_uart|altpll_component|auto_generated|pll1|clk[0] and destination clock: MAX10_CLK1_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: MAX10_CLK1_50 and destination clock: pll_for_uart|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info (286030): Timing-Driven Synthesis is running
Warning (332009): The launch and latch times for the relationship between source clock: pll_for_uart|altpll_component|auto_generated|pll1|clk[0] and destination clock: MAX10_CLK1_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: MAX10_CLK1_50 and destination clock: pll_for_uart|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: pll_for_uart|altpll_component|auto_generated|pll1|clk[0] and destination clock: MAX10_CLK1_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: MAX10_CLK1_50 and destination clock: pll_for_uart|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 9
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/Scan_ints/DLX_test.vhd Line: 16
Info (21057): Implemented 5841 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 49 output pins
    Info (21061): Implemented 5661 logic cells
    Info (21064): Implemented 120 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings
    Info: Peak virtual memory: 4858 megabytes
    Info: Processing ended: Mon Apr 08 13:11:53 2024
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:00:49


