pin,slack
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[1]:ALn,6790
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[1]:CLK,6627
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[1]:D,7020
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[1]:EN,6229
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[1]:Q,6627
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_2[4]:A,5156
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_2[4]:B,3651
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_2[4]:C,5146
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_2[4]:D,5241
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_2[4]:Y,3651
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[2]:B,7396
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[2]:CC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[2]:P,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[2]:S,7396
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[2]:UB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_17:C,7557
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_17:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_17:IPC,7557
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5[5]:A,6202
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5[5]:B,5596
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5[5]:C,4777
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5[5]:D,4647
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5[5]:Y,4647
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_31:IPENn,
FABRIC_UART_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:IPA,
FABRIC_UART_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:IPB,
FABRIC_UART_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:IPC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err:CLK,5017
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err:D,5066
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err:EN,3960
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err:Q,5017
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[4]:ALn,6790
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[4]:CLK,8756
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[4]:D,6969
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[4]:EN,3385
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[4]:Q,8756
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_11:IPENn,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/fifo_write_rx_1:A,4016
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/fifo_write_rx_1:B,4015
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/fifo_write_rx_1:C,5028
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/fifo_write_rx_1:D,5017
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/fifo_write_rx_1:Y,4015
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_21:EN,6101
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_21:IPENn,6101
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel_RNO[3]:A,7464
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel_RNO[3]:B,6485
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel_RNO[3]:C,7330
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel_RNO[3]:D,7405
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel_RNO[3]:Y,6485
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO[12]:B,7287
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO[12]:C,4805
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO[12]:CC,3859
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO[12]:D,7104
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO[12]:P,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO[12]:S,3859
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO[12]:UB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:IPC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_RNI43757[0]:A,5292
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_RNI43757[0]:B,6199
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_RNI43757[0]:Y,5292
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_34:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_34:IPC,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR[0],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR[1],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR[2],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR[3],8540
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR[4],8520
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR[5],8452
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR[6],8458
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR[7],8481
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR[8],8532
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR[9],8455
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR_ARST_N,6951
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR_CLK,6801
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR_EN,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR_SRST_N,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_BLK[0],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_BLK[1],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_DOUT[0],7416
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_DOUT[1],7409
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_DOUT[2],7408
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_DOUT[3],7391
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_DOUT[4],7400
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_DOUT[5],6842
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_DOUT[6],6834
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_DOUT[7],6801
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_DOUT_ARST_N,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_DOUT_CLK,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_DOUT_EN,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_DOUT_SRST_N,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR[0],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR[1],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR[2],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR[3],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR[4],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR[5],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR[6],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR[7],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR[8],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR[9],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR_ARST_N,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR_CLK,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR_EN,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR_SRST_N,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_BLK[0],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_BLK[1],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_DOUT_ARST_N,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_DOUT_CLK,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_DOUT_EN,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_DOUT_SRST_N,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_ADDR[0],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_ADDR[1],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_ADDR[2],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_ADDR[3],8830
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_ADDR[4],8713
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_ADDR[5],8725
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_ADDR[6],8705
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_ADDR[7],8683
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_ADDR[8],8704
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_ADDR[9],8728
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_ARST_N,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_BLK[0],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_BLK[1],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_CLK,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[0],8777
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[10],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[11],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[12],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[13],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[14],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[15],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[16],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[17],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[1],8678
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[2],8703
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[3],8712
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[4],8756
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[5],8759
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[6],8759
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[7],8765
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[8],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[9],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_WEN,8367
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_10:IPENn,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_20:IPENn,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_178:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[0]:ALn,6788
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[0]:CLK,7369
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[0]:D,5171
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[0]:Q,7369
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_134_CC_0:CC[11],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_134_CC_0:CO,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_134_CC_0:P[11],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_134_CC_0:UB[11],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0_a2:A,6421
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0_a2:B,6248
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0_a2:C,6182
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0_a2:D,6269
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0_a2:Y,6182
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNO[8]:A,7256
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNO[8]:B,7365
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNO[8]:C,5314
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNO[8]:D,5279
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNO[8]:Y,5279
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_int_RNO_0:A,6612
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_int_RNO_0:B,6453
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_int_RNO_0:C,6476
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_int_RNO_0:Y,6453
FABRIC_UART_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[4]:A,3531
FABRIC_UART_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[4]:B,7496
FABRIC_UART_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[4]:Y,3531
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_sm.rx_state18_NE_0:A,4273
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_sm.rx_state18_NE_0:B,4185
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_sm.rx_state18_NE_0:C,4330
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_sm.rx_state18_NE_0:Y,4185
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples[1]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples[1]:CLK,5265
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples[1]:D,8648
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples[1]:EN,8373
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples[1]:Q,5265
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_136_CC_0:CC[0],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_136_CC_0:CC[1],7020
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_136_CC_0:CC[2],6944
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_136_CC_0:CC[3],6620
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_136_CC_0:CC[4],6540
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_136_CC_0:CC[5],6480
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_136_CC_0:CC[6],6627
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_136_CC_0:P[0],6480
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_136_CC_0:P[1],6627
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_136_CC_0:P[2],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_136_CC_0:P[3],6831
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_136_CC_0:P[4],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_136_CC_0:P[5],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_136_CC_0:P[6],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_136_CC_0:UB[0],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_136_CC_0:UB[1],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_136_CC_0:UB[2],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_136_CC_0:UB[3],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_136_CC_0:UB[4],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_136_CC_0:UB[5],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_136_CC_0:UB[6],
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg2[2]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg2[2]:CLK,5197
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg2[2]:D,7092
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg2[2]:EN,3385
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg2[2]:Q,5197
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_26:C,8727
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_26:IPC,8727
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[5]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[5]:CLK,8656
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[5]:D,6833
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[5]:EN,8537
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[5]:Q,8656
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[3]:B,7378
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[3]:CC,6999
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[3]:P,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[3]:S,6999
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[3]:UB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:A,3628
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:IPA,3628
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:IPB,
FABRIC_UART_sb_0/CCC_0/CCC_INST/IP_INTERFACE_1:IPA,
FABRIC_UART_sb_0/CCC_0/CCC_INST/IP_INTERFACE_1:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/fifo_write_rx_1_i:A,6254
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/fifo_write_rx_1_i:B,6225
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/fifo_write_rx_1_i:C,7202
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/fifo_write_rx_1_i:D,7202
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/fifo_write_rx_1_i:Y,6225
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_3_0:A,6917
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_3_0:B,6495
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_3_0:C,6566
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_3_0:CC,6318
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_3_0:P,6676
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_3_0:S,6318
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_3_0:UB,6495
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_98:IPA,
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_1[4]:A,3703
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_1[4]:B,5350
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_1[4]:Y,3703
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[0]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[0]:CLK,6480
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[0]:D,7592
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[0]:EN,6225
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[0]:Q,6480
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_18:C,8759
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_18:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_18:IPC,8759
FABRIC_UART_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB2:An,
FABRIC_UART_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB2:YR,
FABRIC_UART_sb_0/CCC_0/CCC_INST/IP_INTERFACE_5:IPB,
FABRIC_UART_sb_0/CCC_0/CCC_INST/IP_INTERFACE_5:IPC,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_empty:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_empty:CLK,4111
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_empty:D,7487
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_empty:EN,3441
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_empty:Q,4111
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/overflow_reg8:A,6023
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/overflow_reg8:B,4883
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/overflow_reg8:C,4882
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/overflow_reg8:Y,4882
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_11[4]:A,6398
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_11[4]:B,7539
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_11[4]:Y,6398
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[10]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[10]:CLK,4050
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[10]:D,3833
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[10]:Q,4050
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_cnt.xmit_bit_sel_3_i_o2[1]:A,6524
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_cnt.xmit_bit_sel_3_i_o2[1]:B,6485
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_cnt.xmit_bit_sel_3_i_o2[1]:Y,6485
FABRIC_UART_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIK0B84/U0_RGB1_RGB0:An,
FABRIC_UART_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIK0B84/U0_RGB1_RGB0:YR,6788
FABRIC_UART_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0:An,
FABRIC_UART_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0:YR,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_3:A,3282
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_3:B,3182
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_3:C,5395
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_3:CC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_3:P,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_3:UB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_3:Y,3182
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[4]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[4]:CLK,6292
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[4]:D,6238
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[4]:Q,6292
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:IPB,
FABRIC_UART_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:IPA,
FABRIC_UART_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:IPB,
FABRIC_UART_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:IPC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[5]:B,7378
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[5]:CC,6595
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[5]:P,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[5]:S,6595
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[5]:UB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:CAN_RXBUS_F2H_SCP,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:CAN_TXBUS_F2H_SCP,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:CAN_TX_EBL_F2H_SCP,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:CLK_BASE,3383
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:CLK_MDDR_APB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:COLF,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:CONFIG_PRESET_N,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:CRSF,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F2HCALIB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F2H_INTERRUPT[0],5929
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F2H_INTERRUPT[10],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F2H_INTERRUPT[11],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F2H_INTERRUPT[12],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F2H_INTERRUPT[13],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F2H_INTERRUPT[14],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F2H_INTERRUPT[15],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F2H_INTERRUPT[1],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F2H_INTERRUPT[2],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F2H_INTERRUPT[3],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F2H_INTERRUPT[4],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F2H_INTERRUPT[5],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F2H_INTERRUPT[6],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F2H_INTERRUPT[7],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F2H_INTERRUPT[8],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F2H_INTERRUPT[9],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F2_DMAREADY[0],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F2_DMAREADY[1],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_AVALID,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_HOSTDISCON,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_IDDIG,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_LINESTATE[0],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_LINESTATE[1],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_M3_RESET_N,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_PLL_LOCK,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_RXACTIVE,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_RXERROR,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_RXVALID,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_RXVALIDH,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_SESSEND,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_TXREADY,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_VBUSVALID,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_VSTATUS[0],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_VSTATUS[1],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_VSTATUS[2],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_VSTATUS[3],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_VSTATUS[4],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_VSTATUS[5],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_VSTATUS[6],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_VSTATUS[7],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_XDATAIN[0],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_XDATAIN[1],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_XDATAIN[2],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_XDATAIN[3],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_XDATAIN[4],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_XDATAIN[5],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_XDATAIN[6],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_XDATAIN[7],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FPGA_MDDR_ARESET_N,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FPGA_RESET_N,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[0],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[10],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[11],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[12],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[13],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[14],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[15],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[16],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[17],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[18],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[19],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[1],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[20],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[21],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[22],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[23],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[24],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[25],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[26],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[27],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[28],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[29],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[2],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[30],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[31],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[3],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[4],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[5],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[6],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[7],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[8],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[9],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARBURST_HTRANS1[0],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARBURST_HTRANS1[1],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARID_HSEL1[0],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARID_HSEL1[1],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARID_HSEL1[2],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARID_HSEL1[3],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARLEN_HBURST1[0],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARLEN_HBURST1[1],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARLEN_HBURST1[2],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARLEN_HBURST1[3],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARLOCK_HMASTLOCK1[0],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARLOCK_HMASTLOCK1[1],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARSIZE_HSIZE1[0],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARSIZE_HSIZE1[1],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARVALID_HWRITE1,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[0],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[10],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[11],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[12],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[13],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[14],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[15],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[16],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[17],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[18],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[19],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[1],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[20],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[21],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[22],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[23],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[24],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[25],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[26],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[27],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[28],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[29],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[2],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[30],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[31],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[3],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[4],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[5],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[6],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[7],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[8],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[9],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWBURST_HTRANS0[0],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWBURST_HTRANS0[1],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWID_HSEL0[0],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWID_HSEL0[1],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWID_HSEL0[2],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWID_HSEL0[3],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWLEN_HBURST0[0],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWLEN_HBURST0[1],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWLEN_HBURST0[2],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWLEN_HBURST0[3],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWLOCK_HMASTLOCK0[0],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWLOCK_HMASTLOCK0[1],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWSIZE_HSIZE0[0],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWSIZE_HSIZE0[1],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWVALID_HWRITE0,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_BREADY,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_DMAREADY[0],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_DMAREADY[1],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[0],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[10],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[11],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[12],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[13],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[14],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[15],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[16],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[17],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[18],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[19],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[1],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[20],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[21],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[22],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[23],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[24],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[25],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[26],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[27],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[28],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[29],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[2],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[30],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[31],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[3],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[4],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[5],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[6],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[7],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[8],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[9],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ENABLE,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_MASTLOCK,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_READY,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_SEL,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_SIZE[0],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_SIZE[1],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_TRANS1,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[0],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[10],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[11],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[12],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[13],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[14],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[15],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[16],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[17],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[18],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[19],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[1],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[20],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[21],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[22],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[23],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[24],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[25],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[26],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[27],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[28],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[29],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[2],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[30],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[31],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[3],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[4],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[5],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[6],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[7],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[8],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[9],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WRITE,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_ADDR[12],3490
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_ADDR[13],4556
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_ADDR[14],4488
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_ADDR[15],4332
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_ADDR[2],4364
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_ADDR[3],4371
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_ADDR[4],3648
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_ENABLE,4576
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[0],3649
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[10],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[11],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[12],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[13],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[14],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[15],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[16],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[17],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[18],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[19],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[1],3549
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[20],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[21],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[22],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[23],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[24],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[25],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[26],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[27],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[28],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[29],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[2],3628
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[30],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[31],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[3],3642
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[4],3531
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[5],3566
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[6],3666
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[7],3669
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[8],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[9],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_READY,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RESP,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_SEL,3383
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_WDATA[0],6949
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_WDATA[1],6988
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_WDATA[2],7092
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_WDATA[3],7000
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_WDATA[4],6969
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_WDATA[5],7062
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_WDATA[6],7024
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_WDATA[7],6572
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_WRITE,4474
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_RMW_AXI,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_RREADY,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[0],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[10],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[11],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[12],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[13],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[14],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[15],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[16],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[17],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[18],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[19],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[1],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[20],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[21],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[22],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[23],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[24],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[25],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[26],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[27],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[28],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[29],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[2],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[30],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[31],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[32],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[33],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[34],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[35],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[36],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[37],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[38],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[39],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[3],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[40],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[41],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[42],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[43],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[44],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[45],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[46],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[47],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[48],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[49],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[4],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[50],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[51],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[52],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[53],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[54],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[55],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[56],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[57],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[58],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[59],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[5],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[60],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[61],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[62],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[63],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[6],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[7],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[8],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[9],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WID_HREADY01[0],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WID_HREADY01[1],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WID_HREADY01[2],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WID_HREADY01[3],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WLAST,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WSTRB[0],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WSTRB[1],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WSTRB[2],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WSTRB[3],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WSTRB[4],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WSTRB[5],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WSTRB[6],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WSTRB[7],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WVALID,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:GTX_CLKPF,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:I2C0_BCLK,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:I2C0_SCL_F2H_SCP,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:I2C0_SDA_F2H_SCP,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:I2C1_BCLK,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:I2C1_SCL_F2H_SCP,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:I2C1_SDA_F2H_SCP,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PADDR[10],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PADDR[2],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PADDR[3],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PADDR[4],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PADDR[5],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PADDR[6],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PADDR[7],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PADDR[8],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PADDR[9],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PENABLE,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PSEL,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PWDATA[0],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PWDATA[10],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PWDATA[11],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PWDATA[12],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PWDATA[13],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PWDATA[14],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PWDATA[15],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PWDATA[1],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PWDATA[2],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PWDATA[3],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PWDATA[4],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PWDATA[5],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PWDATA[6],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PWDATA[7],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PWDATA[8],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PWDATA[9],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PWRITE,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDIF,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO0A_F2H_GPIN,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO10A_F2H_GPIN,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO11A_F2H_GPIN,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO11B_F2H_GPIN,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO12A_F2H_GPIN,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO13A_F2H_GPIN,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO14A_F2H_GPIN,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO15A_F2H_GPIN,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO16A_F2H_GPIN,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO17B_F2H_GPIN,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO18B_F2H_GPIN,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO19B_F2H_GPIN,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO1A_F2H_GPIN,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO20B_F2H_GPIN,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO21B_F2H_GPIN,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO22B_F2H_GPIN,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO24B_F2H_GPIN,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO25B_F2H_GPIN,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO26B_F2H_GPIN,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO27B_F2H_GPIN,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO28B_F2H_GPIN,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO29B_F2H_GPIN,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO2A_F2H_GPIN,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO30B_F2H_GPIN,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO31B_F2H_GPIN,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO3A_F2H_GPIN,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO4A_F2H_GPIN,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO5A_F2H_GPIN,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO6A_F2H_GPIN,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO7A_F2H_GPIN,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO8A_F2H_GPIN,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO9A_F2H_GPIN,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MMUART0_CTS_F2H_SCP,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MMUART0_DCD_F2H_SCP,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MMUART0_DSR_F2H_SCP,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MMUART0_DTR_F2H_SCP,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MMUART0_RI_F2H_SCP,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MMUART0_RTS_F2H_SCP,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MMUART0_RXD_F2H_SCP,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MMUART0_SCK_F2H_SCP,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MMUART0_TXD_F2H_SCP,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MMUART1_CTS_F2H_SCP,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MMUART1_DCD_F2H_SCP,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MMUART1_DSR_F2H_SCP,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MMUART1_RI_F2H_SCP,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MMUART1_RTS_F2H_SCP,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MMUART1_RXD_F2H_SCP,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MMUART1_SCK_F2H_SCP,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MMUART1_TXD_F2H_SCP,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[0],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[10],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[11],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[12],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[13],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[14],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[15],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[16],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[17],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[18],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[19],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[1],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[20],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[21],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[22],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[23],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[24],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[25],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[26],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[27],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[28],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[29],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[2],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[30],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[31],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[3],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[4],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[5],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[6],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[7],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[8],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[9],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PREADY,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PSLVERR,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PRESET_N,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:RCGF[0],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:RCGF[1],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:RCGF[2],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:RCGF[3],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:RCGF[4],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:RCGF[5],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:RCGF[6],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:RCGF[7],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:RCGF[8],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:RCGF[9],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:RXDF[0],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:RXDF[1],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:RXDF[2],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:RXDF[3],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:RXDF[4],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:RXDF[5],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:RXDF[6],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:RXDF[7],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:RX_CLKPF,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:RX_DVF,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:RX_ERRF,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:RX_EV,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:SLEEPHOLDREQ,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:SMBALERT_NI0,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:SMBALERT_NI1,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:SMBSUS_NI0,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:SMBSUS_NI1,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:SPI0_CLK_IN,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:SPI0_SDI_F2H_SCP,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:SPI0_SDO_F2H_SCP,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:SPI0_SS0_F2H_SCP,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:SPI0_SS1_F2H_SCP,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:SPI0_SS2_F2H_SCP,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:SPI0_SS3_F2H_SCP,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:SPI1_CLK_IN,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:SPI1_SDI_F2H_SCP,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:SPI1_SDO_F2H_SCP,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:SPI1_SS0_F2H_SCP,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:SPI1_SS1_F2H_SCP,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:SPI1_SS2_F2H_SCP,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:SPI1_SS3_F2H_SCP,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:TX_CLKPF,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:USER_MSS_GPIO_RESET_N,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:USER_MSS_RESET_N,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:XCLK_FAB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_82:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg2[5]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg2[5]:CLK,6382
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg2[5]:D,7063
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg2[5]:EN,3386
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg2[5]:Q,6382
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[7]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[7]:CLK,4247
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[7]:D,3890
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[7]:Q,4247
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_1:IPC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_28:IPENn,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[1]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[1]:CLK,8678
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[1]:D,6988
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[1]:EN,3386
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[1]:Q,8678
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_cnt.xmit_bit_sel_3_a3[0]:A,7596
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_cnt.xmit_bit_sel_3_a3[0]:B,7519
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_cnt.xmit_bit_sel_3_a3[0]:Y,7519
FABRIC_UART_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB1:An,
FABRIC_UART_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB1:YR,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_23:IPENn,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/read_n_hold:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/read_n_hold:CLK,8536
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/read_n_hold:D,8539
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/read_n_hold:Q,8536
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_34:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_34:IPC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[3]:ALn,6788
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[3]:CLK,8648
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[3]:D,7391
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[3]:EN,8538
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[3]:Q,8648
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[1]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[1]:CLK,5199
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[1]:D,8656
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[1]:EN,7355
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[1]:Q,5199
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_7:IPC,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:IPB,
FABRIC_UART_sb_0/CORERESETP_0/MSS_HPMS_READY_int:ALn,8512
FABRIC_UART_sb_0/CORERESETP_0/MSS_HPMS_READY_int:CLK,
FABRIC_UART_sb_0/CORERESETP_0/MSS_HPMS_READY_int:D,7480
FABRIC_UART_sb_0/CORERESETP_0/MSS_HPMS_READY_int:Q,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNILG75I2[1]:B,6503
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNILG75I2[1]:C,4021
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNILG75I2[1]:CC,5665
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNILG75I2[1]:D,6340
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNILG75I2[1]:P,4021
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNILG75I2[1]:S,4805
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNILG75I2[1]:UB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg2[7]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg2[7]:CLK,6282
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg2[7]:D,6573
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg2[7]:EN,3386
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg2[7]:Q,6282
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_131:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_34:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_sm.rx_state18_NE_i_RNIMGC99:A,4185
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_sm.rx_state18_NE_i_RNIMGC99:B,7290
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_sm.rx_state18_NE_i_RNIMGC99:C,7191
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_sm.rx_state18_NE_i_RNIMGC99:Y,4185
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8:A,3979
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8:B,4196
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8:C,4247
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8:D,4098
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8:Y,3979
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_1_0:A,6713
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_1_0:B,2946
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_1_0:C,4015
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_1_0:CC,3587
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_1_0:P,3139
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_1_0:S,3587
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_1_0:UB,2946
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_4_0:A,7429
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_4_0:B,3226
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_4_0:C,4295
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_4_0:CC,3019
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_4_0:P,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_4_0:S,3019
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_4_0:UB,3226
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_32:IPENn,
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg1[3]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg1[3]:CLK,7287
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg1[3]:D,7001
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg1[3]:EN,3386
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg1[3]:Q,7287
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[5]:ALn,6788
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[5]:CLK,7375
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[5]:D,4388
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[5]:Q,7375
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_34:IPENn,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_parity:ALn,6788
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_parity:CLK,5389
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_parity:D,4172
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_parity:EN,6206
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_parity:Q,5389
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:IPB,
FABRIC_UART_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:IPA,
FABRIC_UART_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:IPB,
FABRIC_UART_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:IPC,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_145:IPA,
FABRIC_UART_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[2]:A,3628
FABRIC_UART_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[2]:B,7593
FABRIC_UART_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[2]:Y,3628
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg2[3]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg2[3]:CLK,6703
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg2[3]:D,7000
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg2[3]:EN,3385
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg2[3]:Q,6703
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[3]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[3]:CLK,5198
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[3]:D,8656
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[3]:EN,7355
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[3]:Q,5198
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_state[0]:ALn,6790
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_state[0]:CLK,5233
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_state[0]:D,5265
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_state[0]:Q,5233
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[1]:A,4833
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[1]:B,4440
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[1]:C,3649
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[1]:CC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[1]:D,3705
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[1]:P,
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[1]:UB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[1]:Y,3649
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[7]:ALn,6790
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[7]:CLK,8765
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[7]:D,6572
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[7]:EN,3385
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[7]:Q,8765
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[1]_CC_0:CC[0],
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[1]_CC_0:CC[1],
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[1]_CC_0:P[0],
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[1]_CC_0:P[1],
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[1]_CC_0:UB[0],
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[1]_CC_0:UB[1],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:A,3566
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:IPA,3566
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_23:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/iPRDATA[0]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/iPRDATA[0]:CLK,7629
FABRIC_UART_sb_0/CoreUARTapb_0_0/iPRDATA[0]:D,3651
FABRIC_UART_sb_0/CoreUARTapb_0_0/iPRDATA[0]:EN,3387
FABRIC_UART_sb_0/CoreUARTapb_0_0/iPRDATA[0]:Q,7629
FABRIC_UART_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[0]:A,3649
FABRIC_UART_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[0]:B,7629
FABRIC_UART_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[0]:Y,3649
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/DATA_OUT[5]:A,6298
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/DATA_OUT[5]:B,6202
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/DATA_OUT[5]:C,6253
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/DATA_OUT[5]:Y,6202
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNI6D2EE[1]:A,6272
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNI6D2EE[1]:B,5206
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNI6D2EE[1]:C,6380
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNI6D2EE[1]:D,6279
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNI6D2EE[1]:Y,5206
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_189:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_25:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_122:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:A,3531
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:IPA,3531
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_35:IPENn,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_9:B,8526
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_9:C,8544
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_9:IPB,8526
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_9:IPC,8544
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_9:IPENn,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns[0]:A,6359
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns[0]:B,5171
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns[0]:C,7476
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns[0]:D,7369
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns[0]:Y,5171
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_167:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_12:C,8777
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_12:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_12:IPC,8777
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_empty_1_sqmuxa_i:A,4565
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_empty_1_sqmuxa_i:B,6059
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_empty_1_sqmuxa_i:C,4543
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_empty_1_sqmuxa_i:D,3441
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_empty_1_sqmuxa_i:Y,3441
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_24:C,8452
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_24:IPC,8452
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_29:C,8705
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_29:IPC,8705
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[5]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[5]:CLK,7539
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[5]:D,6397
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[5]:EN,6125
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[5]:Q,7539
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_11[0]:A,6398
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_11[0]:B,7538
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_11[0]:Y,6398
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNO[3]:A,5203
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNO[3]:B,6193
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNO[3]:Y,5203
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_4_u_1_0:A,6397
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_4_u_1_0:B,6328
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_4_u_1_0:C,5389
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_4_u_1_0:D,3182
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_4_u_1_0:Y,3182
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[3]:ALn,6788
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[3]:CLK,6328
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[3]:D,5402
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[3]:Q,6328
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO[0]:A,7494
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO[0]:B,7141
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO[0]:C,6094
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO[0]:D,5349
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO[0]:Y,5349
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[4]:ALn,6790
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[4]:CLK,7378
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[4]:D,6540
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[4]:EN,6229
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[4]:Q,7378
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[2]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[2]:CLK,7378
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[2]:D,7075
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[2]:EN,8483
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[2]:Q,7378
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_9:B,8520
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_9:C,8540
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_9:IPB,8520
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_9:IPC,8540
FABRIC_UART_sb_0/CORERESETP_0/RESET_N_M2F_q1:ALn,
FABRIC_UART_sb_0/CORERESETP_0/RESET_N_M2F_q1:CLK,8649
FABRIC_UART_sb_0/CORERESETP_0/RESET_N_M2F_q1:Q,8649
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_23:IPENn,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_state_ns_0_x3[1]:A,7569
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_state_ns_0_x3[1]:B,7512
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_state_ns_0_x3[1]:Y,7512
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_13:IPA,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_i_a2[3]:A,5389
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_i_a2[3]:B,5471
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_i_a2[3]:C,5334
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_i_a2[3]:D,4388
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_i_a2[3]:Y,4388
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[6]:ALn,6790
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[6]:CLK,7378
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[6]:D,6627
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[6]:EN,6229
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[6]:Q,7378
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[7]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[7]:CLK,5398
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[7]:D,4257
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[7]:EN,6125
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[7]:Q,5398
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[5]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[5]:CLK,7378
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[5]:D,6595
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[5]:EN,8483
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[5]:Q,7378
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[4]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[4]:CLK,8655
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[4]:D,7402
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[4]:EN,8537
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[4]:Q,8655
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/empty_4:A,5427
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/empty_4:B,5370
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/empty_4:C,5282
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/empty_4:D,5171
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/empty_4:Y,5171
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[9]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[9]:CLK,3952
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[9]:D,3905
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[9]:Q,3952
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_182:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_158:IPA,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNIS49M7[7]:A,4257
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNIS49M7[7]:B,5398
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNIS49M7[7]:Y,4257
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_27:C,8464
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_27:IPC,8464
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_133_CC_0:CC[3],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_133_CC_0:CC[4],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_133_CC_0:CC[5],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_133_CC_0:CC[6],6825
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_133_CC_0:CC[7],6699
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_133_CC_0:CC[8],6627
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_133_CC_0:CC[9],6709
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_133_CC_0:P[3],6627
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_133_CC_0:P[4],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_133_CC_0:P[5],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_133_CC_0:P[6],6709
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_133_CC_0:P[7],7143
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_133_CC_0:P[8],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_133_CC_0:P[9],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_133_CC_0:UB[3],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_133_CC_0:UB[4],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_133_CC_0:UB[5],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_133_CC_0:UB[6],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_133_CC_0:UB[7],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_133_CC_0:UB[8],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_133_CC_0:UB[9],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:IPB,
FABRIC_UART_sb_0/CCC_0/CCC_INST/IP_INTERFACE_13:IPA,
FABRIC_UART_sb_0/CCC_0/CCC_INST/IP_INTERFACE_13:IPC,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR[0],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR[1],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR[2],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR[3],8544
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR[4],8526
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR[5],8458
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR[6],8464
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR[7],8487
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR[8],8538
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR[9],8461
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR_ARST_N,6951
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR_CLK,6803
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR_EN,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR_SRST_N,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_BLK[0],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_BLK[1],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_DOUT[0],7418
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_DOUT[1],7411
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_DOUT[2],7410
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_DOUT[3],7393
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_DOUT[4],7402
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_DOUT[5],6833
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_DOUT[6],6836
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_DOUT[7],6803
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_DOUT_ARST_N,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_DOUT_CLK,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_DOUT_EN,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_DOUT_SRST_N,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR[0],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR[1],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR[2],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR[3],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR[4],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR[5],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR[6],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR[7],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR[8],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR[9],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR_ARST_N,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR_CLK,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR_EN,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR_SRST_N,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_BLK[0],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_BLK[1],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_DOUT_ARST_N,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_DOUT_CLK,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_DOUT_EN,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_DOUT_SRST_N,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_ADDR[0],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_ADDR[1],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_ADDR[2],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_ADDR[3],8836
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_ADDR[4],8715
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_ADDR[5],8727
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_ADDR[6],8707
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_ADDR[7],8685
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_ADDR[8],8706
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_ADDR[9],8730
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_ARST_N,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_BLK[0],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_BLK[1],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_CLK,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[0],7580
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[10],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[11],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[12],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[13],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[14],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[15],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[16],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[17],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[1],7465
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[2],7489
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[3],7498
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[4],7552
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[5],7557
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[6],7553
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[7],7561
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[8],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[9],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_WEN,6101
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_13:C,8678
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_13:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_13:IPC,8678
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_10:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_10:IPC,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:IPB,
FABRIC_UART_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB5:An,
FABRIC_UART_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB5:YR,
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_2[5]:A,6477
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_2[5]:B,6382
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_2[5]:C,4777
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_2[5]:D,4794
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_2[5]:Y,4777
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[2]:ALn,6790
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[2]:CLK,7378
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[2]:D,6944
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[2]:EN,6229
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[2]:Q,7378
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[2]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[2]:CLK,7396
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[2]:D,7396
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[2]:EN,8478
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[2]:Q,7396
FABRIC_UART_sb_0/CCC_0/CCC_INST/IP_INTERFACE_12:IPA,
FABRIC_UART_sb_0/CCC_0/CCC_INST/IP_INTERFACE_12:IPC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNO[6]:A,7365
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNO[6]:B,7256
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNO[6]:C,5279
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNO[6]:D,5314
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNO[6]:Y,5279
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:IPC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI5MIOP9[9]:B,7288
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI5MIOP9[9]:C,4805
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI5MIOP9[9]:CC,3905
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI5MIOP9[9]:D,7104
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI5MIOP9[9]:P,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI5MIOP9[9]:S,3905
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI5MIOP9[9]:UB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/empty_4:A,3145
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/empty_4:B,3057
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/empty_4:C,3202
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/empty_4:D,2946
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/empty_4:Y,2946
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[3]:B,6709
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[3]:CC,6825
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[3]:P,6709
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[3]:S,6825
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[3]:UB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:IPC,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[1]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[1]:CLK,7538
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[1]:D,6398
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[1]:EN,6126
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[1]:Q,7538
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_34:IPENn,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk1.RXRDY:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk1.RXRDY:CLK,5294
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk1.RXRDY:D,7575
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk1.RXRDY:EN,6257
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk1.RXRDY:Q,5294
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_134_CC_1:CC[0],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_134_CC_1:CC[1],7075
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_134_CC_1:CC[2],6999
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_134_CC_1:CC[3],6675
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_134_CC_1:CC[4],6595
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_134_CC_1:CC[5],6535
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_134_CC_1:CI,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_134_CC_1:P[0],6535
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_134_CC_1:P[1],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_134_CC_1:P[2],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_134_CC_1:P[3],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_134_CC_1:P[4],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_134_CC_1:P[5],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_134_CC_1:UB[0],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_134_CC_1:UB[1],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_134_CC_1:UB[2],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_134_CC_1:UB[3],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_134_CC_1:UB[4],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_134_CC_1:UB[5],
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[0]:A,3651
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[0]:B,5684
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[0]:C,7392
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[0]:CC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[0]:D,7418
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[0]:P,
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[0]:UB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[0]:Y,3651
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[3]:B,6831
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[3]:CC,6667
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[3]:P,6831
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[3]:S,6667
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[3]:UB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[1]:B,6535
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[1]:CC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[1]:P,6535
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[1]:S,7396
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[1]:UB,
FABRIC_UART_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB3:An,
FABRIC_UART_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB3:YR,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/stop_strobe_RNO:A,6318
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/stop_strobe_RNO:B,7499
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/stop_strobe_RNO:Y,6318
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_0:CLK,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_0:IPCLKn,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[6]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[6]:CLK,7538
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[6]:D,5279
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[6]:EN,6125
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[6]:Q,7538
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg2[1]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg2[1]:CLK,5235
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg2[1]:D,6989
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg2[1]:EN,3387
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg2[1]:Q,5235
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[6]:ALn,6788
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[6]:CLK,4505
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[6]:D,8657
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[6]:EN,6186
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[6]:Q,4505
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg2[6]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg2[6]:CLK,6476
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg2[6]:D,7028
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg2[6]:EN,3387
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg2[6]:Q,6476
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/reg_write.tx_hold_reg4:A,4458
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/reg_write.tx_hold_reg4:B,3385
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/reg_write.tx_hold_reg4:C,5602
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/reg_write.tx_hold_reg4:D,5472
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/reg_write.tx_hold_reg4:Y,3385
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_166:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[2]:B,7378
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[2]:CC,6944
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[2]:P,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[2]:S,6944
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[2]:UB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_18:C,7553
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_18:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_18:IPC,7553
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[5]:B,7378
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[5]:CC,6527
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[5]:P,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[5]:S,6527
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[5]:UB,
FABRIC_UART_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK0,
FABRIC_UART_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK1,
FABRIC_UART_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK2,
FABRIC_UART_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK3,
FABRIC_UART_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0,
FABRIC_UART_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GPD0_ARST_N,
FABRIC_UART_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GPD1_ARST_N,
FABRIC_UART_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GPD2_ARST_N,
FABRIC_UART_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GPD3_ARST_N,
FABRIC_UART_sb_0/CCC_0/CCC_INST/INST_CCC_IP:LOCK,
FABRIC_UART_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX0_ARST_N,
FABRIC_UART_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX0_HOLD_N,
FABRIC_UART_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX0_SEL,
FABRIC_UART_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX1_ARST_N,
FABRIC_UART_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX1_HOLD_N,
FABRIC_UART_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX1_SEL,
FABRIC_UART_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX2_ARST_N,
FABRIC_UART_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX2_HOLD_N,
FABRIC_UART_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX2_SEL,
FABRIC_UART_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX3_ARST_N,
FABRIC_UART_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX3_HOLD_N,
FABRIC_UART_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX3_SEL,
FABRIC_UART_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[2],
FABRIC_UART_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[3],
FABRIC_UART_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[4],
FABRIC_UART_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[5],
FABRIC_UART_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[6],
FABRIC_UART_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[7],
FABRIC_UART_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PCLK,
FABRIC_UART_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PENABLE,
FABRIC_UART_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PLL_ARST_N,
FABRIC_UART_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PLL_BYPASS_N,
FABRIC_UART_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PLL_POWERDOWN_N,
FABRIC_UART_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PRESET_N,
FABRIC_UART_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PSEL,
FABRIC_UART_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[0],
FABRIC_UART_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[1],
FABRIC_UART_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[2],
FABRIC_UART_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[3],
FABRIC_UART_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[4],
FABRIC_UART_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[5],
FABRIC_UART_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[6],
FABRIC_UART_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[7],
FABRIC_UART_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWRITE,
FABRIC_UART_sb_0/CCC_0/CCC_INST/INST_CCC_IP:RCOSC_25_50MHZ,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[1]:ALn,6788
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[1]:CLK,8648
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[1]:D,7409
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[1]:EN,8538
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[1]:Q,8648
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_31:IPENn,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_37:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in[7]:A,7561
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in[7]:B,7640
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in[7]:Y,7561
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_RNO[0]:A,7592
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_RNO[0]:Y,7592
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_0:IPC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in[3]:A,7498
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in[3]:B,7590
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in[3]:Y,7498
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_0_wmux:A,3390
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_0_wmux:B,3290
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_0_wmux:C,3286
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_0_wmux:CC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_0_wmux:D,3182
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_0_wmux:P,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_0_wmux:UB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_0_wmux:Y,3182
FABRIC_UART_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[5]:A,3566
FABRIC_UART_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[5]:B,7572
FABRIC_UART_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[5]:Y,3566
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJ33QV7[7]:B,6658
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJ33QV7[7]:C,4176
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJ33QV7[7]:CC,3890
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJ33QV7[7]:D,6495
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJ33QV7[7]:P,4176
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJ33QV7[7]:S,3890
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJ33QV7[7]:UB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_10:IPENn,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_2_0:A,7429
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_2_0:B,6523
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_2_0:C,6459
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_2_0:CC,6642
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_2_0:P,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_2_0:S,6642
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_2_0:UB,6459
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_20:IPENn,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_30:IPENn,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[2]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[2]:CLK,4361
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[2]:D,8648
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[2]:EN,6184
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[2]:Q,4361
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_2:IPC,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:IPB,
FABRIC_UART_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[3]:A,3642
FABRIC_UART_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[3]:B,7632
FABRIC_UART_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[3]:Y,3642
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_0:A,3182
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_0:B,4350
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_0:C,4361
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_0:CC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_0:D,4266
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_0:P,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_0:UB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_0:Y,3182
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[5]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[5]:CLK,3282
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[5]:D,8648
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[5]:EN,6184
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[5]:Q,3282
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[4]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[4]:CLK,3887
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[4]:D,4805
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[4]:Q,3887
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:A,3642
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:IPA,3642
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:IPB,
FABRIC_UART_sb_0/CORERESETP_0/mss_ready_select6:A,7530
FABRIC_UART_sb_0/CORERESETP_0/mss_ready_select6:B,7448
FABRIC_UART_sb_0/CORERESETP_0/mss_ready_select6:Y,7448
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/fifo_write_tx:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/fifo_write_tx:CLK,6330
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/fifo_write_tx:D,3491
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/fifo_write_tx:Q,6330
FABRIC_UART_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB6:An,
FABRIC_UART_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB6:YR,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[5]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[5]:CLK,4006
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[5]:D,4071
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[5]:Q,4006
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_35:B,8730
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_35:C,8706
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_35:IPB,8730
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_35:IPC,8706
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s[6]:B,7378
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s[6]:CC,6535
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s[6]:P,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s[6]:S,6535
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s[6]:UB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_11:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[6]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[6]:CLK,7378
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[6]:D,6709
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[6]:EN,8478
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[6]:Q,7378
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_118:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_3_1[5]:A,4542
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_3_1[5]:B,4610
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_3_1[5]:Y,4542
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2]:A,7511
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2]:B,7405
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2]:C,6363
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2]:Y,6363
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_RNO[0]:A,6169
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_RNO[0]:B,4300
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_RNO[0]:C,7406
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_RNO[0]:D,7282
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_RNO[0]:Y,4300
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNO_0[3]:A,6399
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNO_0[3]:B,6193
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNO_0[3]:C,6441
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNO_0[3]:D,6288
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNO_0[3]:Y,6193
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[6]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[6]:CLK,6298
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[6]:D,8648
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[6]:EN,4185
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[6]:Q,6298
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[2]:ALn,6788
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[2]:CLK,7348
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[2]:D,6293
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[2]:Q,7348
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel[0]:ALn,6788
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel[0]:CLK,3390
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel[0]:D,7519
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel[0]:EN,7263
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel[0]:Q,3390
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_RNI05PR9[2]:A,5264
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_RNI05PR9[2]:B,5264
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_RNI05PR9[2]:C,5370
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_RNI05PR9[2]:Y,5264
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_142:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_pulse:A,5237
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_pulse:B,5303
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_pulse:Y,5237
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/txrdy_int:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/txrdy_int:CLK,5350
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/txrdy_int:D,6312
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/txrdy_int:Q,5350
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_11[2]:A,6398
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_11[2]:B,7538
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_11[2]:Y,6398
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:IPC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/overflow_reg:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/overflow_reg:CLK,5295
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/overflow_reg:D,6344
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/overflow_reg:EN,3440
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/overflow_reg:Q,5295
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int:CLK,5237
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int:D,6062
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int:Q,5237
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/full_4:A,4015
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/full_4:B,4108
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/full_4:C,4162
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/full_4:D,4254
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/full_4:Y,4015
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[1]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[1]:CLK,3182
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[1]:D,8648
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[1]:EN,6184
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[1]:Q,3182
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_33:IPENn,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_97:IPA,
FABRIC_UART_sb_0/CoreUARTapb_0_0/iPRDATA[3]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/iPRDATA[3]:CLK,7632
FABRIC_UART_sb_0/CoreUARTapb_0_0/iPRDATA[3]:D,3648
FABRIC_UART_sb_0/CoreUARTapb_0_0/iPRDATA[3]:EN,3386
FABRIC_UART_sb_0/CoreUARTapb_0_0/iPRDATA[3]:Q,7632
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0:A,6621
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0:B,6145
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0:C,6393
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0:CC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0:P,6178
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0:UB,6145
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0:Y,7206
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNILUB3F3[2]:B,6533
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNILUB3F3[2]:C,4021
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNILUB3F3[2]:CC,5341
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNILUB3F3[2]:D,6346
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNILUB3F3[2]:P,4021
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNILUB3F3[2]:S,4805
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNILUB3F3[2]:UB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[6]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[6]:CLK,8657
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[6]:D,6834
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[6]:EN,8536
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[6]:Q,8657
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:IPC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg1[6]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg1[6]:CLK,6385
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg1[6]:D,7024
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg1[6]:EN,3383
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg1[6]:Q,6385
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_12:C,7580
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_12:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_12:IPC,7580
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_48:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_136:B,6480
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_136:CC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_136:P,6480
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_136:UB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[6]:ALn,6790
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[6]:CLK,8656
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[6]:D,6836
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[6]:EN,8536
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[6]:Q,8656
FABRIC_UART_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:ALn,
FABRIC_UART_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:CLK,7628
FABRIC_UART_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:D,8649
FABRIC_UART_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:Q,7628
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/m26:A,6445
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/m26:B,4776
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/m26:C,6361
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/m26:Y,4776
FABRIC_UART_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:IPA,
FABRIC_UART_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:IPB,
FABRIC_UART_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:IPC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[1]:B,6627
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[1]:CC,7067
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[1]:P,6627
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[1]:S,7067
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[1]:UB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_35:B,8728
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_35:C,8704
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_35:IPB,8728
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_35:IPC,8704
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_109:IPA,
CFG0_GND_INST:Y,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_120:IPA,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_4:IPC,
FABRIC_UART_sb_0/CORERESETP_0/MSS_HPMS_READY_int_4:A,7542
FABRIC_UART_sb_0/CORERESETP_0/MSS_HPMS_READY_int_4:B,7628
FABRIC_UART_sb_0/CORERESETP_0/MSS_HPMS_READY_int_4:C,7480
FABRIC_UART_sb_0/CORERESETP_0/MSS_HPMS_READY_int_4:Y,7480
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_2[0]:A,5156
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_2[0]:B,3651
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_2[0]:C,5145
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_2[0]:D,5241
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_2[0]:Y,3651
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_RNISCEPP[1]:A,7397
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_RNISCEPP[1]:B,6233
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_RNISCEPP[1]:C,7292
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_RNISCEPP[1]:D,7391
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_RNISCEPP[1]:Y,6233
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[3]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[3]:CLK,5294
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[3]:D,8648
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[3]:EN,4186
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[3]:Q,5294
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples_RNIRK0G9[0]:A,5265
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples_RNIRK0G9[0]:B,5185
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples_RNIRK0G9[0]:C,5322
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples_RNIRK0G9[0]:Y,5185
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_12:CLK,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_12:IPCLKn,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_9:IPENn,
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg2[4]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg2[4]:CLK,7288
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg2[4]:D,6969
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg2[4]:EN,3385
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg2[4]:Q,7288
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_22:IPENn,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[3]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[3]:CLK,7378
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[3]:D,6999
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[3]:EN,8483
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[3]:Q,7378
FABRIC_UART_sb_0/CCC_0/CCC_INST/IP_INTERFACE_6:IPA,
FABRIC_UART_sb_0/CCC_0/CCC_INST/IP_INTERFACE_6:IPC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[1]:B,6627
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[1]:CC,7020
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[1]:P,6627
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[1]:S,7020
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[1]:UB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[3]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[3]:CLK,8656
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[3]:D,7393
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[3]:EN,8537
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[3]:Q,8656
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_72:IPA,
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg1[5]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg1[5]:CLK,6477
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg1[5]:D,7063
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg1[5]:EN,3386
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg1[5]:Q,6477
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[4]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[4]:CLK,3386
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[4]:D,8648
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[4]:EN,6184
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[4]:Q,3386
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_s_6:B,6221
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_s_6:C,7184
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_s_6:CC,6145
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_s_6:D,7085
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_s_6:P,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_s_6:S,6145
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_s_6:UB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_14:C,8703
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_14:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_14:IPC,8703
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/full_4_RNI4316A:A,7519
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/full_4_RNI4316A:B,6312
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/full_4_RNI4316A:C,7431
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/full_4_RNI4316A:D,7320
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/full_4_RNI4316A:Y,6312
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_19:C,8765
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_19:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_19:IPC,8765
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_26:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_62:IPA,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_13:C,7465
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_13:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_13:IPC,7465
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[0]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[0]:CLK,5241
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[0]:D,8656
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[0]:EN,4186
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[0]:Q,5241
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO[1]:A,5214
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO[1]:B,5292
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO[1]:C,7414
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO[1]:Y,5214
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_10:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_10:IPC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNIH4FBF[1]:A,4087
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNIH4FBF[1]:B,3960
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNIH4FBF[1]:C,4151
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNIH4FBF[1]:D,4187
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNIH4FBF[1]:Y,3960
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[3]:ALn,6790
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[3]:CLK,6831
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[3]:D,6620
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[3]:EN,6229
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[3]:Q,6831
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O_CC_0:CC[0],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O_CC_0:CC[10],3905
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O_CC_0:CC[11],3833
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O_CC_0:CC[1],5759
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O_CC_0:CC[2],5665
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O_CC_0:CC[3],5341
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O_CC_0:CC[4],5261
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O_CC_0:CC[5],5201
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O_CC_0:CC[6],4071
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O_CC_0:CC[7],3962
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O_CC_0:CC[8],3890
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O_CC_0:CC[9],4005
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O_CC_0:CO,3859
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O_CC_0:P[0],5114
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O_CC_0:P[10],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O_CC_0:P[11],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O_CC_0:P[1],3833
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O_CC_0:P[2],4021
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O_CC_0:P[3],4021
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O_CC_0:P[4],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O_CC_0:P[5],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O_CC_0:P[6],3998
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O_CC_0:P[7],4090
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O_CC_0:P[8],4176
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O_CC_0:P[9],4189
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O_CC_0:UB[0],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O_CC_0:UB[10],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O_CC_0:UB[11],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O_CC_0:UB[1],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O_CC_0:UB[2],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O_CC_0:UB[3],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O_CC_0:UB[4],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O_CC_0:UB[5],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O_CC_0:UB[6],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O_CC_0:UB[7],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O_CC_0:UB[8],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O_CC_0:UB[9],
FABRIC_UART_sb_0/CoreUARTapb_0_0/un1_NxtPrdata23_0:A,4653
FABRIC_UART_sb_0/CoreUARTapb_0_0/un1_NxtPrdata23_0:B,4591
FABRIC_UART_sb_0/CoreUARTapb_0_0/un1_NxtPrdata23_0:Y,4591
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_6:EN,6951
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_6:IPENn,6951
FABRIC_UART_sb_0/CCC_0/CCC_INST/IP_INTERFACE_4:IPB,
FABRIC_UART_sb_0/CCC_0/CCC_INST/IP_INTERFACE_4:IPC,
FABRIC_UART_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIK0B84/U0_RGB1_RGB4:An,
FABRIC_UART_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIK0B84/U0_RGB1_RGB4:YR,6951
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[2]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[2]:CLK,7538
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[2]:D,6398
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[2]:EN,6126
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[2]:Q,7538
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[0]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[0]:CLK,3286
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[0]:D,8648
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[0]:EN,6184
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[0]:Q,3286
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_RNII7AAJ:A,6243
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_RNII7AAJ:B,5264
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_RNII7AAJ:C,4854
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_RNII7AAJ:D,4778
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_RNII7AAJ:Y,4778
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_179:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/stop_strobe:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/stop_strobe:CLK,7394
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/stop_strobe:D,6318
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/stop_strobe:EN,8373
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/stop_strobe:Q,7394
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_180:IPA,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg[5]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg[5]:CLK,6253
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg[5]:D,8656
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg[5]:EN,7355
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg[5]:Q,6253
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[4]:B,7378
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[4]:CC,6587
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[4]:P,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[4]:S,6587
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[4]:UB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_33:IPENn,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns[5]:A,6239
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns[5]:B,4388
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns[5]:C,7375
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns[5]:D,7476
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns[5]:Y,4388
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_35:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[4]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[4]:CLK,7378
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[4]:D,6675
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[4]:EN,8483
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[4]:Q,7378
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_5:IPC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_31:IPC,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNIU9K95[3]:A,5360
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNIU9K95[3]:B,5206
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNIU9K95[3]:C,5291
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNIU9K95[3]:D,5429
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNIU9K95[3]:Y,5206
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_25:IPC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_1[0]:A,3703
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_1[0]:B,5350
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_1[0]:Y,3703
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:IPB,
FABRIC_UART_sb_0/CCC_0/GL0_INST/U0_RGB1:An,
FABRIC_UART_sb_0/CCC_0/GL0_INST/U0_RGB1:YR,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_155:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/fifo_write_RNO:A,4298
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/fifo_write_RNO:B,7404
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/fifo_write_RNO:C,7339
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/fifo_write_RNO:Y,4298
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg[7]:ALn,6790
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg[7]:CLK,6254
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg[7]:D,8656
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg[7]:EN,7354
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg[7]:Q,6254
FABRIC_UART_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIK0B84/U0_RGB1_RGB1:An,
FABRIC_UART_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIK0B84/U0_RGB1_RGB1:YR,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_state[1]:ALn,6790
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_state[1]:CLK,5137
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_state[1]:D,7512
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_state[1]:Q,5137
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_RNIRG3D5[0]:A,4300
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_RNIRG3D5[0]:B,4257
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_RNIRG3D5[0]:Y,4257
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNO[2]:A,7494
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNO[2]:B,7303
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNO[2]:C,5203
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNO[2]:D,7398
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNO[2]:Y,5203
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_state_ns_0_a2[0]:A,7507
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_state_ns_0_a2[0]:B,7406
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_state_ns_0_a2[0]:C,5265
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_state_ns_0_a2[0]:Y,5265
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_28:IPC,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[5]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[5]:CLK,6298
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[5]:D,8648
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[5]:EN,4185
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[5]:Q,6298
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count[2]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count[2]:CLK,5206
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count[2]:D,5203
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count[2]:EN,8373
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count[2]:Q,5206
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_168:IPA,
FABRIC_UART_sb_0/SYSRESET_POR/INST_SYSRESET_IP:DEVRST_N,
FABRIC_UART_sb_0/SYSRESET_POR/INST_SYSRESET_IP:POWER_ON_RESET_N,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_5:IPENn,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[6]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[6]:CLK,4098
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[6]:D,3962
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[6]:Q,4098
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_0:CLK,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_0:IPCLKn,
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_2[3]:A,5209
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_2[3]:B,3704
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_2[3]:C,5198
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_2[3]:D,5294
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_2[3]:Y,3704
FABRIC_UART_sb_0/CoreUARTapb_0_0/iPRDATA[2]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/iPRDATA[2]:CLK,7593
FABRIC_UART_sb_0/CoreUARTapb_0_0/iPRDATA[2]:D,4776
FABRIC_UART_sb_0/CoreUARTapb_0_0/iPRDATA[2]:EN,3387
FABRIC_UART_sb_0/CoreUARTapb_0_0/iPRDATA[2]:Q,7593
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[1]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[1]:CLK,7396
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[1]:D,7396
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[1]:EN,8478
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[1]:Q,7396
FABRIC_UART_sb_0/CORERESETP_0/mss_ready_select:ALn,8516
FABRIC_UART_sb_0/CORERESETP_0/mss_ready_select:CLK,7542
FABRIC_UART_sb_0/CORERESETP_0/mss_ready_select:EN,7448
FABRIC_UART_sb_0/CORERESETP_0/mss_ready_select:Q,7542
FABRIC_UART_sb_0/CCC_0/CCC_INST/IP_INTERFACE_16:IPB,
FABRIC_UART_sb_0/CCC_0/CCC_INST/IP_INTERFACE_16:IPC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_1_sqmuxa_i:A,7392
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_1_sqmuxa_i:B,7507
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_1_sqmuxa_i:C,7254
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_1_sqmuxa_i:Y,7254
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_8:IPENn,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg2[0]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg2[0]:CLK,4187
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg2[0]:D,6949
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg2[0]:EN,3385
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg2[0]:Q,4187
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[4]:B,7143
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[4]:CC,6699
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[4]:P,7143
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[4]:S,6699
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[4]:UB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:IPB,
FABRIC_UART_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB7:An,
FABRIC_UART_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB7:YR,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_4:IPENn,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in[0]:A,7580
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in[0]:B,7651
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in[0]:Y,7580
FABRIC_UART_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:ALn,
FABRIC_UART_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:CLK,8656
FABRIC_UART_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:Q,8656
FABRIC_UART_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[7]:A,3669
FABRIC_UART_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[7]:B,7659
FABRIC_UART_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[7]:Y,3669
FABRIC_UART_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIK0B84/U0_RGB1_RGB6:An,
FABRIC_UART_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIK0B84/U0_RGB1_RGB6:YR,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[2]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[2]:CLK,8656
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[2]:D,7410
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[2]:EN,8537
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[2]:Q,8656
FABRIC_UART_sb_0/CoreAPB3_0/iPSELS[0]:A,4332
FABRIC_UART_sb_0/CoreAPB3_0/iPSELS[0]:B,3383
FABRIC_UART_sb_0/CoreAPB3_0/iPSELS[0]:C,4488
FABRIC_UART_sb_0/CoreAPB3_0/iPSELS[0]:D,4556
FABRIC_UART_sb_0/CoreAPB3_0/iPSELS[0]:Y,3383
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_93:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_31:IPC,
TX_obuf/U0/U_IOOUTFF:A,
TX_obuf/U0/U_IOOUTFF:Y,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNO[1]:A,5203
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNO[1]:B,7494
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNO[1]:C,7398
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNO[1]:Y,5203
FABRIC_UART_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIK0B84/U0_RGB1:An,
FABRIC_UART_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIK0B84/U0_RGB1:YR,6789
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:IPC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/fifo_write:ALn,6790
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/fifo_write:CLK,5028
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/fifo_write:D,4298
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/fifo_write:Q,5028
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_30:IPENn,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[3]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[3]:CLK,7538
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[3]:D,6398
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[3]:EN,6126
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[3]:Q,7538
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNO[0]:A,5221
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNO[0]:B,7504
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNO[0]:Y,5221
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_RNO[1]:A,6183
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_RNO[1]:B,4330
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_RNO[1]:C,7455
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_RNO[1]:D,7287
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_RNO[1]:Y,4330
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_i_x2[3]:A,4463
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_i_x2[3]:B,4388
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_i_x2[3]:Y,4388
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_2:A,3649
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_2:IPA,3649
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1:A,4050
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1:B,3952
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1:C,4101
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1:D,3833
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1:Y,3833
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_5_0:A,7429
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_5_0:B,3359
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_5_0:C,4428
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_5_0:CC,2946
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_5_0:P,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_5_0:S,2946
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_5_0:UB,3359
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:IPB,
FABRIC_UART_sb_0/CCC_0/CCC_INST/IP_INTERFACE_7:IPA,
FABRIC_UART_sb_0/CCC_0/CCC_INST/IP_INTERFACE_7:IPC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_5:IPC,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[3]:B,6831
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[3]:CC,6620
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[3]:P,6831
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[3]:S,6620
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[3]:UB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns[2]:A,7519
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns[2]:B,7476
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns[2]:C,6293
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns[2]:Y,6293
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s[6]:B,7378
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s[6]:CC,6627
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s[6]:P,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s[6]:S,6627
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s[6]:UB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[1]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[1]:CLK,8656
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[1]:D,7411
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[1]:EN,8537
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[1]:Q,8656
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_4:IPC,
FABRIC_UART_sb_0/CCC_0/CCC_INST/IP_INTERFACE_10:IPA,
FABRIC_UART_sb_0/CCC_0/CCC_INST/IP_INTERFACE_10:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0_intr_or_0/U0:A,6015
FABRIC_UART_sb_0/CoreUARTapb_0_0_intr_or_0/U0:B,6161
FABRIC_UART_sb_0/CoreUARTapb_0_0_intr_or_0/U0:C,5929
FABRIC_UART_sb_0/CoreUARTapb_0_0_intr_or_0/U0:Y,5929
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_74:IPA,
FABRIC_UART_sb_0/CoreUARTapb_0_0/p_CtrlReg1Seq.controlReg15_2:A,4364
FABRIC_UART_sb_0/CoreUARTapb_0_0/p_CtrlReg1Seq.controlReg15_2:B,4474
FABRIC_UART_sb_0/CoreUARTapb_0_0/p_CtrlReg1Seq.controlReg15_2:C,4515
FABRIC_UART_sb_0/CoreUARTapb_0_0/p_CtrlReg1Seq.controlReg15_2:D,4472
FABRIC_UART_sb_0/CoreUARTapb_0_0/p_CtrlReg1Seq.controlReg15_2:Y,4364
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk1.RXRDY_RNO:A,7575
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk1.RXRDY_RNO:Y,7575
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_26:C,8725
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_26:IPC,8725
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_RNO:A,5066
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_RNO:B,5238
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_RNO:C,7277
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_RNO:D,5185
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_RNO:Y,5066
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[1]:A,6363
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[1]:B,7503
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[1]:Y,6363
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_83:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_1:IPA,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[0]:A,7401
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[0]:B,7511
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[0]:Y,7401
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/fifo_read_en0:ALn,6788
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/fifo_read_en0:CLK,6145
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/fifo_read_en0:D,5285
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/fifo_read_en0:EN,6233
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/fifo_read_en0:Q,6145
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_14:C,7489
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_14:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_14:IPC,7489
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[4]:A,4833
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[4]:B,4440
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[4]:C,3703
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[4]:CC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[4]:D,3651
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[4]:P,
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[4]:UB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[4]:Y,3651
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_19:C,7561
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_19:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_19:IPC,7561
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_187:IPA,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIRRAPS8[8]:B,6703
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIRRAPS8[8]:C,4189
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIRRAPS8[8]:CC,4005
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIRRAPS8[8]:D,6514
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIRRAPS8[8]:P,4189
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIRRAPS8[8]:S,4005
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIRRAPS8[8]:UB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[4]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[4]:CLK,7378
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[4]:D,6587
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[4]:EN,5065
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[4]:Q,7378
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_sm.rx_state18_NE_1:A,5235
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_sm.rx_state18_NE_1:B,5074
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_sm.rx_state18_NE_1:C,4185
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_sm.rx_state18_NE_1:D,5149
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_sm.rx_state18_NE_1:Y,4185
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt[0]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt[0]:CLK,4078
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt[0]:D,5349
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt[0]:Q,4078
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_58:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5[6]:A,6202
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5[6]:B,5596
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5[6]:C,4777
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5[6]:D,4647
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5[6]:Y,4647
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_134:B,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_134:CC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_134:P,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_134:UB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_20:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_20:IPC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[2]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[2]:CLK,4155
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[2]:D,4805
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[2]:Q,4155
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:IPC,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_1_0:A,6713
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_1_0:B,6280
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_1_0:C,6330
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_1_0:CC,6718
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_1_0:P,6472
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_1_0:S,6718
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_1_0:UB,6280
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/fifo_read_rx_0_sqmuxa_0_a2_i:A,7507
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/fifo_read_rx_0_sqmuxa_0_a2_i:B,7455
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/fifo_read_rx_0_sqmuxa_0_a2_i:C,5221
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/fifo_read_rx_0_sqmuxa_0_a2_i:Y,5221
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_4_0:A,7429
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_4_0:B,6543
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_4_0:C,6610
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_4_0:CC,6238
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_4_0:P,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_4_0:S,6238
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_4_0:UB,6543
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[0]:ALn,6788
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[0]:CLK,8648
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[0]:D,7416
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[0]:EN,8538
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[0]:Q,8648
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/clear_parity_reg:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/clear_parity_reg:CLK,6185
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/clear_parity_reg:D,8656
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/clear_parity_reg:Q,6185
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[8]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[8]:CLK,5457
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[8]:D,5279
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[8]:EN,6125
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[8]:Q,5457
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_s_6:B,3890
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_s_6:C,4920
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_s_6:CC,3009
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_s_6:D,7085
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_s_6:P,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_s_6:S,3009
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_s_6:UB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_RNIRDUF41:A,4778
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_RNIRDUF41:B,5596
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_RNIRDUF41:C,4776
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_RNIRDUF41:Y,4776
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_32:IPENn,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:IPB,
FABRIC_UART_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:ALn,
FABRIC_UART_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:CLK,7480
FABRIC_UART_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:D,8656
FABRIC_UART_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:Q,7480
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIR0LV85[4]:B,7286
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIR0LV85[4]:C,4805
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIR0LV85[4]:CC,5201
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIR0LV85[4]:D,7104
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIR0LV85[4]:P,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIR0LV85[4]:S,4805
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIR0LV85[4]:UB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_47:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg1[0]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg1[0]:CLK,6346
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg1[0]:D,6950
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg1[0]:EN,3386
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg1[0]:Q,6346
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_135_CC_0:CC[0],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_135_CC_0:CC[1],7067
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_135_CC_0:CC[2],6991
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_135_CC_0:CC[3],6667
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_135_CC_0:CC[4],6587
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_135_CC_0:CC[5],6527
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_135_CC_0:CC[6],6627
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_135_CC_0:P[0],6527
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_135_CC_0:P[1],6627
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_135_CC_0:P[2],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_135_CC_0:P[3],6831
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_135_CC_0:P[4],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_135_CC_0:P[5],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_135_CC_0:P[6],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_135_CC_0:UB[0],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_135_CC_0:UB[1],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_135_CC_0:UB[2],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_135_CC_0:UB[3],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_135_CC_0:UB[4],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_135_CC_0:UB[5],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_135_CC_0:UB[6],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_6:EN,6951
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_6:IPENn,6951
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_132:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/empty:A,6181
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/empty:B,5171
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/empty:C,6380
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/empty:D,6292
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/empty:Y,5171
FABRIC_UART_sb_0/CCC_0/CCC_INST/IP_INTERFACE_11:IPA,
FABRIC_UART_sb_0/CCC_0/CCC_INST/IP_INTERFACE_11:IPB,
TX_obuf/U0/U_IOENFF:A,
TX_obuf/U0/U_IOENFF:Y,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_RNO[7]:A,7568
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_RNO[7]:B,7538
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_RNO[7]:Y,7538
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[5]:ALn,6790
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[5]:CLK,7378
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[5]:D,6480
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[5]:EN,6229
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[5]:Q,7378
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_RNIKFO6K[0]:A,6223
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_RNIKFO6K[0]:B,6363
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_RNIKFO6K[0]:C,5203
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_RNIKFO6K[0]:D,5265
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_RNIKFO6K[0]:Y,5203
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[5]:B,7378
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[5]:CC,6627
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[5]:P,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[5]:S,6627
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[5]:UB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel[2]:ALn,6788
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel[2]:CLK,5395
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel[2]:D,6485
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel[2]:EN,7263
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel[2]:Q,5395
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_parity_calc_RNIQD0PD:A,5185
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_parity_calc_RNIQD0PD:B,6310
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_parity_calc_RNIQD0PD:Y,5185
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg1[7]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg1[7]:CLK,6377
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg1[7]:D,6573
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg1[7]:EN,3386
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg1[7]:Q,6377
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/un1_clear_overflow:A,4564
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/un1_clear_overflow:B,4882
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/un1_clear_overflow:C,4542
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/un1_clear_overflow:D,3440
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/un1_clear_overflow:Y,3440
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_3:IPC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_15:C,8712
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_15:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_15:IPC,8712
FABRIC_UART_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIK0B84/U0_RGB1_RGB5:An,
FABRIC_UART_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIK0B84/U0_RGB1_RGB5:YR,6790
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[6]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[6]:CLK,7378
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[6]:D,6535
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[6]:EN,8483
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[6]:Q,7378
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_70:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_49:IPA,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[3]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[3]:CLK,6831
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[3]:D,6667
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[3]:EN,5065
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[3]:Q,6831
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:IPB,
FABRIC_UART_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/U0:CLKOUT,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_29:IPENn,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_186:IPA,
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[3]:A,4832
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[3]:B,4439
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[3]:C,3648
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[3]:CC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[3]:D,3704
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[3]:P,
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[3]:UB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[3]:Y,3648
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[4]:ALn,6788
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[4]:CLK,6397
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[4]:D,5396
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[4]:Q,6397
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_5:IPENn,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_60:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_36:IPA,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_3_0:A,6917
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_3_0:B,3182
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_3_0:C,4251
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_3_0:CC,3121
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_3_0:P,3343
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_3_0:S,3121
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_3_0:UB,3182
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg1[2]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg1[2]:CLK,6361
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg1[2]:D,7094
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg1[2]:EN,3387
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg1[2]:Q,6361
RX_ibuf/U0/U_IOPAD:PAD,
RX_ibuf/U0/U_IOPAD:Y,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[2]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[2]:CLK,5370
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[2]:D,8656
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[2]:EN,7355
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[2]:Q,5370
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_cntr[1]:ALn,6788
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_cntr[1]:CLK,7405
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_cntr[1]:D,6363
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_cntr[1]:Q,7405
FABRIC_UART_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIK0B84/U0_RGB1_RGB2:An,
FABRIC_UART_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIK0B84/U0_RGB1_RGB2:YR,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_8:IPENn,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg5_0:A,6059
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg5_0:B,6116
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg5_0:Y,6059
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_1_sqmuxa_i_RNO:A,6289
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_1_sqmuxa_i_RNO:B,6185
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_1_sqmuxa_i_RNO:C,4078
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_1_sqmuxa_i_RNO:D,3960
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_1_sqmuxa_i_RNO:Y,3960
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_0_wmux_CC_0:CC[0],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_0_wmux_CC_0:CC[1],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_0_wmux_CC_0:CC[2],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_0_wmux_CC_0:CC[3],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_0_wmux_CC_0:CC[4],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_0_wmux_CC_0:P[0],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_0_wmux_CC_0:P[1],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_0_wmux_CC_0:P[2],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_0_wmux_CC_0:P[3],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_0_wmux_CC_0:P[4],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_0_wmux_CC_0:UB[0],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_0_wmux_CC_0:UB[1],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_0_wmux_CC_0:UB[2],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_0_wmux_CC_0:UB[3],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_0_wmux_CC_0:UB[4],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:IPC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_parity_calc:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_parity_calc:CLK,6310
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_parity_calc:D,5215
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_parity_calc:EN,8373
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_parity_calc:Q,6310
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_119:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[6]:ALn,6790
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[6]:CLK,3145
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[6]:D,3009
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[6]:Q,3145
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/reg_write.tx_hold_reg4_i_0:A,4599
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/reg_write.tx_hold_reg4_i_0:B,3491
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/reg_write.tx_hold_reg4_i_0:C,5751
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/reg_write.tx_hold_reg4_i_0:D,5660
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/reg_write.tx_hold_reg4_i_0:Y,3491
FABRIC_UART_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:IPA,
FABRIC_UART_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:IPB,
FABRIC_UART_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:IPC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNO_0[7]:A,6219
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNO_0[7]:B,6341
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNO_0[7]:C,4257
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNO_0[7]:D,4308
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNO_0[7]:Y,4257
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_1[1]:A,3649
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_1[1]:B,5294
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_1[1]:Y,3649
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_170:IPA,
FABRIC_UART_sb_0/CoreUARTapb_0_0/iPRDATA[7]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/iPRDATA[7]:CLK,7659
FABRIC_UART_sb_0/CoreUARTapb_0_0/iPRDATA[7]:D,4677
FABRIC_UART_sb_0/CoreUARTapb_0_0/iPRDATA[7]:EN,3387
FABRIC_UART_sb_0/CoreUARTapb_0_0/iPRDATA[7]:Q,7659
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_4:IPENn,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/reg_write.tx_hold_reg4_2:A,4576
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/reg_write.tx_hold_reg4_2:B,4560
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/reg_write.tx_hold_reg4_2:C,4458
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/reg_write.tx_hold_reg4_2:Y,4458
FABRIC_UART_sb_0/CoreUARTapb_0_0/un1_NxtPrdata23_0_RNIHV5IH:A,4591
FABRIC_UART_sb_0/CoreUARTapb_0_0/un1_NxtPrdata23_0_RNIHV5IH:B,3386
FABRIC_UART_sb_0/CoreUARTapb_0_0/un1_NxtPrdata23_0_RNIHV5IH:C,5473
FABRIC_UART_sb_0/CoreUARTapb_0_0/un1_NxtPrdata23_0_RNIHV5IH:D,5486
FABRIC_UART_sb_0/CoreUARTapb_0_0/un1_NxtPrdata23_0_RNIHV5IH:Y,3386
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[1]:B,7396
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[1]:CC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[1]:P,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[1]:S,7396
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[1]:UB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s[6]:B,7378
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s[6]:CC,6627
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s[6]:P,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s[6]:S,6627
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s[6]:UB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_27:C,8458
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_27:IPC,8458
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[2]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[2]:CLK,5264
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[2]:D,8648
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[2]:EN,4186
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[2]:Q,5264
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_135:B,6527
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_135:CC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_135:P,6527
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_135:UB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIOG31SA[10]:B,7287
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIOG31SA[10]:C,4805
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIOG31SA[10]:CC,3833
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIOG31SA[10]:D,7104
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIOG31SA[10]:P,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIOG31SA[10]:S,3833
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIOG31SA[10]:UB,
FABRIC_UART_sb_0/CCC_0/GL0_INST/U0:An,
FABRIC_UART_sb_0/CCC_0/GL0_INST/U0:YNn,
FABRIC_UART_sb_0/CCC_0/GL0_INST/U0:YSn,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[0]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[0]:CLK,6627
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[0]:D,7592
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[0]:EN,8476
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[0]:Q,6627
FABRIC_UART_sb_0/CoreUARTapb_0_0/iPRDATA[1]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/iPRDATA[1]:CLK,7526
FABRIC_UART_sb_0/CoreUARTapb_0_0/iPRDATA[1]:D,3649
FABRIC_UART_sb_0/CoreUARTapb_0_0/iPRDATA[1]:EN,3387
FABRIC_UART_sb_0/CoreUARTapb_0_0/iPRDATA[1]:Q,7526
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_7:IPENn,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_3:IPC,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[0]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[0]:CLK,8656
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[0]:D,7418
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[0]:EN,8537
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[0]:Q,8656
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns[4]:A,6239
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns[4]:B,5396
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns[4]:C,7369
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns[4]:D,6182
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns[4]:Y,5396
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/fifo_read_en0_1_i_a3_i:A,5285
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/fifo_read_en0_1_i_a3_i:B,7516
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/fifo_read_en0_1_i_a3_i:Y,5285
FABRIC_UART_sb_0/CoreUARTapb_0_0/p_CtrlReg1Seq.controlReg15:A,3383
FABRIC_UART_sb_0/CoreUARTapb_0_0/p_CtrlReg1Seq.controlReg15:B,5692
FABRIC_UART_sb_0/CoreUARTapb_0_0/p_CtrlReg1Seq.controlReg15:C,4364
FABRIC_UART_sb_0/CoreUARTapb_0_0/p_CtrlReg1Seq.controlReg15:Y,3383
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_121:IPA,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[1]:ALn,6790
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[1]:CLK,3151
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[1]:D,3587
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[1]:Q,3151
FABRIC_UART_sb_0/CORERESETP_0/mss_ready_state:ALn,8516
FABRIC_UART_sb_0/CORERESETP_0/mss_ready_state:CLK,7448
FABRIC_UART_sb_0/CORERESETP_0/mss_ready_state:EN,8556
FABRIC_UART_sb_0/CORERESETP_0/mss_ready_state:Q,7448
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7:A,4006
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7:B,3887
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7:C,4104
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7:D,4155
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7:Y,3887
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:IPC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNIU9K95_0[3]:A,5484
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNIU9K95_0[3]:B,5338
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNIU9K95_0[3]:C,5428
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNIU9K95_0[3]:D,5203
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNIU9K95_0[3]:Y,5203
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_2[7]:A,6377
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_2[7]:B,6282
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_2[7]:C,4677
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_2[7]:D,4694
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_2[7]:Y,4677
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[6]:ALn,6788
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[6]:CLK,7292
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[6]:D,5257
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[6]:Q,7292
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[7]:ALn,6790
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[7]:CLK,8656
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[7]:D,6803
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[7]:EN,8536
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[7]:Q,8656
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNILT2M61[2]:A,5178
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNILT2M61[2]:B,5312
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNILT2M61[2]:C,4078
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNILT2M61[2]:D,4159
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNILT2M61[2]:Y,4078
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_1:IPCLKn,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_96:IPA,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_clock:ALn,6788
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_clock:CLK,5303
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_clock:D,7405
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_clock:EN,8371
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_clock:Q,5303
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_143:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[1]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[1]:CLK,6627
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[1]:D,7067
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[1]:EN,5065
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[1]:Q,6627
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[3]:ALn,6790
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[3]:CLK,8712
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[3]:D,7000
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[3]:EN,3385
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[3]:Q,8712
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[6]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[6]:CLK,6380
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[6]:D,6145
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[6]:Q,6380
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0:A,6363
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0:B,6427
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0:Y,6363
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_22:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state[1]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state[1]:CLK,4300
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state[1]:D,4330
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state[1]:EN,8373
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state[1]:Q,4300
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[11]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[11]:CLK,5004
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[11]:D,3952
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[11]:Q,5004
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_144:A,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_144:IPA,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_24:C,8458
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_24:IPC,8458
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[2]:ALn,6790
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[2]:CLK,3094
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[2]:D,3511
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[2]:Q,3094
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[7]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[7]:CLK,8656
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[7]:D,6801
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[7]:EN,8536
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[7]:Q,8656
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in[6]:A,7553
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in[6]:B,7635
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in[6]:Y,7553
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_11[1]:A,6398
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_11[1]:B,7538
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_11[1]:Y,6398
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO[2]:A,5206
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO[2]:B,5292
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO[2]:C,7414
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO[2]:Y,5206
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_29:C,8707
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_29:IPC,8707
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO[3]:A,5206
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO[3]:B,5292
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO[3]:C,7303
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO[3]:D,7414
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO[3]:Y,5206
TX_obuf/U0/U_IOPAD:D,
TX_obuf/U0/U_IOPAD:E,
TX_obuf/U0/U_IOPAD:PAD,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_181:IPA,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_16:C,8756
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_16:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_16:IPC,8756
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0_CC_0:CC[0],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0_CC_0:CC[1],3587
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0_CC_0:CC[2],3511
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0_CC_0:CC[3],3121
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0_CC_0:CC[4],3019
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0_CC_0:CC[5],2946
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0_CC_0:CC[6],3009
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0_CC_0:P[0],3047
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0_CC_0:P[1],3139
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0_CC_0:P[2],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0_CC_0:P[3],3343
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0_CC_0:P[4],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0_CC_0:P[5],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0_CC_0:P[6],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0_CC_0:UB[0],3009
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0_CC_0:UB[1],2946
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0_CC_0:UB[2],3126
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0_CC_0:UB[3],3182
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0_CC_0:UB[4],3226
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0_CC_0:UB[5],3359
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0_CC_0:UB[6],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_parity_calc_RNO:A,5275
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_parity_calc_RNO:B,5215
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_parity_calc_RNO:C,7391
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_parity_calc_RNO:D,7398
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_parity_calc_RNO:Y,5215
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_146:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_1[3]:A,3648
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_1[3]:B,5295
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_1[3]:Y,3648
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[5]:ALn,6790
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[5]:CLK,3057
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[5]:D,2946
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[5]:Q,3057
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_11:B,8713
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_11:C,8830
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_11:IPB,8713
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_11:IPC,8830
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/fifo_read_en0_RNIEI271:A,6221
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/fifo_read_en0_RNIEI271:Y,6221
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_RNO[0]:A,7592
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_RNO[0]:Y,7592
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_2:IPC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples_RNIM54TE[0]:A,5214
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples_RNIM54TE[0]:B,5274
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples_RNIM54TE[0]:Y,5214
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[3]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[3]:CLK,6709
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[3]:D,6825
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[3]:EN,8478
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[3]:Q,6709
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_1:A,3490
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_1:B,3390
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_1:C,3386
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_1:CC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_1:D,3282
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_1:P,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_1:UB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_1:Y,3282
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_11[5]:A,6397
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_11[5]:B,7538
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_11[5]:Y,6397
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:A,3549
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:IPA,3549
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_RNO:A,7557
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_RNO:Y,7557
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI9BUR27[6]:B,6575
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI9BUR27[6]:C,4090
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI9BUR27[6]:CC,3962
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI9BUR27[6]:D,6409
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI9BUR27[6]:P,4090
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI9BUR27[6]:S,3962
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI9BUR27[6]:UB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[0]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[0]:CLK,3833
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[0]:D,4823
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[0]:Q,3833
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_6:IPC,
FABRIC_UART_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[1]:A,3549
FABRIC_UART_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[1]:B,7526
FABRIC_UART_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[1]:Y,3549
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[1]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[1]:CLK,5171
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[1]:D,6718
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[1]:Q,5171
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[2]:ALn,6790
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[2]:CLK,8703
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[2]:D,7092
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[2]:EN,3385
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[2]:Q,8703
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/full_3:A,4016
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/full_3:B,4162
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/full_3:C,4070
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/full_3:Y,4016
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_107:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/clear_overflow_1:A,4631
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/clear_overflow_1:B,4614
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/clear_overflow_1:C,4564
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/clear_overflow_1:Y,4564
FABRIC_UART_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:IPA,
FABRIC_UART_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_50:IPA,
FABRIC_UART_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB4:An,
FABRIC_UART_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB4:YR,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_12:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[6]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[6]:CLK,7378
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[6]:D,6627
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[6]:EN,5065
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[6]:Q,7378
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[4]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[4]:CLK,5241
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[4]:D,8648
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[4]:EN,4186
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[4]:Q,5241
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[4]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[4]:CLK,5146
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[4]:D,8655
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[4]:EN,7354
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[4]:Q,5146
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg1[1]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg1[1]:CLK,6503
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg1[1]:D,6988
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg1[1]:EN,3386
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg1[1]:Q,6503
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/fifo_read_en0_1_i_a3:A,5257
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/fifo_read_en0_1_i_a3:B,7503
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/fifo_read_en0_1_i_a3:Y,5257
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples[0]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples[0]:CLK,5185
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples[0]:D,8648
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples[0]:EN,8373
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples[0]:Q,5185
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_sm.rx_state18_NE_i:A,6256
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_sm.rx_state18_NE_i:B,6122
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_sm.rx_state18_NE_i:C,4185
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_sm.rx_state18_NE_i:D,6204
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_sm.rx_state18_NE_i:Y,4185
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_7:IPC,
FABRIC_UART_sb_0/CoreUARTapb_0_0_intr_or_2/U0:A,5977
FABRIC_UART_sb_0/CoreUARTapb_0_0_intr_or_2/U0:B,5929
FABRIC_UART_sb_0/CoreUARTapb_0_0_intr_or_2/U0:Y,5929
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/empty_0:A,3151
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/empty_0:B,3094
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/empty_0:Y,3094
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_169:IPA,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx:ALn,6788
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx:CLK,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx:D,3182
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx:EN,6233
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx:Q,
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_2[1]:A,5210
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_2[1]:B,3705
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_2[1]:C,5199
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_2[1]:D,5295
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_2[1]:Y,3705
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_int_RNO:A,6453
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_int_RNO:B,6311
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_int_RNO:C,7455
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_int_RNO:D,7367
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_int_RNO:Y,6311
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/read_n_hold:ALn,6790
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/read_n_hold:CLK,8536
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/read_n_hold:D,5221
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/read_n_hold:Q,8536
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_8:IPC,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_15:C,7498
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_15:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_15:IPC,7498
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg1[4]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg1[4]:CLK,7286
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg1[4]:D,6971
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg1[4]:EN,3387
FABRIC_UART_sb_0/CoreUARTapb_0_0/controlReg1[4]:Q,7286
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[1]:ALn,6788
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[1]:CLK,7391
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[1]:D,8641
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[1]:Q,7391
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[2]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[2]:CLK,5282
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[2]:D,6642
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[2]:Q,5282
FABRIC_UART_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[6]:A,3666
FABRIC_UART_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[6]:B,7658
FABRIC_UART_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[6]:Y,3666
RX_ibuf/U0/U_IOINFF:A,
RX_ibuf/U0/U_IOINFF:Y,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIN437L1[0]:B,6346
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIN437L1[0]:C,3833
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIN437L1[0]:CC,5759
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIN437L1[0]:D,6158
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIN437L1[0]:P,3833
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIN437L1[0]:S,4823
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIN437L1[0]:UB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_25:IPCLKn,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count[1]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count[1]:CLK,5291
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count[1]:D,5203
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count[1]:EN,8373
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count[1]:Q,5291
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_130:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:IPC,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[5]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[5]:CLK,5427
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[5]:D,6178
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[5]:Q,5427
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O:A,3979
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O:B,5004
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O:C,3833
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O:CC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O:D,3887
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O:P,5114
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O:UB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O:Y,3833
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[3]_CC_0:CC[10],
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[3]_CC_0:CC[9],
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[3]_CC_0:P[10],
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[3]_CC_0:P[9],
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[3]_CC_0:UB[10],
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[3]_CC_0:UB[9],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_par_calc.tx_parity_5:A,4172
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_par_calc.tx_parity_5:B,7421
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_par_calc.tx_parity_5:C,7516
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_par_calc.tx_parity_5:Y,4172
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_73:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:IPC,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[2]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[2]:CLK,7378
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[2]:D,6991
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[2]:EN,5065
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[2]:Q,7378
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_8:IPC,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_188:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:A,3669
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:IPA,3669
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[5]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[5]:CLK,7378
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[5]:D,6527
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[5]:EN,5065
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[5]:Q,7378
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNILT2M61_0[2]:A,5078
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNILT2M61_0[2]:B,5197
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNILT2M61_0[2]:C,4078
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNILT2M61_0[2]:D,3960
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNILT2M61_0[2]:Y,3960
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[1]:A,3649
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[1]:B,5684
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[1]:C,7392
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[1]:CC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[1]:D,7416
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[1]:P,
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[1]:UB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[1]:Y,3649
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_RNI90SEC[2]:A,6184
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_RNI90SEC[2]:B,7348
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_RNI90SEC[2]:Y,6184
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_11[3]:A,6398
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_11[3]:B,7538
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_11[3]:Y,6398
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_11:IPENn,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_133:B,6627
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_133:CC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_133:P,6627
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_133:UB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[5]:ALn,6788
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[5]:CLK,8648
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[5]:D,6842
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[5]:EN,8538
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[5]:Q,8648
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_2_0:A,7429
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_2_0:B,3126
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_2_0:C,4195
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_2_0:CC,3511
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_2_0:P,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_2_0:S,3511
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_2_0:UB,3126
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_21:EN,8367
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_21:IPENn,8367
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/clear_framing_error_reg0:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/clear_framing_error_reg0:CLK,8656
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/clear_framing_error_reg0:D,8656
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/clear_framing_error_reg0:Q,8656
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[3]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[3]:CLK,4104
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[3]:D,4805
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[3]:Q,4104
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_106:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[0]:ALn,6790
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[0]:CLK,8777
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[0]:D,6949
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[0]:EN,3385
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[0]:Q,8777
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[5]:B,7378
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[5]:CC,6480
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[5]:P,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[5]:S,6480
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[5]:UB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_29:IPENn,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_59:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[0]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[0]:CLK,8656
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[0]:D,6398
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[0]:EN,6126
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[0]:Q,8656
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[0]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[0]:CLK,5145
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[0]:D,8656
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[0]:EN,7355
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[0]:Q,5145
FABRIC_UART_sb_0/CoreAPB3_0/iPSELS_1[0]:A,3383
FABRIC_UART_sb_0/CoreAPB3_0/iPSELS_1[0]:B,3490
FABRIC_UART_sb_0/CoreAPB3_0/iPSELS_1[0]:Y,3383
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel[1]:ALn,6788
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel[1]:CLK,3290
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel[1]:D,7400
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel[1]:EN,7263
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel[1]:Q,3290
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt[1]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt[1]:CLK,3960
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt[1]:D,5214
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt[1]:Q,3960
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_clock8:A,7511
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_clock8:B,7405
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_clock8:C,7476
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_clock8:D,7625
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_clock8:Y,7405
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_cntr[3]:ALn,6788
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_cntr[3]:CLK,7327
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_cntr[3]:D,6363
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_cntr[3]:Q,7327
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples[2]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples[2]:CLK,5322
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples[2]:D,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples[2]:EN,8373
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples[2]:Q,5322
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIDDK9UB[11]:B,7029
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIDDK9UB[11]:C,4519
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIDDK9UB[11]:CC,3952
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIDDK9UB[11]:D,6844
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIDDK9UB[11]:P,4519
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIDDK9UB[11]:S,3952
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIDDK9UB[11]:UB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/p_CtrlReg2Seq.controlReg25:A,3385
FABRIC_UART_sb_0/CoreUARTapb_0_0/p_CtrlReg2Seq.controlReg25:B,5694
FABRIC_UART_sb_0/CoreUARTapb_0_0/p_CtrlReg2Seq.controlReg25:C,4371
FABRIC_UART_sb_0/CoreUARTapb_0_0/p_CtrlReg2Seq.controlReg25:Y,3385
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[4]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[4]:CLK,7143
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[4]:D,6699
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[4]:EN,8478
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[4]:Q,7143
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_32:C,8685
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_32:IPC,8685
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[8]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[8]:CLK,4196
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[8]:D,4005
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[8]:Q,4196
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:IPC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_6:IPC,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_a3[5]:A,6342
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_a3[5]:B,6342
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_a3[5]:C,5237
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_a3[5]:D,4388
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_a3[5]:Y,4388
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[7]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[7]:CLK,4366
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[7]:D,8656
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[7]:EN,6184
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[7]:Q,4366
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[6]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[6]:CLK,8759
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[6]:D,7027
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[6]:EN,3386
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[6]:Q,8759
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count[3]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count[3]:CLK,5360
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count[3]:D,5203
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count[3]:EN,8373
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count[3]:Q,5360
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_24:IPA,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_17:C,8759
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_17:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_17:IPC,8759
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:IPC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_7:IPENn,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_1_sqmuxa_i:A,7200
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_1_sqmuxa_i:B,7226
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_1_sqmuxa_i:C,3960
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_1_sqmuxa_i:D,6096
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_1_sqmuxa_i:Y,3960
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[0]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[0]:CLK,7592
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[0]:D,7592
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[0]:EN,8483
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[0]:Q,7592
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[0]_CC_0:CC[10],
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[0]_CC_0:CC[9],
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[0]_CC_0:P[10],
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[0]_CC_0:P[9],
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[0]_CC_0:UB[10],
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[0]_CC_0:UB[9],
FABRIC_UART_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:IPA,
FABRIC_UART_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:IPB,
FABRIC_UART_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:IPC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0_CC_0:CC[0],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0_CC_0:CC[1],6718
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0_CC_0:CC[2],6642
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0_CC_0:CC[3],6318
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0_CC_0:CC[4],6238
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0_CC_0:CC[5],6178
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0_CC_0:CC[6],6145
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0_CC_0:P[0],6178
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0_CC_0:P[1],6472
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0_CC_0:P[2],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0_CC_0:P[3],6676
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0_CC_0:P[4],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0_CC_0:P[5],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0_CC_0:P[6],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0_CC_0:UB[0],6145
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0_CC_0:UB[1],6280
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0_CC_0:UB[2],6459
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0_CC_0:UB[3],6495
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0_CC_0:UB[4],6543
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0_CC_0:UB[5],6653
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0_CC_0:UB[6],
FABRIC_UART_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:ALn,
FABRIC_UART_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:CLK,8512
FABRIC_UART_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:D,8649
FABRIC_UART_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:Q,8512
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_parity_calc_RNO_0:A,5215
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_parity_calc_RNO_0:B,6395
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_parity_calc_RNO_0:Y,5215
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:A,3666
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:IPA,3666
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_28:IPC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[4]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[4]:CLK,7538
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[4]:D,6398
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[4]:EN,6126
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[4]:Q,7538
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_int:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_int:CLK,7392
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_int:D,6311
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_int:EN,8373
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_int:Q,7392
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[4]_CC_0:CC[5],
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[4]_CC_0:CC[6],
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[4]_CC_0:P[5],
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[4]_CC_0:P[6],
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[4]_CC_0:UB[5],
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[4]_CC_0:UB[6],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[2]:B,7378
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[2]:CC,7075
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[2]:P,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[2]:S,7075
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[2]:UB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in[1]:A,7465
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in[1]:B,7560
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in[1]:Y,7465
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[3]:ALn,6790
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[3]:CLK,2946
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[3]:D,3121
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[3]:Q,2946
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_0:IPA,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_cntr[0]:ALn,6788
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_cntr[0]:CLK,6427
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_cntr[0]:D,7401
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_cntr[0]:Q,6427
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_33:B,8461
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_33:C,8538
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_33:IPB,8461
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_33:IPC,8538
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_4_u:A,7516
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_4_u:B,7405
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_4_u:C,7275
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_4_u:D,3182
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_4_u:Y,3182
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI1LPT56[5]:B,6511
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI1LPT56[5]:C,3998
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI1LPT56[5]:CC,4071
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI1LPT56[5]:D,6323
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI1LPT56[5]:P,3998
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI1LPT56[5]:S,4071
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI1LPT56[5]:UB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_30:C,8487
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_30:IPC,8487
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_110:IPA,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[0]:ALn,6790
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[0]:CLK,4019
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[0]:D,4037
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[0]:Q,4019
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_16:C,7552
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_16:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_16:IPC,7552
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNIT59M7[8]:A,4308
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNIT59M7[8]:B,5457
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNIT59M7[8]:Y,4308
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/DATA_OUT[6]:A,6298
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/DATA_OUT[6]:B,6202
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/DATA_OUT[6]:C,6254
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/DATA_OUT[6]:Y,6202
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_1:IPCLKn,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_11:B,8715
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_11:C,8836
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_11:IPB,8715
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_11:IPC,8836
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_71:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_12:CLK,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_12:IPCLKn,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_22:IPENn,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_32:C,8683
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_32:IPC,8683
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_24:IPCLKn,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_14:IPA,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_RNO[0]:A,7592
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_RNO[0]:Y,7592
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt[3]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt[3]:CLK,4087
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt[3]:D,5206
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt[3]:Q,4087
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[3]:A,3648
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[3]:B,5683
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[3]:C,7486
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[3]:CC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[3]:D,7392
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[3]:P,
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[3]:UB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[3]:Y,3648
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_61:IPA,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[4]:B,7378
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[4]:CC,6675
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[4]:P,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[4]:S,6675
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[4]:UB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel[3]:ALn,6788
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel[3]:CLK,5389
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel[3]:D,6485
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel[3]:EN,7263
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel[3]:Q,5389
FABRIC_UART_sb_0/CoreUARTapb_0_0/iPRDATA[5]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/iPRDATA[5]:CLK,7572
FABRIC_UART_sb_0/CoreUARTapb_0_0/iPRDATA[5]:D,4647
FABRIC_UART_sb_0/CoreUARTapb_0_0/iPRDATA[5]:EN,3387
FABRIC_UART_sb_0/CoreUARTapb_0_0/iPRDATA[5]:Q,7572
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNO[7]:A,7256
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNO[7]:B,7365
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNO[7]:C,4257
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNO[7]:D,5214
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNO[7]:Y,4257
FABRIC_UART_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIK0B84/U0_RGB1_RGB3:An,
FABRIC_UART_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIK0B84/U0_RGB1_RGB3:YR,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNINEG1C4[3]:B,7287
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNINEG1C4[3]:C,4805
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNINEG1C4[3]:CC,5261
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNINEG1C4[3]:D,7104
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNINEG1C4[3]:P,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNINEG1C4[3]:S,4805
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNINEG1C4[3]:UB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O_CC_1:CC[0],3952
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O_CC_1:CC[1],3859
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O_CC_1:CI,3859
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O_CC_1:P[0],4519
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O_CC_1:P[1],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O_CC_1:UB[0],
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIRQU8O_CC_1:UB[1],
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:IPC,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:IPB,
FABRIC_UART_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIK0B84/U0:An,
FABRIC_UART_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIK0B84/U0:YSn,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[4]:B,7378
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[4]:CC,6540
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[4]:P,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[4]:S,6540
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[4]:UB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_RNO[0]:A,7592
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_RNO[0]:Y,7592
FABRIC_UART_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:ALn,
FABRIC_UART_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:CLK,8649
FABRIC_UART_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:Q,8649
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/next_rx_state5:A,3094
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/next_rx_state5:B,2946
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/next_rx_state5:C,4111
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/next_rx_state5:D,4019
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/next_rx_state5:Y,2946
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in[4]:A,7552
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in[4]:B,7630
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in[4]:Y,7552
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_1:IPC,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_5_0:A,7429
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_5_0:B,6653
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_5_0:C,6743
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_5_0:CC,6178
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_5_0:P,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_5_0:S,6178
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_5_0:UB,6653
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_2[6]:A,6385
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_2[6]:B,6476
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_2[6]:C,4777
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_2[6]:D,4794
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_2[6]:Y,4777
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:IPB,
FABRIC_UART_sb_0/CCC_0/CCC_INST/IP_INTERFACE_17:IPB,
FABRIC_UART_sb_0/CCC_0/CCC_INST/IP_INTERFACE_17:IPC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg5_0_i:A,7354
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg5_0_i:B,7446
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg5_0_i:Y,7354
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_157:IPA,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt[2]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt[2]:CLK,4185
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt[2]:D,5206
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt[2]:Q,4185
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[4]:ALn,6788
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[4]:CLK,8648
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[4]:D,7400
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[4]:EN,8538
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[4]:Q,8648
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[2]:ALn,6788
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[2]:CLK,8648
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[2]:D,7408
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[2]:EN,8538
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[2]:Q,8648
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_25:IPCLKn,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[1]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[1]:CLK,6535
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[1]:D,7396
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[1]:EN,8483
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[1]:Q,6535
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_33:B,8455
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_33:C,8532
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_33:IPB,8455
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_33:IPC,8532
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_30:C,8481
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_30:IPC,8481
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[3]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[3]:CLK,5370
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[3]:D,6318
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[3]:Q,5370
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0:A,6621
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0:B,3009
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0:C,4051
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0:CC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0:P,3047
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0:UB,3009
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0:Y,4037
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s[6]:B,7378
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s[6]:CC,6709
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s[6]:P,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s[6]:S,6709
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s[6]:UB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_25:IPC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/fifo_read_rx_0_sqmuxa_0_a2:A,5137
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/fifo_read_rx_0_sqmuxa_0_a2:B,5233
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/fifo_read_rx_0_sqmuxa_0_a2:C,2946
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/fifo_read_rx_0_sqmuxa_0_a2:Y,2946
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[12]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[12]:CLK,3979
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[12]:D,3859
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[12]:Q,3979
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[0]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[0]:CLK,6527
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[0]:D,7592
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[0]:EN,5065
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[0]:Q,6527
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[0]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[0]:CLK,6181
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[0]:D,7206
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[0]:Q,6181
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in[2]:A,7489
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in[2]:B,7584
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in[2]:Y,7489
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_RNO[3]:A,6239
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_RNO[3]:B,5402
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_RNO[3]:C,7476
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_RNO[3]:D,7297
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_RNO[3]:Y,5402
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_46:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count[0]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count[0]:CLK,5203
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count[0]:D,5221
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count[0]:EN,8373
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count[0]:Q,5203
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNI2DREC[3]:A,7137
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNI2DREC[3]:B,6192
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNI2DREC[3]:C,6125
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNI2DREC[3]:Y,6125
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3]:A,7327
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3]:B,7511
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3]:C,7405
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3]:D,6363
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3]:Y,6363
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg[6]:ALn,6790
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg[6]:CLK,6254
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg[6]:D,8656
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg[6]:EN,7354
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg[6]:Q,6254
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/full_4:A,6551
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/full_4:B,6459
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/full_4:C,6312
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/full_4:D,6405
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/full_4:Y,6312
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_cntr[2]:ALn,6788
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_cntr[2]:CLK,7511
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_cntr[2]:D,6363
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_cntr[2]:Q,7511
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[5]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[5]:CLK,7378
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[5]:D,6627
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[5]:EN,8478
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[5]:Q,7378
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/DATA_OUT[7]:A,6298
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/DATA_OUT[7]:B,6202
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/DATA_OUT[7]:C,6254
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/DATA_OUT[7]:Y,6202
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:A,5929
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:IPA,5929
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0:A,6206
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0:B,7405
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0:Y,6206
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel_RNO[2]:A,7464
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel_RNO[2]:B,6485
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel_RNO[2]:C,7405
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel_RNO[2]:Y,6485
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[7]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[7]:CLK,6298
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[7]:D,7538
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[7]:EN,4185
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[7]:Q,6298
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[1]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[1]:CLK,5295
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[1]:D,8648
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[1]:EN,4186
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[1]:Q,5295
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_133:IPA,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error:CLK,5350
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error:D,7557
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error:EN,7254
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error:Q,5350
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel_RNO[1]:A,7506
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel_RNO[1]:B,7400
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel_RNO[1]:C,7596
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel_RNO[1]:Y,7400
FABRIC_UART_sb_0/CoreUARTapb_0_0/iPRDATA[4]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/iPRDATA[4]:CLK,7496
FABRIC_UART_sb_0/CoreUARTapb_0_0/iPRDATA[4]:D,3651
FABRIC_UART_sb_0/CoreUARTapb_0_0/iPRDATA[4]:EN,3387
FABRIC_UART_sb_0/CoreUARTapb_0_0/iPRDATA[4]:Q,7496
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state[0]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state[0]:CLK,4257
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state[0]:D,4300
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state[0]:EN,8373
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state[0]:Q,4257
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/clear_parity_en:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/clear_parity_en:CLK,8656
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/clear_parity_en:D,4267
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/clear_parity_en:Q,8656
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO_0[1]:A,6280
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO_0[1]:B,5214
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO_0[1]:C,6380
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO_0[1]:Y,5214
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk1.RXRDY6:A,6257
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk1.RXRDY6:B,7394
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk1.RXRDY6:C,7525
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk1.RXRDY6:Y,6257
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_134:IPA,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_28:IPENn,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_3:A,5441
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_3:B,5389
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_3:Y,5389
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_2:A,3282
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_2:B,4362
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_2:C,4505
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_2:CC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_2:D,4366
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_2:P,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_2:UB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_2:Y,3282
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_35:IPENn,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_154:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[2]:B,7378
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[2]:CC,6991
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[2]:P,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[2]:S,6991
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[2]:UB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_10:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[4]:A,3651
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[4]:B,5684
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[4]:C,7486
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[4]:CC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[4]:D,7393
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[4]:P,
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[4]:UB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[4]:Y,3651
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_108:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_38:IPA,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_24:IPCLKn,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_0:IPC,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNIH4FBF_0[1]:A,4259
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNIH4FBF_0[1]:B,4179
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNIH4FBF_0[1]:C,4078
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNIH4FBF_0[1]:D,4270
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNIH4FBF_0[1]:Y,4078
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_20:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_20:IPC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/p_CtrlReg2Seq.controlReg25_1:A,4401
FABRIC_UART_sb_0/CoreUARTapb_0_0/p_CtrlReg2Seq.controlReg25_1:B,4568
FABRIC_UART_sb_0/CoreUARTapb_0_0/p_CtrlReg2Seq.controlReg25_1:C,4371
FABRIC_UART_sb_0/CoreUARTapb_0_0/p_CtrlReg2Seq.controlReg25_1:D,4572
FABRIC_UART_sb_0/CoreUARTapb_0_0/p_CtrlReg2Seq.controlReg25_1:Y,4371
FABRIC_UART_sb_0/CoreUARTapb_0_0_intr_or_1/U0:A,6067
FABRIC_UART_sb_0/CoreUARTapb_0_0_intr_or_1/U0:B,5977
FABRIC_UART_sb_0/CoreUARTapb_0_0_intr_or_1/U0:Y,5977
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[5]:ALn,6790
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[5]:CLK,8759
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[5]:D,7062
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[5]:EN,3385
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[5]:Q,8759
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:IPC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5[7]:A,6202
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5[7]:B,5596
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5[7]:C,4677
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5[7]:D,4747
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5[7]:Y,4677
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_156:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/iPRDATA[6]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/iPRDATA[6]:CLK,7658
FABRIC_UART_sb_0/CoreUARTapb_0_0/iPRDATA[6]:D,4647
FABRIC_UART_sb_0/CoreUARTapb_0_0/iPRDATA[6]:EN,3387
FABRIC_UART_sb_0/CoreUARTapb_0_0/iPRDATA[6]:Q,7658
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:IPB,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[1]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[1]:CLK,4101
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[1]:D,4805
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[1]:Q,4101
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[4]:ALn,6790
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[4]:CLK,3202
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[4]:D,3019
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[4]:Q,3202
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:IPA,
FABRIC_UART_sb_0/FABRIC_UART_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:IPB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[3]:ALn,6789
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[3]:CLK,4266
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[3]:D,8648
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[3]:EN,6184
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[3]:Q,4266
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[0]:A,4833
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[0]:B,4440
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[0]:C,3703
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[0]:CC,
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[0]:D,3651
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[0]:P,
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[0]:UB,
FABRIC_UART_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[0]:Y,3651
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in[5]:A,7557
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in[5]:B,7634
FABRIC_UART_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in[5]:Y,7557
DEVRST_N,
RX,
TX,
