
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003529                       # Number of seconds simulated
sim_ticks                                  3528618138                       # Number of ticks simulated
final_tick                               531539397438                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 163861                       # Simulator instruction rate (inst/s)
host_op_rate                                   207406                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 286236                       # Simulator tick rate (ticks/s)
host_mem_usage                               16885692                       # Number of bytes of host memory used
host_seconds                                 12327.63                       # Real time elapsed on the host
sim_insts                                  2020014931                       # Number of instructions simulated
sim_ops                                    2556828439                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       164864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       224896                       # Number of bytes read from this memory
system.physmem.bytes_read::total               400896                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           11136                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       206592                       # Number of bytes written to this memory
system.physmem.bytes_written::total            206592                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1288                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1757                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3132                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1614                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1614                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1559817                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     46721973                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1596092                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     63734865                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               113612747                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1559817                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1596092                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3155910                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          58547565                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               58547565                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          58547565                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1559817                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     46721973                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1596092                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     63734865                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              172160312                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8461915                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3188264                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2595911                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       210793                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1320291                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1240330                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          340681                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9323                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3284147                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17415114                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3188264                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1581011                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3649640                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1135988                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        489628                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1611270                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        90634                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8345589                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.585441                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.373041                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4695949     56.27%     56.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          254398      3.05%     59.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          265036      3.18%     62.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          419402      5.03%     67.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          197102      2.36%     69.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          282504      3.39%     73.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          188802      2.26%     75.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          138553      1.66%     77.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1903843     22.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8345589                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.376778                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.058058                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3457142                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       444896                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3493243                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        29118                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        921179                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       542635                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          998                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20813010                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         3856                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        921179                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3631667                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          99584                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       119208                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3345997                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       227944                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      20061803                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           32                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        132124                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        66827                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     28087221                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     93536691                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     93536691                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17160386                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10926778                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3458                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1765                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           595220                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1866173                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       963372                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        10229                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       353601                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18806727                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3473                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14942567                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        26539                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6466065                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     19976629                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           32                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8345589                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.790475                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.928873                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2880654     34.52%     34.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1805392     21.63%     56.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1200309     14.38%     70.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       798410      9.57%     80.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       726678      8.71%     88.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       407005      4.88%     93.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       368109      4.41%     98.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        81320      0.97%     99.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        77712      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8345589                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         112463     78.16%     78.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15767     10.96%     89.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        15658     10.88%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12471261     83.46%     83.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       198729      1.33%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1688      0.01%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1484279      9.93%     94.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       786610      5.26%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14942567                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.765861                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             143888                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009629                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38401145                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25276381                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14517069                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15086455                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        21186                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       743098                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           46                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          120                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       252560                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        921179                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          59365                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        12220                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18810203                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        48417                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1866173                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       963372                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1759                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9903                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          120                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       126967                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       118313                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       245280                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14672767                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1383819                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       269795                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2143115                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2086132                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            759296                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.733977                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14528192                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14517069                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9531983                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         27097982                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.715577                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.351760                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12312361                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6497849                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3441                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       212758                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7424410                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.658362                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.174003                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2830110     38.12%     38.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2105892     28.36%     66.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837512     11.28%     77.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       420505      5.66%     83.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       389007      5.24%     88.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       178067      2.40%     91.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       192119      2.59%     93.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        98731      1.33%     94.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       372467      5.02%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7424410                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12312361                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1833887                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123075                       # Number of loads committed
system.switch_cpus0.commit.membars               1714                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1777839                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11091626                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       253860                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       372467                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25861984                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38542645                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3672                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 116326                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12312361                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.846191                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.846191                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.181766                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.181766                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65883000                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20133105                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19155578                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3428                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8461915                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3066264                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2497168                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       206271                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1269446                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1189681                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          323870                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9147                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3066610                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16950624                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3066264                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1513551                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3732437                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1108740                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        629944                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1499814                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        85620                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8327607                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.518853                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.307392                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4595170     55.18%     55.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          326462      3.92%     59.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          266611      3.20%     62.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          641631      7.70%     70.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          171874      2.06%     72.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          230361      2.77%     74.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          159560      1.92%     76.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           92728      1.11%     77.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1843210     22.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8327607                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.362361                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.003166                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3200172                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       616187                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3590329                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22612                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        898306                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       522218                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          347                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20313236                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1728                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        898306                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3433275                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         106884                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       171751                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3375051                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       342331                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19597841                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          187                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        137351                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       111472                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27396044                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91515831                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91515831                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16810621                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10585385                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4137                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2491                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           959072                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1843392                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       958010                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        18993                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       334935                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18503324                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4148                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14678214                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30418                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6370209                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19627226                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          796                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8327607                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.762597                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.894872                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2909882     34.94%     34.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1781677     21.39%     56.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1165217     13.99%     70.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       861506     10.35%     80.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       746669      8.97%     89.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       391407      4.70%     94.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       333123      4.00%     98.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        65872      0.79%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        72254      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8327607                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          87031     69.60%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             2      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         19047     15.23%     84.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        18971     15.17%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12197892     83.10%     83.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       204583      1.39%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1639      0.01%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1469000     10.01%     94.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       805100      5.48%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14678214                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.734621                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             125051                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008519                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     37839503                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24877860                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14301006                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14803265                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        55657                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       729557                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          405                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          184                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       243796                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        898306                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          58952                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8070                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18507472                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        43449                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1843392                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       958010                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2476                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6518                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          184                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       124813                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       117609                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       242422                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14445758                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1375753                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       232455                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2160782                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2035517                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            785029                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.707150                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14310935                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14301006                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9297522                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26418164                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.690044                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351937                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9851749                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12108835                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6398789                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3352                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       209667                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7429301                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.629875                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.144636                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2883665     38.81%     38.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2057765     27.70%     66.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       830943     11.18%     77.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       478154      6.44%     84.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       381211      5.13%     89.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       160044      2.15%     91.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       188734      2.54%     93.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        93026      1.25%     95.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       355759      4.79%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7429301                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9851749                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12108835                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1828049                       # Number of memory references committed
system.switch_cpus1.commit.loads              1113835                       # Number of loads committed
system.switch_cpus1.commit.membars               1666                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1736850                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10913919                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       246877                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       355759                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25580997                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37914146                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3491                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 134308                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9851749                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12108835                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9851749                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.858925                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.858925                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.164246                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.164246                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        64994380                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19746692                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18726106                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3346                       # number of misc regfile writes
system.l2.replacements                           3138                       # number of replacements
system.l2.tagsinuse                       4092.679558                       # Cycle average of tags in use
system.l2.total_refs                           362632                       # Total number of references to valid blocks.
system.l2.sampled_refs                           7226                       # Sample count of references to valid blocks.
system.l2.avg_refs                          50.184334                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            69.524384                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     34.157036                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    561.047169                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     32.344631                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    816.500621                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1146.266292                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1432.839425                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.016974                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.008339                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.136974                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.007897                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.199341                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.279850                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.349814                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999189                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         3052                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3761                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    6816                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2999                       # number of Writeback hits
system.l2.Writeback_hits::total                  2999                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   104                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3104                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3813                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6920                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3104                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3813                       # number of overall hits
system.l2.overall_hits::total                    6920                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1288                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1753                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3128                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1288                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1757                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3132                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1288                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1757                       # number of overall misses
system.l2.overall_misses::total                  3132                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1997329                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     59680997                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1912172                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     79349683                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       142940181                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       159521                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        159521                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1997329                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     59680997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1912172                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     79509204                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        143099702                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1997329                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     59680997                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1912172                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     79509204                       # number of overall miss cycles
system.l2.overall_miss_latency::total       143099702                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         4340                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5514                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                9944                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2999                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2999                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           56                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               108                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4392                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5570                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                10052                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4392                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5570                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               10052                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.955556                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.296774                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.977778                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.317918                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.314562                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.071429                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.037037                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.955556                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.293260                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.977778                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.315440                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.311580                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.955556                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.293260                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.977778                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.315440                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.311580                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 46449.511628                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 46336.177795                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 43458.454545                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45265.078722                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45696.988811                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 39880.250000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 39880.250000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 46449.511628                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 46336.177795                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 43458.454545                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45252.819579                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45689.560026                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 46449.511628                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 46336.177795                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 43458.454545                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45252.819579                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45689.560026                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1614                       # number of writebacks
system.l2.writebacks::total                      1614                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1288                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1753                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3128                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1288                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1757                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3132                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1288                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1757                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3132                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1747610                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     52212635                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1661003                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     69141942                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    124763190                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       135856                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       135856                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1747610                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     52212635                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1661003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     69277798                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    124899046                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1747610                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     52212635                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1661003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     69277798                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    124899046                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.296774                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.977778                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.317918                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.314562                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.071429                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.955556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.293260                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.977778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.315440                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.311580                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.955556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.293260                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.977778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.315440                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.311580                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 40642.093023                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 40537.760093                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 37750.068182                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39442.066172                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39885.930307                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        33964                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        33964                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 40642.093023                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 40537.760093                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 37750.068182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39429.594764                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39878.367178                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 40642.093023                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 40537.760093                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 37750.068182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39429.594764                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39878.367178                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               502.598147                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001620030                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1975581.913215                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    40.598147                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          462                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.065061                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.740385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.805446                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1611215                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1611215                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1611215                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1611215                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1611215                       # number of overall hits
system.cpu0.icache.overall_hits::total        1611215                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           55                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           55                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           55                       # number of overall misses
system.cpu0.icache.overall_misses::total           55                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2904097                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2904097                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2904097                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2904097                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2904097                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2904097                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1611270                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1611270                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1611270                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1611270                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1611270                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1611270                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 52801.763636                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 52801.763636                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 52801.763636                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 52801.763636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 52801.763636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 52801.763636                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           10                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           10                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2300288                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2300288                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2300288                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2300288                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2300288                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2300288                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 51117.511111                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51117.511111                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 51117.511111                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51117.511111                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 51117.511111                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51117.511111                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  4392                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               153341036                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4648                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              32990.756454                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   223.099276                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    32.900724                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.871482                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.128518                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1083461                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1083461                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       707197                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        707197                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1715                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1715                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1714                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1714                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1790658                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1790658                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1790658                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1790658                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        10889                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        10889                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          166                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        11055                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         11055                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        11055                       # number of overall misses
system.cpu0.dcache.overall_misses::total        11055                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    383783861                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    383783861                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5798089                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5798089                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    389581950                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    389581950                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    389581950                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    389581950                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1094350                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1094350                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       707363                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       707363                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1801713                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1801713                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1801713                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1801713                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009950                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009950                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000235                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000235                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006136                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006136                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006136                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006136                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 35245.096979                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 35245.096979                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 34928.246988                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34928.246988                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 35240.339213                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 35240.339213                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 35240.339213                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 35240.339213                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          949                       # number of writebacks
system.cpu0.dcache.writebacks::total              949                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         6549                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6549                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          114                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         6663                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         6663                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         6663                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         6663                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         4340                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         4340                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           52                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4392                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4392                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4392                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4392                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     87766745                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     87766745                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1282890                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1282890                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     89049635                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     89049635                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     89049635                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     89049635                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003966                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003966                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002438                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002438                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002438                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002438                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 20222.752304                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20222.752304                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 24670.961538                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24670.961538                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 20275.417805                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20275.417805                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 20275.417805                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20275.417805                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               514.814203                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1001671746                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1930003.364162                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    40.814203                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          474                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.065407                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.759615                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.825023                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1499757                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1499757                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1499757                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1499757                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1499757                       # number of overall hits
system.cpu1.icache.overall_hits::total        1499757                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           57                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           57                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           57                       # number of overall misses
system.cpu1.icache.overall_misses::total           57                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2549063                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2549063                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2549063                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2549063                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2549063                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2549063                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1499814                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1499814                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1499814                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1499814                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1499814                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1499814                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 44720.403509                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 44720.403509                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 44720.403509                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 44720.403509                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 44720.403509                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 44720.403509                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2043512                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2043512                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2043512                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2043512                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2043512                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2043512                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 45411.377778                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 45411.377778                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 45411.377778                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 45411.377778                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 45411.377778                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 45411.377778                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5570                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157702713                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5826                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              27068.780124                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   224.447091                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    31.552909                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.876746                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.123254                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1045320                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1045320                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       710177                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        710177                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1857                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1857                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1673                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1673                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1755497                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1755497                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1755497                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1755497                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14115                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14115                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          514                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          514                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14629                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14629                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14629                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14629                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    533182828                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    533182828                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     24108755                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     24108755                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    557291583                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    557291583                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    557291583                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    557291583                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1059435                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1059435                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       710691                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       710691                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1857                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1857                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1673                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1673                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1770126                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1770126                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1770126                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1770126                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013323                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013323                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000723                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000723                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008264                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008264                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008264                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008264                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 37774.199646                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 37774.199646                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 46904.192607                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 46904.192607                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 38094.988243                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 38094.988243                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 38094.988243                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 38094.988243                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2050                       # number of writebacks
system.cpu1.dcache.writebacks::total             2050                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8601                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8601                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          458                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          458                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         9059                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9059                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         9059                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9059                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5514                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5514                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           56                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           56                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5570                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5570                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5570                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5570                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    115382492                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    115382492                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1206343                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1206343                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    116588835                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    116588835                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    116588835                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    116588835                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005205                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005205                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000079                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000079                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003147                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003147                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003147                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003147                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 20925.370330                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20925.370330                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 21541.839286                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 21541.839286                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 20931.568223                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20931.568223                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 20931.568223                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20931.568223                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
