// Generated by CIRCT unknown git version
module bsg_mux_width_p1_els_p4_harden_p1_balanced_p1(	// file.cleaned.mlir:2:3
  input  [3:0] data_i,	// file.cleaned.mlir:2:63
  input  [1:0] sel_i,	// file.cleaned.mlir:2:80
  output       data_o	// file.cleaned.mlir:2:97
);

  wire _GEN;	// file.cleaned.mlir:19:11
  wire _GEN_0;	// file.cleaned.mlir:18:11
  wire _sel_i_1;	// file.cleaned.mlir:16:11
  wire _sel_i_0;	// file.cleaned.mlir:14:10
  assign _sel_i_0 = sel_i[0];	// file.cleaned.mlir:14:10
  assign _sel_i_1 = sel_i[1];	// file.cleaned.mlir:16:11
  assign _GEN_0 = ~_sel_i_0 & _sel_i_1;	// file.cleaned.mlir:14:10, :15:11, :16:11, :18:11
  assign _GEN = _sel_i_0 & ~_sel_i_1;	// file.cleaned.mlir:14:10, :16:11, :17:11, :19:11
  assign data_o =
    (|sel_i)
      ? (_GEN ? data_i[1] : _GEN_0 ? data_i[2] : _sel_i_0 & _sel_i_1 & data_i[3])
      : data_i[0];	// file.cleaned.mlir:5:10, :6:10, :7:10, :8:10, :9:10, :10:10, :11:10, :12:10, :13:10, :14:10, :16:11, :18:11, :19:11, :20:5
endmodule

