{
  "module_name": "reg.h",
  "hash_id": "2771434f32e969ce27a1a553e52a7812251ef693b086c9f85bc6386c574d53ee",
  "original_prompt": "Ingested from linux-6.6.14/tools/testing/selftests/powerpc/include/reg.h",
  "human_readable_source": " \n \n\n#ifndef _SELFTESTS_POWERPC_REG_H\n#define _SELFTESTS_POWERPC_REG_H\n\n#define __stringify_1(x)        #x\n#define __stringify(x)          __stringify_1(x)\n\n#define mfspr(rn)\t({unsigned long rval; \\\n\t\t\t asm volatile(\"mfspr %0,\" _str(rn) \\\n\t\t\t\t    : \"=r\" (rval)); rval; })\n#define mtspr(rn, v)\tasm volatile(\"mtspr \" _str(rn) \",%0\" : \\\n\t\t\t\t    : \"r\" ((unsigned long)(v)) \\\n\t\t\t\t    : \"memory\")\n\n#define mb()\t\tasm volatile(\"sync\" : : : \"memory\");\n#define barrier()\tasm volatile(\"\" : : : \"memory\");\n\n#define SPRN_HDEXCR_RO 455\t \n\n#define SPRN_MMCR2     769\n#define SPRN_MMCRA     770\n#define SPRN_MMCR0     779\n#define   MMCR0_PMAO   0x00000080\n#define   MMCR0_PMAE   0x04000000\n#define   MMCR0_FC     0x80000000\n#define SPRN_EBBHR     804\n#define SPRN_EBBRR     805\n#define SPRN_BESCR     806      \n#define SPRN_BESCRS    800      \n#define SPRN_BESCRSU   801      \n#define SPRN_BESCRR    802      \n#define SPRN_BESCRRU   803      \n\n#define BESCR_PMEO     0x1      \n#define BESCR_PME      (0x1ul << 32)  \n\n#define SPRN_PMC1      771\n#define SPRN_PMC2      772\n#define SPRN_PMC3      773\n#define SPRN_PMC4      774\n#define SPRN_PMC5      775\n#define SPRN_PMC6      776\n\n#define SPRN_SIAR      780\n#define SPRN_SDAR      781\n#define SPRN_SIER      768\n\n#define SPRN_DEXCR_RO  812\t \n\n#define SPRN_TEXASR     0x82     \n#define SPRN_TFIAR      0x81     \n#define SPRN_TFHAR      0x80     \n#define SPRN_TAR        0x32f\t \n\n#define PVR_VER(pvr)\t(((pvr) >>  16) & 0xFFFF)\n#define SPRN_PVR\t0x11F\n\n#define PVR_CFG(pvr)    (((pvr) >>  8) & 0xF)    \n#define PVR_MAJ(pvr)    (((pvr) >>  4) & 0xF)    \n#define PVR_MIN(pvr)    (((pvr) >>  0) & 0xF)    \n\n#define SPRN_DSCR_PRIV 0x11\t \n#define SPRN_DSCR      0x03\t \n#define SPRN_PPR       896\t \n#define SPRN_AMR       13\t \n\n#define set_amr(v)\tasm volatile(\"isync;\" \\\n\t\t\t\t     \"mtspr \" __stringify(SPRN_AMR) \",%0;\" \\\n\t\t\t\t     \"isync\" : \\\n\t\t\t\t    : \"r\" ((unsigned long)(v)) \\\n\t\t\t\t    : \"memory\")\n\n \n#define TEXASR_FC\t0xFE00000000000000\n#define TEXASR_FP\t0x0100000000000000\n#define TEXASR_DA\t0x0080000000000000\n#define TEXASR_NO\t0x0040000000000000\n#define TEXASR_FO\t0x0020000000000000\n#define TEXASR_SIC\t0x0010000000000000\n#define TEXASR_NTC\t0x0008000000000000\n#define TEXASR_TC\t0x0004000000000000\n#define TEXASR_TIC\t0x0002000000000000\n#define TEXASR_IC\t0x0001000000000000\n#define TEXASR_IFC\t0x0000800000000000\n#define TEXASR_ABT\t0x0000000100000000\n#define TEXASR_SPD\t0x0000000080000000\n#define TEXASR_HV\t0x0000000020000000\n#define TEXASR_PR\t0x0000000010000000\n#define TEXASR_FS\t0x0000000008000000\n#define TEXASR_TE\t0x0000000004000000\n#define TEXASR_ROT\t0x0000000002000000\n\n \n#define MSR_HV \t\t(1ul << 60)\t \n#define MSR_TS_S_LG     33               \n#define MSR_TS_T_LG\t34               \n\n#define __MASK(X)       (1UL<<(X))\n\n \n#define MSR_TS_S        __MASK(MSR_TS_S_LG)    \n#define MSR_TS_T\t__MASK(MSR_TS_T_LG)    \n\n \n#define VSX_XX1(xs, ra, rb)\t(((xs) & 0x1f) << 21 | ((ra) << 16) |  \\\n\t\t\t\t ((rb) << 11) | (((xs) >> 5)))\n#define STXVD2X(xs, ra, rb)\t.long (0x7c000798 | VSX_XX1((xs), (ra), (rb)))\n#define LXVD2X(xs, ra, rb)\t.long (0x7c000698 | VSX_XX1((xs), (ra), (rb)))\n\n#define ASM_LOAD_GPR_IMMED(_asm_symbol_name_immed) \\\n\t\t\"li 14, %[\" #_asm_symbol_name_immed \"];\" \\\n\t\t\"li 15, %[\" #_asm_symbol_name_immed \"];\" \\\n\t\t\"li 16, %[\" #_asm_symbol_name_immed \"];\" \\\n\t\t\"li 17, %[\" #_asm_symbol_name_immed \"];\" \\\n\t\t\"li 18, %[\" #_asm_symbol_name_immed \"];\" \\\n\t\t\"li 19, %[\" #_asm_symbol_name_immed \"];\" \\\n\t\t\"li 20, %[\" #_asm_symbol_name_immed \"];\" \\\n\t\t\"li 21, %[\" #_asm_symbol_name_immed \"];\" \\\n\t\t\"li 22, %[\" #_asm_symbol_name_immed \"];\" \\\n\t\t\"li 23, %[\" #_asm_symbol_name_immed \"];\" \\\n\t\t\"li 24, %[\" #_asm_symbol_name_immed \"];\" \\\n\t\t\"li 25, %[\" #_asm_symbol_name_immed \"];\" \\\n\t\t\"li 26, %[\" #_asm_symbol_name_immed \"];\" \\\n\t\t\"li 27, %[\" #_asm_symbol_name_immed \"];\" \\\n\t\t\"li 28, %[\" #_asm_symbol_name_immed \"];\" \\\n\t\t\"li 29, %[\" #_asm_symbol_name_immed \"];\" \\\n\t\t\"li 30, %[\" #_asm_symbol_name_immed \"];\" \\\n\t\t\"li 31, %[\" #_asm_symbol_name_immed \"];\"\n\n#define ASM_LOAD_FPR(_asm_symbol_name_addr) \\\n\t\t\"lfd 0, 0(%[\" #_asm_symbol_name_addr \"]);\" \\\n\t\t\"lfd 1, 0(%[\" #_asm_symbol_name_addr \"]);\" \\\n\t\t\"lfd 2, 0(%[\" #_asm_symbol_name_addr \"]);\" \\\n\t\t\"lfd 3, 0(%[\" #_asm_symbol_name_addr \"]);\" \\\n\t\t\"lfd 4, 0(%[\" #_asm_symbol_name_addr \"]);\" \\\n\t\t\"lfd 5, 0(%[\" #_asm_symbol_name_addr \"]);\" \\\n\t\t\"lfd 6, 0(%[\" #_asm_symbol_name_addr \"]);\" \\\n\t\t\"lfd 7, 0(%[\" #_asm_symbol_name_addr \"]);\" \\\n\t\t\"lfd 8, 0(%[\" #_asm_symbol_name_addr \"]);\" \\\n\t\t\"lfd 9, 0(%[\" #_asm_symbol_name_addr \"]);\" \\\n\t\t\"lfd 10, 0(%[\" #_asm_symbol_name_addr \"]);\" \\\n\t\t\"lfd 11, 0(%[\" #_asm_symbol_name_addr \"]);\" \\\n\t\t\"lfd 12, 0(%[\" #_asm_symbol_name_addr \"]);\" \\\n\t\t\"lfd 13, 0(%[\" #_asm_symbol_name_addr \"]);\" \\\n\t\t\"lfd 14, 0(%[\" #_asm_symbol_name_addr \"]);\" \\\n\t\t\"lfd 15, 0(%[\" #_asm_symbol_name_addr \"]);\" \\\n\t\t\"lfd 16, 0(%[\" #_asm_symbol_name_addr \"]);\" \\\n\t\t\"lfd 17, 0(%[\" #_asm_symbol_name_addr \"]);\" \\\n\t\t\"lfd 18, 0(%[\" #_asm_symbol_name_addr \"]);\" \\\n\t\t\"lfd 19, 0(%[\" #_asm_symbol_name_addr \"]);\" \\\n\t\t\"lfd 20, 0(%[\" #_asm_symbol_name_addr \"]);\" \\\n\t\t\"lfd 21, 0(%[\" #_asm_symbol_name_addr \"]);\" \\\n\t\t\"lfd 22, 0(%[\" #_asm_symbol_name_addr \"]);\" \\\n\t\t\"lfd 23, 0(%[\" #_asm_symbol_name_addr \"]);\" \\\n\t\t\"lfd 24, 0(%[\" #_asm_symbol_name_addr \"]);\" \\\n\t\t\"lfd 25, 0(%[\" #_asm_symbol_name_addr \"]);\" \\\n\t\t\"lfd 26, 0(%[\" #_asm_symbol_name_addr \"]);\" \\\n\t\t\"lfd 27, 0(%[\" #_asm_symbol_name_addr \"]);\" \\\n\t\t\"lfd 28, 0(%[\" #_asm_symbol_name_addr \"]);\" \\\n\t\t\"lfd 29, 0(%[\" #_asm_symbol_name_addr \"]);\" \\\n\t\t\"lfd 30, 0(%[\" #_asm_symbol_name_addr \"]);\" \\\n\t\t\"lfd 31, 0(%[\" #_asm_symbol_name_addr \"]);\"\n\n#ifndef __ASSEMBLER__\nvoid store_gpr(unsigned long *addr);\nvoid load_gpr(unsigned long *addr);\nvoid store_fpr(double *addr);\n#endif  \n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}