Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Mar 20 17:13:29 2024
| Host         : DESKTOP-LUOGMV1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NEXYS4_DDR_timing_summary_routed.rpt -pb NEXYS4_DDR_timing_summary_routed.pb -rpx NEXYS4_DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : NEXYS4_DDR
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 2693 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.155        0.000                      0                 7693        0.061        0.000                      0                 7693        3.000        0.000                       0                  2695  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK100MHZ             {0.000 5.000}        10.000          100.000         
  clk_out1_sys_clk    {0.000 3.571}        7.143           140.000         
  clkfbout_sys_clk    {0.000 25.000}       50.000          20.000          
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_sys_clk_1  {0.000 3.571}        7.143           140.000         
  clkfbout_sys_clk_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_sys_clk          0.155        0.000                      0                 7693        0.181        0.000                      0                 7693        3.071        0.000                       0                  2691  
  clkfbout_sys_clk                                                                                                                                                     48.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_sys_clk_1        0.157        0.000                      0                 7693        0.181        0.000                      0                 7693        3.071        0.000                       0                  2691  
  clkfbout_sys_clk_1                                                                                                                                                   48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sys_clk_1  clk_out1_sys_clk          0.155        0.000                      0                 7693        0.061        0.000                      0                 7693  
clk_out1_sys_clk    clk_out1_sys_clk_1        0.155        0.000                      0                 7693        0.061        0.000                      0                 7693  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.648ns  (logic 5.937ns (89.301%)  route 0.711ns (10.699%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 6.397 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.161ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.456    -0.161    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    DSP48_X0Y16          DSP48E1                                      r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     2.937 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/PCOUT[47]
                         net (fo=1, routed)           0.002     2.939    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     4.046 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2/P[0]
                         net (fo=3, routed)           0.485     4.531    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2_n_105
    SLICE_X11Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     4.905 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.905    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.994 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.994    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.083 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.083    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.172 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.172    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.261 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.350 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.350    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.439 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.439    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.528 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.528    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.617 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.617    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.706 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.707    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.796 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.796    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.030 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.223     6.253    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__3[63]
    SLICE_X10Y51         LUT3 (Prop_lut3_I0_O)        0.234     6.487 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[31]_i_1/O
                         net (fo=1, routed)           0.000     6.487    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[31]_i_1_n_0
    SLICE_X10Y51         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.158     6.397    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    SLICE_X10Y51         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]/C
                         clock pessimism              0.293     6.690    
                         clock uncertainty           -0.120     6.570    
    SLICE_X10Y51         FDRE (Setup_fdre_C_D)        0.072     6.642    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]
  -------------------------------------------------------------------
                         required time                          6.642    
                         arrival time                          -6.487    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.161ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.639ns  (logic 5.924ns (89.236%)  route 0.715ns (10.764%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 6.397 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.161ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.456    -0.161    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    DSP48_X0Y16          DSP48E1                                      r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     2.937 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/PCOUT[47]
                         net (fo=1, routed)           0.002     2.939    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     4.046 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2/P[0]
                         net (fo=3, routed)           0.485     4.531    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2_n_105
    SLICE_X11Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     4.905 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.905    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.994 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.994    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.083 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.083    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.172 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.172    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.261 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.350 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.350    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.439 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.439    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.528 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.528    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.617 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.617    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.706 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.707    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.796 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.796    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.026 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.226     6.252    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__3[61]
    SLICE_X10Y51         LUT3 (Prop_lut3_I0_O)        0.225     6.477 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[29]_i_1/O
                         net (fo=1, routed)           0.000     6.477    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[29]_i_1_n_0
    SLICE_X10Y51         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.158     6.397    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    SLICE_X10Y51         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[29]/C
                         clock pessimism              0.293     6.690    
                         clock uncertainty           -0.120     6.570    
    SLICE_X10Y51         FDRE (Setup_fdre_C_D)        0.069     6.639    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[29]
  -------------------------------------------------------------------
                         required time                          6.639    
                         arrival time                          -6.477    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 5.880ns (89.344%)  route 0.701ns (10.656%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.396 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.161ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.456    -0.161    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    DSP48_X0Y16          DSP48E1                                      r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     2.937 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/PCOUT[47]
                         net (fo=1, routed)           0.002     2.939    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     4.046 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2/P[0]
                         net (fo=3, routed)           0.485     4.531    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2_n_105
    SLICE_X11Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     4.905 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.905    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.994 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.994    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.083 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.083    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.172 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.172    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.261 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.350 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.350    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.439 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.439    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.528 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.528    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.617 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.617    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.706 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.707    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.796 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.796    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.977 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.213     6.190    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__3[62]
    SLICE_X9Y51          LUT3 (Prop_lut3_I0_O)        0.230     6.420 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[30]_i_1/O
                         net (fo=1, routed)           0.000     6.420    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[30]_i_1_n_0
    SLICE_X9Y51          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.157     6.396    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    SLICE_X9Y51          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[30]/C
                         clock pessimism              0.293     6.689    
                         clock uncertainty           -0.120     6.569    
    SLICE_X9Y51          FDRE (Setup_fdre_C_D)        0.033     6.602    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[30]
  -------------------------------------------------------------------
                         required time                          6.602    
                         arrival time                          -6.420    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.760ns  (logic 5.852ns (86.571%)  route 0.908ns (13.429%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.633ns = ( 6.510 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.161ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.456    -0.161    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    DSP48_X0Y16          DSP48E1                                      r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     2.937 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/PCOUT[47]
                         net (fo=1, routed)           0.002     2.939    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     4.046 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2/P[0]
                         net (fo=3, routed)           0.485     4.531    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2_n_105
    SLICE_X11Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     4.905 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.905    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.994 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.994    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.083 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.083    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.172 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.172    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.261 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.350 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.350    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.439 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.439    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.528 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.528    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.617 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.617    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.706 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.707    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.796 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.796    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.955 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.420     6.375    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__3[60]
    SLICE_X10Y49         LUT3 (Prop_lut3_I0_O)        0.224     6.599 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[28]_i_1/O
                         net (fo=1, routed)           0.000     6.599    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[28]_i_1_n_0
    SLICE_X10Y49         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.272     6.510    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    SLICE_X10Y49         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[28]/C
                         clock pessimism              0.371     6.882    
                         clock uncertainty           -0.120     6.762    
    SLICE_X10Y49         FDRE (Setup_fdre_C_D)        0.070     6.832    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[28]
  -------------------------------------------------------------------
                         required time                          6.832    
                         arrival time                          -6.599    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.559ns  (logic 5.848ns (89.156%)  route 0.711ns (10.844%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 6.397 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.161ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.456    -0.161    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    DSP48_X0Y16          DSP48E1                                      r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     2.937 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/PCOUT[47]
                         net (fo=1, routed)           0.002     2.939    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     4.046 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2/P[0]
                         net (fo=3, routed)           0.485     4.531    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2_n_105
    SLICE_X11Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     4.905 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.905    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.994 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.994    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.083 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.083    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.172 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.172    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.261 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.350 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.350    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.439 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.439    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.528 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.528    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.617 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.617    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.706 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.707    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.941 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.223     6.164    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__3[59]
    SLICE_X10Y50         LUT3 (Prop_lut3_I0_O)        0.234     6.398 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[27]_i_1/O
                         net (fo=1, routed)           0.000     6.398    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[27]_i_1_n_0
    SLICE_X10Y50         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.158     6.397    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    SLICE_X10Y50         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]/C
                         clock pessimism              0.293     6.690    
                         clock uncertainty           -0.120     6.570    
    SLICE_X10Y50         FDRE (Setup_fdre_C_D)        0.072     6.642    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]
  -------------------------------------------------------------------
                         required time                          6.642    
                         arrival time                          -6.398    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.550ns  (logic 5.835ns (89.090%)  route 0.715ns (10.910%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 6.397 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.161ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.456    -0.161    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    DSP48_X0Y16          DSP48E1                                      r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     2.937 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/PCOUT[47]
                         net (fo=1, routed)           0.002     2.939    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     4.046 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2/P[0]
                         net (fo=3, routed)           0.485     4.531    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2_n_105
    SLICE_X11Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     4.905 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.905    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.994 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.994    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.083 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.083    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.172 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.172    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.261 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.350 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.350    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.439 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.439    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.528 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.528    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.617 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.617    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.706 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.707    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.937 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.226     6.163    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__3[57]
    SLICE_X10Y50         LUT3 (Prop_lut3_I0_O)        0.225     6.388 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[25]_i_1/O
                         net (fo=1, routed)           0.000     6.388    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[25]_i_1_n_0
    SLICE_X10Y50         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.158     6.397    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    SLICE_X10Y50         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[25]/C
                         clock pessimism              0.293     6.690    
                         clock uncertainty           -0.120     6.570    
    SLICE_X10Y50         FDRE (Setup_fdre_C_D)        0.069     6.639    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[25]
  -------------------------------------------------------------------
                         required time                          6.639    
                         arrival time                          -6.388    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.541ns  (logic 2.525ns (38.605%)  route 4.016ns (61.395%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 6.392 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.200ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.417    -0.200    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.646 r  sigma/sigma_tile/ram/ram_dual/ram_reg_2/DOADO[1]
                         net (fo=4, routed)           1.194     2.840    sigma/sigma_tile/ram/ram_dual/bus1_rdata[9]
    SLICE_X10Y65         LUT6 (Prop_lut6_I1_O)        0.097     2.937 r  sigma/sigma_tile/ram/ram_dual/RD_DATA_reg[1]_i_2/O
                         net (fo=2, routed)           0.352     3.289    sigma/sigma_tile/arb_cpu/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][23]_0[1]
    SLICE_X11Y65         LUT5 (Prop_lut5_I1_O)        0.097     3.386 f  sigma/sigma_tile/arb_cpu/gensticky_genpstage_MEMWB_TRX_BUF[0][genmcopipe_handle_data_mem][rdata][1]_i_2/O
                         net (fo=2, routed)           0.330     3.716    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][1]_0
    SLICE_X12Y65         LUT6 (Prop_lut6_I5_O)        0.097     3.813 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][1]_i_2/O
                         net (fo=1, routed)           0.608     4.421    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][1]_i_2_n_0
    SLICE_X28Y64         LUT6 (Prop_lut6_I0_O)        0.097     4.518 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][1]_i_1/O
                         net (fo=34, routed)          0.553     5.070    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_LOCAL[rd_wdata][1]
    SLICE_X29Y60         LUT3 (Prop_lut3_I2_O)        0.097     5.167 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][1]_i_4/O
                         net (fo=1, routed)           0.570     5.737    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][1]_i_4_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I1_O)        0.097     5.834 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][1]_i_3/O
                         net (fo=1, routed)           0.409     6.243    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][1]_i_3_n_0
    SLICE_X28Y55         LUT5 (Prop_lut5_I4_O)        0.097     6.340 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][1]_i_1/O
                         net (fo=1, routed)           0.000     6.340    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op1_wide][1]
    SLICE_X28Y55         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.153     6.392    sigma/sigma_tile/riscv/clk_out1
    SLICE_X28Y55         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][1]/C
                         clock pessimism              0.293     6.685    
                         clock uncertainty           -0.120     6.565    
    SLICE_X28Y55         FDRE (Setup_fdre_C_D)        0.030     6.595    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][1]
  -------------------------------------------------------------------
                         required time                          6.595    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.702ns  (logic 2.525ns (37.677%)  route 4.177ns (62.323%))
  Logic Levels:           7  (LUT4=1 LUT6=6)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.396 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.297    -0.320    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y10         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.526 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOBDO[2]
                         net (fo=9, routed)           0.713     2.239    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X9Y57          LUT4 (Prop_lut4_I1_O)        0.097     2.336 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_9/O
                         net (fo=11, routed)          0.511     2.847    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_9_n_0
    SLICE_X9Y57          LUT6 (Prop_lut6_I3_O)        0.097     2.944 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_15/O
                         net (fo=2, routed)           0.598     3.542    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_15_n_0
    SLICE_X12Y58         LUT6 (Prop_lut6_I1_O)        0.097     3.639 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_12/O
                         net (fo=3, routed)           0.400     4.039    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_12_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I0_O)        0.097     4.136 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6/O
                         net (fo=4, routed)           0.422     4.558    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6_n_0
    SLICE_X14Y54         LUT6 (Prop_lut6_I5_O)        0.097     4.655 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mret_req][0]_i_2/O
                         net (fo=104, routed)         0.893     5.548    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mret_req][0]_i_2_n_0
    SLICE_X29Y57         LUT6 (Prop_lut6_I0_O)        0.097     5.645 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_1/O
                         net (fo=3, routed)           0.641     6.285    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][immediate][23]
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.097     6.382 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op2_wide][23]_i_1/O
                         net (fo=1, routed)           0.000     6.382    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op2_wide][23]
    SLICE_X15Y57         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.157     6.396    sigma/sigma_tile/riscv/clk_out1
    SLICE_X15Y57         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][23]/C
                         clock pessimism              0.348     6.743    
                         clock uncertainty           -0.120     6.623    
    SLICE_X15Y57         FDRE (Setup_fdre_C_D)        0.033     6.656    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][23]
  -------------------------------------------------------------------
                         required time                          6.656    
                         arrival time                          -6.382    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.771ns  (logic 2.570ns (37.958%)  route 4.201ns (62.042%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.634ns = ( 6.509 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.282    -0.335    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y15         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.511 r  sigma/sigma_tile/ram/ram_dual/ram_reg_7/DOADO[3]
                         net (fo=7, routed)           1.071     2.582    sigma/sigma_tile/ram/ram_dual/bus1_rdata[31]
    SLICE_X15Y74         LUT3 (Prop_lut3_I1_O)        0.097     2.679 r  sigma/sigma_tile/ram/ram_dual/gensticky_genpstage_MEMWB_TRX_BUF[0][genmcopipe_handle_data_mem][rdata][31]_i_3/O
                         net (fo=2, routed)           0.880     3.560    sigma/sigma_tile/riscv/dmem_if\\.rdata[1]
    SLICE_X15Y70         LUT6 (Prop_lut6_I1_O)        0.239     3.799 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_6/O
                         net (fo=1, routed)           0.401     4.200    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_6_n_0
    SLICE_X15Y68         LUT6 (Prop_lut6_I2_O)        0.097     4.297 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_2/O
                         net (fo=33, routed)          0.798     5.095    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_LOCAL[rd_wdata][31]
    SLICE_X13Y60         LUT2 (Prop_lut2_I0_O)        0.097     5.192 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_8/O
                         net (fo=1, routed)           0.564     5.755    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_8_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I4_O)        0.097     5.852 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_2/O
                         net (fo=2, routed)           0.487     6.339    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_2_n_0
    SLICE_X16Y49         LUT6 (Prop_lut6_I2_O)        0.097     6.436 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_1/O
                         net (fo=1, routed)           0.000     6.436    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_1_n_0
    SLICE_X16Y49         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.271     6.509    sigma/sigma_tile/riscv/clk_out1
    SLICE_X16Y49         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][32]/C
                         clock pessimism              0.293     6.802    
                         clock uncertainty           -0.120     6.682    
    SLICE_X16Y49         FDRE (Setup_fdre_C_D)        0.030     6.712    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][32]
  -------------------------------------------------------------------
                         required time                          6.712    
                         arrival time                          -6.436    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.299ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.330ns  (logic 2.525ns (39.888%)  route 3.805ns (60.112%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.634ns = ( 6.509 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.297    -0.320    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y10         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.526 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOBDO[2]
                         net (fo=9, routed)           0.713     2.239    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X9Y57          LUT4 (Prop_lut4_I1_O)        0.097     2.336 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_9/O
                         net (fo=11, routed)          0.511     2.847    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_9_n_0
    SLICE_X9Y57          LUT6 (Prop_lut6_I3_O)        0.097     2.944 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_15/O
                         net (fo=2, routed)           0.598     3.542    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_15_n_0
    SLICE_X12Y58         LUT6 (Prop_lut6_I1_O)        0.097     3.639 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_12/O
                         net (fo=3, routed)           0.400     4.039    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_12_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I0_O)        0.097     4.136 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6/O
                         net (fo=4, routed)           0.529     4.664    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6_n_0
    SLICE_X13Y55         LUT6 (Prop_lut6_I0_O)        0.097     4.761 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=3, routed)           0.107     4.868    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X13Y55         LUT6 (Prop_lut6_I1_O)        0.097     4.965 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=134, routed)         0.430     5.395    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X13Y53         LUT2 (Prop_lut2_I1_O)        0.097     5.492 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.519     6.011    sigma/sigma_tile/riscv/SR[0]
    SLICE_X12Y49         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.271     6.509    sigma/sigma_tile/riscv/clk_out1
    SLICE_X12Y49         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]/C
                         clock pessimism              0.293     6.802    
                         clock uncertainty           -0.120     6.682    
    SLICE_X12Y49         FDRE (Setup_fdre_C_R)       -0.373     6.309    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]
  -------------------------------------------------------------------
                         required time                          6.309    
                         arrival time                          -6.011    
  -------------------------------------------------------------------
                         slack                                  0.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.679%)  route 0.131ns (41.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.634    -0.530    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X45Y45         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[1]/Q
                         net (fo=5, routed)           0.131    -0.258    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg_n_0_[1]
    SLICE_X42Y45         LUT6 (Prop_lut6_I5_O)        0.045    -0.213 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[1]
    SLICE_X42Y45         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.909    -0.764    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X42Y45         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[1]/C
                         clock pessimism              0.251    -0.514    
    SLICE_X42Y45         FDRE (Hold_fdre_C_D)         0.120    -0.394    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.037%)  route 0.104ns (35.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.566    -0.598    sigma/udm/udm_controller/clk_out1
    SLICE_X13Y79         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  sigma/udm/udm_controller/RD_DATA_reg_reg[16]/Q
                         net (fo=1, routed)           0.104    -0.353    sigma/udm/udm_controller/in45[8]
    SLICE_X13Y78         LUT6 (Prop_lut6_I0_O)        0.045    -0.308 r  sigma/udm/udm_controller/RD_DATA_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    sigma/udm/udm_controller/RD_DATA_reg[8]
    SLICE_X13Y78         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.834    -0.839    sigma/udm/udm_controller/clk_out1
    SLICE_X13Y78         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[8]/C
                         clock pessimism              0.254    -0.585    
    SLICE_X13Y78         FDRE (Hold_fdre_C_D)         0.092    -0.493    sigma/udm/udm_controller/RD_DATA_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 sigma/gpio_bi_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/csr_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.209ns (72.067%)  route 0.081ns (27.933%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.563    -0.601    sigma/clk_out1
    SLICE_X12Y73         FDRE                                         r  sigma/gpio_bi_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  sigma/gpio_bi_reg_reg[18]/Q
                         net (fo=1, routed)           0.081    -0.356    sigma/sigma_tile/riscv/csr_rdata_reg[23]_0[10]
    SLICE_X13Y73         LUT3 (Prop_lut3_I2_O)        0.045    -0.311 r  sigma/sigma_tile/riscv/csr_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    sigma/csr_rdata[18]
    SLICE_X13Y73         FDRE                                         r  sigma/csr_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.831    -0.842    sigma/clk_out1
    SLICE_X13Y73         FDRE                                         r  sigma/csr_rdata_reg[18]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X13Y73         FDRE (Hold_fdre_C_D)         0.091    -0.497    sigma/csr_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 sigma/udm/uart_tx/databuf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/uart_tx/tx_o_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.746%)  route 0.114ns (35.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.570    -0.594    sigma/udm/uart_tx/clk_out1
    SLICE_X8Y83          FDRE                                         r  sigma/udm/uart_tx/databuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  sigma/udm/uart_tx/databuf_reg[0]/Q
                         net (fo=1, routed)           0.114    -0.316    sigma/udm/uart_tx/databuf_reg_n_0_[0]
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.045    -0.271 r  sigma/udm/uart_tx/tx_o_i_2/O
                         net (fo=1, routed)           0.000    -0.271    sigma/udm/uart_tx/tx_o_i_2_n_0
    SLICE_X8Y85          FDSE                                         r  sigma/udm/uart_tx/tx_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.841    -0.832    sigma/udm/uart_tx/clk_out1
    SLICE_X8Y85          FDSE                                         r  sigma/udm/uart_tx/tx_o_reg/C
                         clock pessimism              0.254    -0.578    
    SLICE_X8Y85          FDSE (Hold_fdse_C_D)         0.120    -0.458    sigma/udm/uart_tx/tx_o_reg
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_inst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.792%)  route 0.106ns (36.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.635    -0.529    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X40Y47         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_inst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_inst_q_reg/Q
                         net (fo=33, routed)          0.106    -0.282    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_inst_q_reg_0
    SLICE_X41Y47         LUT3 (Prop_lut3_I1_O)        0.045    -0.237 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[0]
    SLICE_X41Y47         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.911    -0.762    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X41Y47         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[0]/C
                         clock pessimism              0.247    -0.516    
    SLICE_X41Y47         FDRE (Hold_fdre_C_D)         0.091    -0.425    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_dout_bo_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.716%)  route 0.142ns (43.284%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.569    -0.595    sigma/udm/udm_controller/clk_out1
    SLICE_X9Y82          FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  sigma/udm/udm_controller/tx_dout_bo_reg[1]/Q
                         net (fo=1, routed)           0.142    -0.312    sigma/udm/uart_tx/tx_dout_bo_0[1]
    SLICE_X8Y83          LUT4 (Prop_lut4_I3_O)        0.045    -0.267 r  sigma/udm/uart_tx/databuf[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    sigma/udm/uart_tx/databuf[1]
    SLICE_X8Y83          FDRE                                         r  sigma/udm/uart_tx/databuf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.839    -0.834    sigma/udm/uart_tx/clk_out1
    SLICE_X8Y83          FDRE                                         r  sigma/udm/uart_tx/databuf_reg[1]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X8Y83          FDRE (Hold_fdre_C_D)         0.120    -0.460    sigma/udm/uart_tx/databuf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.227%)  route 0.163ns (46.773%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.565    -0.599    sigma/udm/udm_controller/clk_out1
    SLICE_X13Y77         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sigma/udm/udm_controller/RD_DATA_reg_reg[9]/Q
                         net (fo=1, routed)           0.163    -0.295    sigma/udm/udm_controller/in45[1]
    SLICE_X10Y76         LUT6 (Prop_lut6_I0_O)        0.045    -0.250 r  sigma/udm/udm_controller/RD_DATA_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    sigma/udm/udm_controller/RD_DATA_reg[1]
    SLICE_X10Y76         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.831    -0.842    sigma/udm/udm_controller/clk_out1
    SLICE_X10Y76         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[1]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X10Y76         FDRE (Hold_fdre_C_D)         0.120    -0.447    sigma/udm/udm_controller/RD_DATA_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/invert_res_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.430%)  route 0.117ns (38.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.635    -0.529    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X40Y49         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/invert_res_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/invert_res_q_reg/Q
                         net (fo=32, routed)          0.117    -0.271    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/invert_res_q_reg_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I4_O)        0.045    -0.226 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[17]
    SLICE_X41Y49         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.911    -0.762    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X41Y49         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[17]/C
                         clock pessimism              0.247    -0.516    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.091    -0.425    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.354%)  route 0.150ns (44.646%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.635    -0.529    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X45Y47         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[8]/Q
                         net (fo=5, routed)           0.150    -0.238    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg_n_0_[8]
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.045    -0.193 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[8]
    SLICE_X42Y46         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.909    -0.764    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X42Y46         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[8]/C
                         clock pessimism              0.251    -0.514    
    SLICE_X42Y46         FDRE (Hold_fdre_C_D)         0.121    -0.393    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/timer_period_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/sfr/host\\.rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.487%)  route 0.149ns (44.513%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.562    -0.602    sigma/sigma_tile/sfr/clk_out1
    SLICE_X11Y75         FDRE                                         r  sigma/sigma_tile/sfr/timer_period_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  sigma/sigma_tile/sfr/timer_period_reg[23]/Q
                         net (fo=2, routed)           0.149    -0.312    sigma/sigma_tile/riscv/host\\.rdata_reg[31][20]
    SLICE_X10Y75         LUT5 (Prop_lut5_I1_O)        0.045    -0.267 r  sigma/sigma_tile/riscv/host\\.rdata[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    sigma/sigma_tile/sfr/host\\.rdata_reg[23]_0
    SLICE_X10Y75         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.830    -0.843    sigma/sigma_tile/sfr/clk_out1
    SLICE_X10Y75         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[23]/C
                         clock pessimism              0.254    -0.589    
    SLICE_X10Y75         FDRE (Hold_fdre_C_D)         0.121    -0.468    sigma/sigma_tile/sfr/host\\.rdata_reg[23]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk
Waveform(ns):       { 0.000 3.571 }
Period(ns):         7.143
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y10     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y10     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y11     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y11     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y9      sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y9      sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y12     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y12     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y13     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y13     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       7.143       206.217    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X39Y73     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[30][14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X39Y73     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[30][15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X39Y73     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[30][16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X10Y71     sigma/csr_rdata_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X8Y49      sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_wr_ptr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X39Y73     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[30][28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X40Y60     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[30][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X42Y64     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[30][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X10Y71     sigma/csr_rdata_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X40Y73     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[31][21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X14Y76     sigma/csr_rdata_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X14Y76     sigma/csr_rdata_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X14Y76     sigma/csr_rdata_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X45Y75     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[30][12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X29Y79     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[30][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X45Y75     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[30][21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X14Y76     sigma/csr_rdata_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X13Y76     sigma/csr_rdata_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X13Y73     sigma/csr_rdata_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X14Y76     sigma/csr_rdata_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk
  To Clock:  clkfbout_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.648ns  (logic 5.937ns (89.301%)  route 0.711ns (10.699%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 6.397 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.161ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.456    -0.161    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    DSP48_X0Y16          DSP48E1                                      r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     2.937 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/PCOUT[47]
                         net (fo=1, routed)           0.002     2.939    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     4.046 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2/P[0]
                         net (fo=3, routed)           0.485     4.531    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2_n_105
    SLICE_X11Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     4.905 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.905    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.994 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.994    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.083 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.083    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.172 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.172    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.261 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.350 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.350    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.439 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.439    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.528 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.528    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.617 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.617    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.706 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.707    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.796 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.796    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.030 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.223     6.253    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__3[63]
    SLICE_X10Y51         LUT3 (Prop_lut3_I0_O)        0.234     6.487 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[31]_i_1/O
                         net (fo=1, routed)           0.000     6.487    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[31]_i_1_n_0
    SLICE_X10Y51         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.158     6.397    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    SLICE_X10Y51         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]/C
                         clock pessimism              0.293     6.690    
                         clock uncertainty           -0.118     6.572    
    SLICE_X10Y51         FDRE (Setup_fdre_C_D)        0.072     6.644    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]
  -------------------------------------------------------------------
                         required time                          6.644    
                         arrival time                          -6.487    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.639ns  (logic 5.924ns (89.236%)  route 0.715ns (10.764%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 6.397 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.161ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.456    -0.161    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    DSP48_X0Y16          DSP48E1                                      r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     2.937 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/PCOUT[47]
                         net (fo=1, routed)           0.002     2.939    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     4.046 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2/P[0]
                         net (fo=3, routed)           0.485     4.531    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2_n_105
    SLICE_X11Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     4.905 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.905    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.994 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.994    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.083 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.083    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.172 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.172    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.261 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.350 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.350    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.439 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.439    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.528 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.528    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.617 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.617    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.706 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.707    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.796 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.796    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.026 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.226     6.252    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__3[61]
    SLICE_X10Y51         LUT3 (Prop_lut3_I0_O)        0.225     6.477 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[29]_i_1/O
                         net (fo=1, routed)           0.000     6.477    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[29]_i_1_n_0
    SLICE_X10Y51         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.158     6.397    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    SLICE_X10Y51         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[29]/C
                         clock pessimism              0.293     6.690    
                         clock uncertainty           -0.118     6.572    
    SLICE_X10Y51         FDRE (Setup_fdre_C_D)        0.069     6.641    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[29]
  -------------------------------------------------------------------
                         required time                          6.641    
                         arrival time                          -6.477    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 5.880ns (89.344%)  route 0.701ns (10.656%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.396 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.161ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.456    -0.161    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    DSP48_X0Y16          DSP48E1                                      r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     2.937 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/PCOUT[47]
                         net (fo=1, routed)           0.002     2.939    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     4.046 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2/P[0]
                         net (fo=3, routed)           0.485     4.531    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2_n_105
    SLICE_X11Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     4.905 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.905    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.994 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.994    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.083 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.083    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.172 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.172    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.261 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.350 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.350    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.439 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.439    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.528 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.528    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.617 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.617    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.706 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.707    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.796 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.796    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.977 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.213     6.190    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__3[62]
    SLICE_X9Y51          LUT3 (Prop_lut3_I0_O)        0.230     6.420 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[30]_i_1/O
                         net (fo=1, routed)           0.000     6.420    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[30]_i_1_n_0
    SLICE_X9Y51          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.157     6.396    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    SLICE_X9Y51          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[30]/C
                         clock pessimism              0.293     6.689    
                         clock uncertainty           -0.118     6.571    
    SLICE_X9Y51          FDRE (Setup_fdre_C_D)        0.033     6.604    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[30]
  -------------------------------------------------------------------
                         required time                          6.604    
                         arrival time                          -6.420    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.760ns  (logic 5.852ns (86.571%)  route 0.908ns (13.429%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.633ns = ( 6.510 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.161ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.456    -0.161    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    DSP48_X0Y16          DSP48E1                                      r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     2.937 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/PCOUT[47]
                         net (fo=1, routed)           0.002     2.939    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     4.046 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2/P[0]
                         net (fo=3, routed)           0.485     4.531    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2_n_105
    SLICE_X11Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     4.905 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.905    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.994 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.994    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.083 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.083    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.172 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.172    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.261 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.350 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.350    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.439 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.439    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.528 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.528    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.617 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.617    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.706 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.707    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.796 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.796    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.955 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.420     6.375    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__3[60]
    SLICE_X10Y49         LUT3 (Prop_lut3_I0_O)        0.224     6.599 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[28]_i_1/O
                         net (fo=1, routed)           0.000     6.599    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[28]_i_1_n_0
    SLICE_X10Y49         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.272     6.510    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    SLICE_X10Y49         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[28]/C
                         clock pessimism              0.371     6.882    
                         clock uncertainty           -0.118     6.764    
    SLICE_X10Y49         FDRE (Setup_fdre_C_D)        0.070     6.834    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[28]
  -------------------------------------------------------------------
                         required time                          6.834    
                         arrival time                          -6.599    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.559ns  (logic 5.848ns (89.156%)  route 0.711ns (10.844%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 6.397 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.161ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.456    -0.161    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    DSP48_X0Y16          DSP48E1                                      r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     2.937 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/PCOUT[47]
                         net (fo=1, routed)           0.002     2.939    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     4.046 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2/P[0]
                         net (fo=3, routed)           0.485     4.531    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2_n_105
    SLICE_X11Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     4.905 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.905    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.994 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.994    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.083 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.083    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.172 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.172    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.261 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.350 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.350    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.439 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.439    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.528 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.528    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.617 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.617    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.706 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.707    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.941 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.223     6.164    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__3[59]
    SLICE_X10Y50         LUT3 (Prop_lut3_I0_O)        0.234     6.398 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[27]_i_1/O
                         net (fo=1, routed)           0.000     6.398    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[27]_i_1_n_0
    SLICE_X10Y50         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.158     6.397    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    SLICE_X10Y50         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]/C
                         clock pessimism              0.293     6.690    
                         clock uncertainty           -0.118     6.572    
    SLICE_X10Y50         FDRE (Setup_fdre_C_D)        0.072     6.644    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]
  -------------------------------------------------------------------
                         required time                          6.644    
                         arrival time                          -6.398    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.550ns  (logic 5.835ns (89.090%)  route 0.715ns (10.910%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 6.397 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.161ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.456    -0.161    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    DSP48_X0Y16          DSP48E1                                      r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     2.937 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/PCOUT[47]
                         net (fo=1, routed)           0.002     2.939    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     4.046 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2/P[0]
                         net (fo=3, routed)           0.485     4.531    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2_n_105
    SLICE_X11Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     4.905 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.905    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.994 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.994    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.083 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.083    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.172 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.172    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.261 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.350 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.350    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.439 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.439    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.528 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.528    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.617 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.617    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.706 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.707    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.937 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.226     6.163    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__3[57]
    SLICE_X10Y50         LUT3 (Prop_lut3_I0_O)        0.225     6.388 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[25]_i_1/O
                         net (fo=1, routed)           0.000     6.388    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[25]_i_1_n_0
    SLICE_X10Y50         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.158     6.397    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    SLICE_X10Y50         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[25]/C
                         clock pessimism              0.293     6.690    
                         clock uncertainty           -0.118     6.572    
    SLICE_X10Y50         FDRE (Setup_fdre_C_D)        0.069     6.641    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[25]
  -------------------------------------------------------------------
                         required time                          6.641    
                         arrival time                          -6.388    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.541ns  (logic 2.525ns (38.605%)  route 4.016ns (61.395%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 6.392 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.200ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.417    -0.200    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.646 r  sigma/sigma_tile/ram/ram_dual/ram_reg_2/DOADO[1]
                         net (fo=4, routed)           1.194     2.840    sigma/sigma_tile/ram/ram_dual/bus1_rdata[9]
    SLICE_X10Y65         LUT6 (Prop_lut6_I1_O)        0.097     2.937 r  sigma/sigma_tile/ram/ram_dual/RD_DATA_reg[1]_i_2/O
                         net (fo=2, routed)           0.352     3.289    sigma/sigma_tile/arb_cpu/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][23]_0[1]
    SLICE_X11Y65         LUT5 (Prop_lut5_I1_O)        0.097     3.386 f  sigma/sigma_tile/arb_cpu/gensticky_genpstage_MEMWB_TRX_BUF[0][genmcopipe_handle_data_mem][rdata][1]_i_2/O
                         net (fo=2, routed)           0.330     3.716    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][1]_0
    SLICE_X12Y65         LUT6 (Prop_lut6_I5_O)        0.097     3.813 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][1]_i_2/O
                         net (fo=1, routed)           0.608     4.421    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][1]_i_2_n_0
    SLICE_X28Y64         LUT6 (Prop_lut6_I0_O)        0.097     4.518 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][1]_i_1/O
                         net (fo=34, routed)          0.553     5.070    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_LOCAL[rd_wdata][1]
    SLICE_X29Y60         LUT3 (Prop_lut3_I2_O)        0.097     5.167 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][1]_i_4/O
                         net (fo=1, routed)           0.570     5.737    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][1]_i_4_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I1_O)        0.097     5.834 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][1]_i_3/O
                         net (fo=1, routed)           0.409     6.243    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][1]_i_3_n_0
    SLICE_X28Y55         LUT5 (Prop_lut5_I4_O)        0.097     6.340 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][1]_i_1/O
                         net (fo=1, routed)           0.000     6.340    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op1_wide][1]
    SLICE_X28Y55         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.153     6.392    sigma/sigma_tile/riscv/clk_out1
    SLICE_X28Y55         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][1]/C
                         clock pessimism              0.293     6.685    
                         clock uncertainty           -0.118     6.567    
    SLICE_X28Y55         FDRE (Setup_fdre_C_D)        0.030     6.597    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][1]
  -------------------------------------------------------------------
                         required time                          6.597    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.702ns  (logic 2.525ns (37.677%)  route 4.177ns (62.323%))
  Logic Levels:           7  (LUT4=1 LUT6=6)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.396 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.297    -0.320    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y10         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.526 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOBDO[2]
                         net (fo=9, routed)           0.713     2.239    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X9Y57          LUT4 (Prop_lut4_I1_O)        0.097     2.336 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_9/O
                         net (fo=11, routed)          0.511     2.847    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_9_n_0
    SLICE_X9Y57          LUT6 (Prop_lut6_I3_O)        0.097     2.944 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_15/O
                         net (fo=2, routed)           0.598     3.542    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_15_n_0
    SLICE_X12Y58         LUT6 (Prop_lut6_I1_O)        0.097     3.639 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_12/O
                         net (fo=3, routed)           0.400     4.039    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_12_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I0_O)        0.097     4.136 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6/O
                         net (fo=4, routed)           0.422     4.558    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6_n_0
    SLICE_X14Y54         LUT6 (Prop_lut6_I5_O)        0.097     4.655 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mret_req][0]_i_2/O
                         net (fo=104, routed)         0.893     5.548    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mret_req][0]_i_2_n_0
    SLICE_X29Y57         LUT6 (Prop_lut6_I0_O)        0.097     5.645 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_1/O
                         net (fo=3, routed)           0.641     6.285    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][immediate][23]
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.097     6.382 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op2_wide][23]_i_1/O
                         net (fo=1, routed)           0.000     6.382    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op2_wide][23]
    SLICE_X15Y57         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.157     6.396    sigma/sigma_tile/riscv/clk_out1
    SLICE_X15Y57         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][23]/C
                         clock pessimism              0.348     6.743    
                         clock uncertainty           -0.118     6.625    
    SLICE_X15Y57         FDRE (Setup_fdre_C_D)        0.033     6.658    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][23]
  -------------------------------------------------------------------
                         required time                          6.658    
                         arrival time                          -6.382    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.771ns  (logic 2.570ns (37.958%)  route 4.201ns (62.042%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.634ns = ( 6.509 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.282    -0.335    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y15         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.511 r  sigma/sigma_tile/ram/ram_dual/ram_reg_7/DOADO[3]
                         net (fo=7, routed)           1.071     2.582    sigma/sigma_tile/ram/ram_dual/bus1_rdata[31]
    SLICE_X15Y74         LUT3 (Prop_lut3_I1_O)        0.097     2.679 r  sigma/sigma_tile/ram/ram_dual/gensticky_genpstage_MEMWB_TRX_BUF[0][genmcopipe_handle_data_mem][rdata][31]_i_3/O
                         net (fo=2, routed)           0.880     3.560    sigma/sigma_tile/riscv/dmem_if\\.rdata[1]
    SLICE_X15Y70         LUT6 (Prop_lut6_I1_O)        0.239     3.799 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_6/O
                         net (fo=1, routed)           0.401     4.200    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_6_n_0
    SLICE_X15Y68         LUT6 (Prop_lut6_I2_O)        0.097     4.297 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_2/O
                         net (fo=33, routed)          0.798     5.095    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_LOCAL[rd_wdata][31]
    SLICE_X13Y60         LUT2 (Prop_lut2_I0_O)        0.097     5.192 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_8/O
                         net (fo=1, routed)           0.564     5.755    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_8_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I4_O)        0.097     5.852 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_2/O
                         net (fo=2, routed)           0.487     6.339    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_2_n_0
    SLICE_X16Y49         LUT6 (Prop_lut6_I2_O)        0.097     6.436 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_1/O
                         net (fo=1, routed)           0.000     6.436    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_1_n_0
    SLICE_X16Y49         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.271     6.509    sigma/sigma_tile/riscv/clk_out1
    SLICE_X16Y49         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][32]/C
                         clock pessimism              0.293     6.802    
                         clock uncertainty           -0.118     6.684    
    SLICE_X16Y49         FDRE (Setup_fdre_C_D)        0.030     6.714    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][32]
  -------------------------------------------------------------------
                         required time                          6.714    
                         arrival time                          -6.436    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.330ns  (logic 2.525ns (39.888%)  route 3.805ns (60.112%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.634ns = ( 6.509 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.297    -0.320    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y10         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.526 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOBDO[2]
                         net (fo=9, routed)           0.713     2.239    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X9Y57          LUT4 (Prop_lut4_I1_O)        0.097     2.336 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_9/O
                         net (fo=11, routed)          0.511     2.847    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_9_n_0
    SLICE_X9Y57          LUT6 (Prop_lut6_I3_O)        0.097     2.944 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_15/O
                         net (fo=2, routed)           0.598     3.542    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_15_n_0
    SLICE_X12Y58         LUT6 (Prop_lut6_I1_O)        0.097     3.639 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_12/O
                         net (fo=3, routed)           0.400     4.039    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_12_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I0_O)        0.097     4.136 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6/O
                         net (fo=4, routed)           0.529     4.664    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6_n_0
    SLICE_X13Y55         LUT6 (Prop_lut6_I0_O)        0.097     4.761 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=3, routed)           0.107     4.868    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X13Y55         LUT6 (Prop_lut6_I1_O)        0.097     4.965 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=134, routed)         0.430     5.395    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X13Y53         LUT2 (Prop_lut2_I1_O)        0.097     5.492 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.519     6.011    sigma/sigma_tile/riscv/SR[0]
    SLICE_X12Y49         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.271     6.509    sigma/sigma_tile/riscv/clk_out1
    SLICE_X12Y49         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]/C
                         clock pessimism              0.293     6.802    
                         clock uncertainty           -0.118     6.684    
    SLICE_X12Y49         FDRE (Setup_fdre_C_R)       -0.373     6.311    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]
  -------------------------------------------------------------------
                         required time                          6.311    
                         arrival time                          -6.011    
  -------------------------------------------------------------------
                         slack                                  0.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.679%)  route 0.131ns (41.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.634    -0.530    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X45Y45         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[1]/Q
                         net (fo=5, routed)           0.131    -0.258    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg_n_0_[1]
    SLICE_X42Y45         LUT6 (Prop_lut6_I5_O)        0.045    -0.213 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[1]
    SLICE_X42Y45         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.909    -0.764    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X42Y45         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[1]/C
                         clock pessimism              0.251    -0.514    
    SLICE_X42Y45         FDRE (Hold_fdre_C_D)         0.120    -0.394    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.037%)  route 0.104ns (35.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.566    -0.598    sigma/udm/udm_controller/clk_out1
    SLICE_X13Y79         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  sigma/udm/udm_controller/RD_DATA_reg_reg[16]/Q
                         net (fo=1, routed)           0.104    -0.353    sigma/udm/udm_controller/in45[8]
    SLICE_X13Y78         LUT6 (Prop_lut6_I0_O)        0.045    -0.308 r  sigma/udm/udm_controller/RD_DATA_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    sigma/udm/udm_controller/RD_DATA_reg[8]
    SLICE_X13Y78         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.834    -0.839    sigma/udm/udm_controller/clk_out1
    SLICE_X13Y78         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[8]/C
                         clock pessimism              0.254    -0.585    
    SLICE_X13Y78         FDRE (Hold_fdre_C_D)         0.092    -0.493    sigma/udm/udm_controller/RD_DATA_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 sigma/gpio_bi_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/csr_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.209ns (72.067%)  route 0.081ns (27.933%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.563    -0.601    sigma/clk_out1
    SLICE_X12Y73         FDRE                                         r  sigma/gpio_bi_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  sigma/gpio_bi_reg_reg[18]/Q
                         net (fo=1, routed)           0.081    -0.356    sigma/sigma_tile/riscv/csr_rdata_reg[23]_0[10]
    SLICE_X13Y73         LUT3 (Prop_lut3_I2_O)        0.045    -0.311 r  sigma/sigma_tile/riscv/csr_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    sigma/csr_rdata[18]
    SLICE_X13Y73         FDRE                                         r  sigma/csr_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.831    -0.842    sigma/clk_out1
    SLICE_X13Y73         FDRE                                         r  sigma/csr_rdata_reg[18]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X13Y73         FDRE (Hold_fdre_C_D)         0.091    -0.497    sigma/csr_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 sigma/udm/uart_tx/databuf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/uart_tx/tx_o_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.746%)  route 0.114ns (35.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.570    -0.594    sigma/udm/uart_tx/clk_out1
    SLICE_X8Y83          FDRE                                         r  sigma/udm/uart_tx/databuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  sigma/udm/uart_tx/databuf_reg[0]/Q
                         net (fo=1, routed)           0.114    -0.316    sigma/udm/uart_tx/databuf_reg_n_0_[0]
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.045    -0.271 r  sigma/udm/uart_tx/tx_o_i_2/O
                         net (fo=1, routed)           0.000    -0.271    sigma/udm/uart_tx/tx_o_i_2_n_0
    SLICE_X8Y85          FDSE                                         r  sigma/udm/uart_tx/tx_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.841    -0.832    sigma/udm/uart_tx/clk_out1
    SLICE_X8Y85          FDSE                                         r  sigma/udm/uart_tx/tx_o_reg/C
                         clock pessimism              0.254    -0.578    
    SLICE_X8Y85          FDSE (Hold_fdse_C_D)         0.120    -0.458    sigma/udm/uart_tx/tx_o_reg
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_inst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.792%)  route 0.106ns (36.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.635    -0.529    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X40Y47         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_inst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_inst_q_reg/Q
                         net (fo=33, routed)          0.106    -0.282    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_inst_q_reg_0
    SLICE_X41Y47         LUT3 (Prop_lut3_I1_O)        0.045    -0.237 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[0]
    SLICE_X41Y47         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.911    -0.762    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X41Y47         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[0]/C
                         clock pessimism              0.247    -0.516    
    SLICE_X41Y47         FDRE (Hold_fdre_C_D)         0.091    -0.425    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_dout_bo_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.716%)  route 0.142ns (43.284%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.569    -0.595    sigma/udm/udm_controller/clk_out1
    SLICE_X9Y82          FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  sigma/udm/udm_controller/tx_dout_bo_reg[1]/Q
                         net (fo=1, routed)           0.142    -0.312    sigma/udm/uart_tx/tx_dout_bo_0[1]
    SLICE_X8Y83          LUT4 (Prop_lut4_I3_O)        0.045    -0.267 r  sigma/udm/uart_tx/databuf[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    sigma/udm/uart_tx/databuf[1]
    SLICE_X8Y83          FDRE                                         r  sigma/udm/uart_tx/databuf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.839    -0.834    sigma/udm/uart_tx/clk_out1
    SLICE_X8Y83          FDRE                                         r  sigma/udm/uart_tx/databuf_reg[1]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X8Y83          FDRE (Hold_fdre_C_D)         0.120    -0.460    sigma/udm/uart_tx/databuf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.227%)  route 0.163ns (46.773%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.565    -0.599    sigma/udm/udm_controller/clk_out1
    SLICE_X13Y77         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sigma/udm/udm_controller/RD_DATA_reg_reg[9]/Q
                         net (fo=1, routed)           0.163    -0.295    sigma/udm/udm_controller/in45[1]
    SLICE_X10Y76         LUT6 (Prop_lut6_I0_O)        0.045    -0.250 r  sigma/udm/udm_controller/RD_DATA_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    sigma/udm/udm_controller/RD_DATA_reg[1]
    SLICE_X10Y76         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.831    -0.842    sigma/udm/udm_controller/clk_out1
    SLICE_X10Y76         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[1]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X10Y76         FDRE (Hold_fdre_C_D)         0.120    -0.447    sigma/udm/udm_controller/RD_DATA_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/invert_res_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.430%)  route 0.117ns (38.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.635    -0.529    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X40Y49         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/invert_res_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/invert_res_q_reg/Q
                         net (fo=32, routed)          0.117    -0.271    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/invert_res_q_reg_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I4_O)        0.045    -0.226 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[17]
    SLICE_X41Y49         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.911    -0.762    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X41Y49         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[17]/C
                         clock pessimism              0.247    -0.516    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.091    -0.425    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.354%)  route 0.150ns (44.646%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.635    -0.529    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X45Y47         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[8]/Q
                         net (fo=5, routed)           0.150    -0.238    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg_n_0_[8]
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.045    -0.193 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[8]
    SLICE_X42Y46         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.909    -0.764    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X42Y46         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[8]/C
                         clock pessimism              0.251    -0.514    
    SLICE_X42Y46         FDRE (Hold_fdre_C_D)         0.121    -0.393    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/timer_period_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/sfr/host\\.rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.487%)  route 0.149ns (44.513%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.562    -0.602    sigma/sigma_tile/sfr/clk_out1
    SLICE_X11Y75         FDRE                                         r  sigma/sigma_tile/sfr/timer_period_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  sigma/sigma_tile/sfr/timer_period_reg[23]/Q
                         net (fo=2, routed)           0.149    -0.312    sigma/sigma_tile/riscv/host\\.rdata_reg[31][20]
    SLICE_X10Y75         LUT5 (Prop_lut5_I1_O)        0.045    -0.267 r  sigma/sigma_tile/riscv/host\\.rdata[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    sigma/sigma_tile/sfr/host\\.rdata_reg[23]_0
    SLICE_X10Y75         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.830    -0.843    sigma/sigma_tile/sfr/clk_out1
    SLICE_X10Y75         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[23]/C
                         clock pessimism              0.254    -0.589    
    SLICE_X10Y75         FDRE (Hold_fdre_C_D)         0.121    -0.468    sigma/sigma_tile/sfr/host\\.rdata_reg[23]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_1
Waveform(ns):       { 0.000 3.571 }
Period(ns):         7.143
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y10     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y10     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y11     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y11     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y9      sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y9      sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y12     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y12     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y13     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y13     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       7.143       206.217    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X39Y73     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[30][14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X39Y73     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[30][15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X39Y73     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[30][16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X10Y71     sigma/csr_rdata_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X8Y49      sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_wr_ptr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X39Y73     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[30][28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X40Y60     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[30][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X42Y64     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[30][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X10Y71     sigma/csr_rdata_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X40Y73     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[31][21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X14Y76     sigma/csr_rdata_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X14Y76     sigma/csr_rdata_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X14Y76     sigma/csr_rdata_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X45Y75     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[30][12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X29Y79     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[30][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X45Y75     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[30][21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X14Y76     sigma/csr_rdata_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X13Y76     sigma/csr_rdata_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X13Y73     sigma/csr_rdata_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X14Y76     sigma/csr_rdata_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk_1
  To Clock:  clkfbout_sys_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.648ns  (logic 5.937ns (89.301%)  route 0.711ns (10.699%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 6.397 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.161ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.456    -0.161    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    DSP48_X0Y16          DSP48E1                                      r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     2.937 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/PCOUT[47]
                         net (fo=1, routed)           0.002     2.939    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     4.046 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2/P[0]
                         net (fo=3, routed)           0.485     4.531    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2_n_105
    SLICE_X11Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     4.905 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.905    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.994 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.994    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.083 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.083    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.172 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.172    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.261 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.350 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.350    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.439 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.439    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.528 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.528    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.617 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.617    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.706 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.707    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.796 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.796    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.030 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.223     6.253    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__3[63]
    SLICE_X10Y51         LUT3 (Prop_lut3_I0_O)        0.234     6.487 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[31]_i_1/O
                         net (fo=1, routed)           0.000     6.487    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[31]_i_1_n_0
    SLICE_X10Y51         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.158     6.397    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    SLICE_X10Y51         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]/C
                         clock pessimism              0.293     6.690    
                         clock uncertainty           -0.120     6.570    
    SLICE_X10Y51         FDRE (Setup_fdre_C_D)        0.072     6.642    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]
  -------------------------------------------------------------------
                         required time                          6.642    
                         arrival time                          -6.487    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.161ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.639ns  (logic 5.924ns (89.236%)  route 0.715ns (10.764%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 6.397 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.161ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.456    -0.161    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    DSP48_X0Y16          DSP48E1                                      r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     2.937 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/PCOUT[47]
                         net (fo=1, routed)           0.002     2.939    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     4.046 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2/P[0]
                         net (fo=3, routed)           0.485     4.531    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2_n_105
    SLICE_X11Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     4.905 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.905    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.994 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.994    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.083 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.083    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.172 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.172    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.261 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.350 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.350    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.439 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.439    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.528 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.528    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.617 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.617    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.706 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.707    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.796 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.796    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.026 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.226     6.252    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__3[61]
    SLICE_X10Y51         LUT3 (Prop_lut3_I0_O)        0.225     6.477 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[29]_i_1/O
                         net (fo=1, routed)           0.000     6.477    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[29]_i_1_n_0
    SLICE_X10Y51         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.158     6.397    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    SLICE_X10Y51         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[29]/C
                         clock pessimism              0.293     6.690    
                         clock uncertainty           -0.120     6.570    
    SLICE_X10Y51         FDRE (Setup_fdre_C_D)        0.069     6.639    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[29]
  -------------------------------------------------------------------
                         required time                          6.639    
                         arrival time                          -6.477    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 5.880ns (89.344%)  route 0.701ns (10.656%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.396 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.161ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.456    -0.161    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    DSP48_X0Y16          DSP48E1                                      r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     2.937 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/PCOUT[47]
                         net (fo=1, routed)           0.002     2.939    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     4.046 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2/P[0]
                         net (fo=3, routed)           0.485     4.531    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2_n_105
    SLICE_X11Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     4.905 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.905    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.994 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.994    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.083 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.083    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.172 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.172    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.261 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.350 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.350    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.439 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.439    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.528 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.528    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.617 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.617    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.706 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.707    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.796 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.796    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.977 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.213     6.190    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__3[62]
    SLICE_X9Y51          LUT3 (Prop_lut3_I0_O)        0.230     6.420 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[30]_i_1/O
                         net (fo=1, routed)           0.000     6.420    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[30]_i_1_n_0
    SLICE_X9Y51          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.157     6.396    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    SLICE_X9Y51          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[30]/C
                         clock pessimism              0.293     6.689    
                         clock uncertainty           -0.120     6.569    
    SLICE_X9Y51          FDRE (Setup_fdre_C_D)        0.033     6.602    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[30]
  -------------------------------------------------------------------
                         required time                          6.602    
                         arrival time                          -6.420    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.760ns  (logic 5.852ns (86.571%)  route 0.908ns (13.429%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.633ns = ( 6.510 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.161ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.456    -0.161    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    DSP48_X0Y16          DSP48E1                                      r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     2.937 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/PCOUT[47]
                         net (fo=1, routed)           0.002     2.939    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     4.046 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2/P[0]
                         net (fo=3, routed)           0.485     4.531    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2_n_105
    SLICE_X11Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     4.905 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.905    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.994 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.994    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.083 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.083    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.172 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.172    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.261 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.350 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.350    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.439 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.439    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.528 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.528    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.617 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.617    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.706 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.707    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.796 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.796    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.955 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.420     6.375    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__3[60]
    SLICE_X10Y49         LUT3 (Prop_lut3_I0_O)        0.224     6.599 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[28]_i_1/O
                         net (fo=1, routed)           0.000     6.599    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[28]_i_1_n_0
    SLICE_X10Y49         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.272     6.510    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    SLICE_X10Y49         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[28]/C
                         clock pessimism              0.371     6.882    
                         clock uncertainty           -0.120     6.762    
    SLICE_X10Y49         FDRE (Setup_fdre_C_D)        0.070     6.832    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[28]
  -------------------------------------------------------------------
                         required time                          6.832    
                         arrival time                          -6.599    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.559ns  (logic 5.848ns (89.156%)  route 0.711ns (10.844%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 6.397 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.161ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.456    -0.161    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    DSP48_X0Y16          DSP48E1                                      r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     2.937 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/PCOUT[47]
                         net (fo=1, routed)           0.002     2.939    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     4.046 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2/P[0]
                         net (fo=3, routed)           0.485     4.531    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2_n_105
    SLICE_X11Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     4.905 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.905    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.994 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.994    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.083 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.083    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.172 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.172    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.261 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.350 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.350    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.439 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.439    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.528 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.528    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.617 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.617    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.706 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.707    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.941 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.223     6.164    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__3[59]
    SLICE_X10Y50         LUT3 (Prop_lut3_I0_O)        0.234     6.398 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[27]_i_1/O
                         net (fo=1, routed)           0.000     6.398    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[27]_i_1_n_0
    SLICE_X10Y50         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.158     6.397    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    SLICE_X10Y50         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]/C
                         clock pessimism              0.293     6.690    
                         clock uncertainty           -0.120     6.570    
    SLICE_X10Y50         FDRE (Setup_fdre_C_D)        0.072     6.642    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]
  -------------------------------------------------------------------
                         required time                          6.642    
                         arrival time                          -6.398    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.550ns  (logic 5.835ns (89.090%)  route 0.715ns (10.910%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 6.397 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.161ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.456    -0.161    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    DSP48_X0Y16          DSP48E1                                      r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     2.937 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/PCOUT[47]
                         net (fo=1, routed)           0.002     2.939    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     4.046 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2/P[0]
                         net (fo=3, routed)           0.485     4.531    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2_n_105
    SLICE_X11Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     4.905 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.905    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.994 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.994    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.083 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.083    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.172 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.172    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.261 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.350 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.350    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.439 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.439    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.528 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.528    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.617 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.617    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.706 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.707    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.937 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.226     6.163    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__3[57]
    SLICE_X10Y50         LUT3 (Prop_lut3_I0_O)        0.225     6.388 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[25]_i_1/O
                         net (fo=1, routed)           0.000     6.388    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[25]_i_1_n_0
    SLICE_X10Y50         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.158     6.397    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    SLICE_X10Y50         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[25]/C
                         clock pessimism              0.293     6.690    
                         clock uncertainty           -0.120     6.570    
    SLICE_X10Y50         FDRE (Setup_fdre_C_D)        0.069     6.639    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[25]
  -------------------------------------------------------------------
                         required time                          6.639    
                         arrival time                          -6.388    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.541ns  (logic 2.525ns (38.605%)  route 4.016ns (61.395%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 6.392 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.200ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.417    -0.200    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.646 r  sigma/sigma_tile/ram/ram_dual/ram_reg_2/DOADO[1]
                         net (fo=4, routed)           1.194     2.840    sigma/sigma_tile/ram/ram_dual/bus1_rdata[9]
    SLICE_X10Y65         LUT6 (Prop_lut6_I1_O)        0.097     2.937 r  sigma/sigma_tile/ram/ram_dual/RD_DATA_reg[1]_i_2/O
                         net (fo=2, routed)           0.352     3.289    sigma/sigma_tile/arb_cpu/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][23]_0[1]
    SLICE_X11Y65         LUT5 (Prop_lut5_I1_O)        0.097     3.386 f  sigma/sigma_tile/arb_cpu/gensticky_genpstage_MEMWB_TRX_BUF[0][genmcopipe_handle_data_mem][rdata][1]_i_2/O
                         net (fo=2, routed)           0.330     3.716    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][1]_0
    SLICE_X12Y65         LUT6 (Prop_lut6_I5_O)        0.097     3.813 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][1]_i_2/O
                         net (fo=1, routed)           0.608     4.421    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][1]_i_2_n_0
    SLICE_X28Y64         LUT6 (Prop_lut6_I0_O)        0.097     4.518 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][1]_i_1/O
                         net (fo=34, routed)          0.553     5.070    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_LOCAL[rd_wdata][1]
    SLICE_X29Y60         LUT3 (Prop_lut3_I2_O)        0.097     5.167 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][1]_i_4/O
                         net (fo=1, routed)           0.570     5.737    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][1]_i_4_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I1_O)        0.097     5.834 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][1]_i_3/O
                         net (fo=1, routed)           0.409     6.243    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][1]_i_3_n_0
    SLICE_X28Y55         LUT5 (Prop_lut5_I4_O)        0.097     6.340 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][1]_i_1/O
                         net (fo=1, routed)           0.000     6.340    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op1_wide][1]
    SLICE_X28Y55         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.153     6.392    sigma/sigma_tile/riscv/clk_out1
    SLICE_X28Y55         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][1]/C
                         clock pessimism              0.293     6.685    
                         clock uncertainty           -0.120     6.565    
    SLICE_X28Y55         FDRE (Setup_fdre_C_D)        0.030     6.595    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][1]
  -------------------------------------------------------------------
                         required time                          6.595    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.702ns  (logic 2.525ns (37.677%)  route 4.177ns (62.323%))
  Logic Levels:           7  (LUT4=1 LUT6=6)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.396 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.297    -0.320    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y10         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.526 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOBDO[2]
                         net (fo=9, routed)           0.713     2.239    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X9Y57          LUT4 (Prop_lut4_I1_O)        0.097     2.336 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_9/O
                         net (fo=11, routed)          0.511     2.847    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_9_n_0
    SLICE_X9Y57          LUT6 (Prop_lut6_I3_O)        0.097     2.944 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_15/O
                         net (fo=2, routed)           0.598     3.542    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_15_n_0
    SLICE_X12Y58         LUT6 (Prop_lut6_I1_O)        0.097     3.639 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_12/O
                         net (fo=3, routed)           0.400     4.039    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_12_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I0_O)        0.097     4.136 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6/O
                         net (fo=4, routed)           0.422     4.558    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6_n_0
    SLICE_X14Y54         LUT6 (Prop_lut6_I5_O)        0.097     4.655 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mret_req][0]_i_2/O
                         net (fo=104, routed)         0.893     5.548    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mret_req][0]_i_2_n_0
    SLICE_X29Y57         LUT6 (Prop_lut6_I0_O)        0.097     5.645 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_1/O
                         net (fo=3, routed)           0.641     6.285    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][immediate][23]
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.097     6.382 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op2_wide][23]_i_1/O
                         net (fo=1, routed)           0.000     6.382    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op2_wide][23]
    SLICE_X15Y57         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.157     6.396    sigma/sigma_tile/riscv/clk_out1
    SLICE_X15Y57         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][23]/C
                         clock pessimism              0.348     6.743    
                         clock uncertainty           -0.120     6.623    
    SLICE_X15Y57         FDRE (Setup_fdre_C_D)        0.033     6.656    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][23]
  -------------------------------------------------------------------
                         required time                          6.656    
                         arrival time                          -6.382    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.771ns  (logic 2.570ns (37.958%)  route 4.201ns (62.042%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.634ns = ( 6.509 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.282    -0.335    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y15         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.511 r  sigma/sigma_tile/ram/ram_dual/ram_reg_7/DOADO[3]
                         net (fo=7, routed)           1.071     2.582    sigma/sigma_tile/ram/ram_dual/bus1_rdata[31]
    SLICE_X15Y74         LUT3 (Prop_lut3_I1_O)        0.097     2.679 r  sigma/sigma_tile/ram/ram_dual/gensticky_genpstage_MEMWB_TRX_BUF[0][genmcopipe_handle_data_mem][rdata][31]_i_3/O
                         net (fo=2, routed)           0.880     3.560    sigma/sigma_tile/riscv/dmem_if\\.rdata[1]
    SLICE_X15Y70         LUT6 (Prop_lut6_I1_O)        0.239     3.799 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_6/O
                         net (fo=1, routed)           0.401     4.200    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_6_n_0
    SLICE_X15Y68         LUT6 (Prop_lut6_I2_O)        0.097     4.297 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_2/O
                         net (fo=33, routed)          0.798     5.095    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_LOCAL[rd_wdata][31]
    SLICE_X13Y60         LUT2 (Prop_lut2_I0_O)        0.097     5.192 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_8/O
                         net (fo=1, routed)           0.564     5.755    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_8_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I4_O)        0.097     5.852 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_2/O
                         net (fo=2, routed)           0.487     6.339    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_2_n_0
    SLICE_X16Y49         LUT6 (Prop_lut6_I2_O)        0.097     6.436 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_1/O
                         net (fo=1, routed)           0.000     6.436    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_1_n_0
    SLICE_X16Y49         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.271     6.509    sigma/sigma_tile/riscv/clk_out1
    SLICE_X16Y49         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][32]/C
                         clock pessimism              0.293     6.802    
                         clock uncertainty           -0.120     6.682    
    SLICE_X16Y49         FDRE (Setup_fdre_C_D)        0.030     6.712    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][32]
  -------------------------------------------------------------------
                         required time                          6.712    
                         arrival time                          -6.436    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.299ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.330ns  (logic 2.525ns (39.888%)  route 3.805ns (60.112%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.634ns = ( 6.509 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.297    -0.320    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y10         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.526 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOBDO[2]
                         net (fo=9, routed)           0.713     2.239    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X9Y57          LUT4 (Prop_lut4_I1_O)        0.097     2.336 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_9/O
                         net (fo=11, routed)          0.511     2.847    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_9_n_0
    SLICE_X9Y57          LUT6 (Prop_lut6_I3_O)        0.097     2.944 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_15/O
                         net (fo=2, routed)           0.598     3.542    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_15_n_0
    SLICE_X12Y58         LUT6 (Prop_lut6_I1_O)        0.097     3.639 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_12/O
                         net (fo=3, routed)           0.400     4.039    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_12_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I0_O)        0.097     4.136 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6/O
                         net (fo=4, routed)           0.529     4.664    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6_n_0
    SLICE_X13Y55         LUT6 (Prop_lut6_I0_O)        0.097     4.761 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=3, routed)           0.107     4.868    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X13Y55         LUT6 (Prop_lut6_I1_O)        0.097     4.965 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=134, routed)         0.430     5.395    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X13Y53         LUT2 (Prop_lut2_I1_O)        0.097     5.492 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.519     6.011    sigma/sigma_tile/riscv/SR[0]
    SLICE_X12Y49         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.271     6.509    sigma/sigma_tile/riscv/clk_out1
    SLICE_X12Y49         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]/C
                         clock pessimism              0.293     6.802    
                         clock uncertainty           -0.120     6.682    
    SLICE_X12Y49         FDRE (Setup_fdre_C_R)       -0.373     6.309    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]
  -------------------------------------------------------------------
                         required time                          6.309    
                         arrival time                          -6.011    
  -------------------------------------------------------------------
                         slack                                  0.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.679%)  route 0.131ns (41.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.634    -0.530    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X45Y45         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[1]/Q
                         net (fo=5, routed)           0.131    -0.258    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg_n_0_[1]
    SLICE_X42Y45         LUT6 (Prop_lut6_I5_O)        0.045    -0.213 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[1]
    SLICE_X42Y45         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.909    -0.764    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X42Y45         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[1]/C
                         clock pessimism              0.251    -0.514    
                         clock uncertainty            0.120    -0.394    
    SLICE_X42Y45         FDRE (Hold_fdre_C_D)         0.120    -0.274    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.037%)  route 0.104ns (35.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.566    -0.598    sigma/udm/udm_controller/clk_out1
    SLICE_X13Y79         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  sigma/udm/udm_controller/RD_DATA_reg_reg[16]/Q
                         net (fo=1, routed)           0.104    -0.353    sigma/udm/udm_controller/in45[8]
    SLICE_X13Y78         LUT6 (Prop_lut6_I0_O)        0.045    -0.308 r  sigma/udm/udm_controller/RD_DATA_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    sigma/udm/udm_controller/RD_DATA_reg[8]
    SLICE_X13Y78         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.834    -0.839    sigma/udm/udm_controller/clk_out1
    SLICE_X13Y78         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[8]/C
                         clock pessimism              0.254    -0.585    
                         clock uncertainty            0.120    -0.465    
    SLICE_X13Y78         FDRE (Hold_fdre_C_D)         0.092    -0.373    sigma/udm/udm_controller/RD_DATA_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 sigma/gpio_bi_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/csr_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.209ns (72.067%)  route 0.081ns (27.933%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.563    -0.601    sigma/clk_out1
    SLICE_X12Y73         FDRE                                         r  sigma/gpio_bi_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  sigma/gpio_bi_reg_reg[18]/Q
                         net (fo=1, routed)           0.081    -0.356    sigma/sigma_tile/riscv/csr_rdata_reg[23]_0[10]
    SLICE_X13Y73         LUT3 (Prop_lut3_I2_O)        0.045    -0.311 r  sigma/sigma_tile/riscv/csr_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    sigma/csr_rdata[18]
    SLICE_X13Y73         FDRE                                         r  sigma/csr_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.831    -0.842    sigma/clk_out1
    SLICE_X13Y73         FDRE                                         r  sigma/csr_rdata_reg[18]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.120    -0.468    
    SLICE_X13Y73         FDRE (Hold_fdre_C_D)         0.091    -0.377    sigma/csr_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 sigma/udm/uart_tx/databuf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/uart_tx/tx_o_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.746%)  route 0.114ns (35.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.570    -0.594    sigma/udm/uart_tx/clk_out1
    SLICE_X8Y83          FDRE                                         r  sigma/udm/uart_tx/databuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  sigma/udm/uart_tx/databuf_reg[0]/Q
                         net (fo=1, routed)           0.114    -0.316    sigma/udm/uart_tx/databuf_reg_n_0_[0]
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.045    -0.271 r  sigma/udm/uart_tx/tx_o_i_2/O
                         net (fo=1, routed)           0.000    -0.271    sigma/udm/uart_tx/tx_o_i_2_n_0
    SLICE_X8Y85          FDSE                                         r  sigma/udm/uart_tx/tx_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.841    -0.832    sigma/udm/uart_tx/clk_out1
    SLICE_X8Y85          FDSE                                         r  sigma/udm/uart_tx/tx_o_reg/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.120    -0.458    
    SLICE_X8Y85          FDSE (Hold_fdse_C_D)         0.120    -0.338    sigma/udm/uart_tx/tx_o_reg
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_inst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.792%)  route 0.106ns (36.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.635    -0.529    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X40Y47         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_inst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_inst_q_reg/Q
                         net (fo=33, routed)          0.106    -0.282    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_inst_q_reg_0
    SLICE_X41Y47         LUT3 (Prop_lut3_I1_O)        0.045    -0.237 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[0]
    SLICE_X41Y47         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.911    -0.762    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X41Y47         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[0]/C
                         clock pessimism              0.247    -0.516    
                         clock uncertainty            0.120    -0.396    
    SLICE_X41Y47         FDRE (Hold_fdre_C_D)         0.091    -0.305    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_dout_bo_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.716%)  route 0.142ns (43.284%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.569    -0.595    sigma/udm/udm_controller/clk_out1
    SLICE_X9Y82          FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  sigma/udm/udm_controller/tx_dout_bo_reg[1]/Q
                         net (fo=1, routed)           0.142    -0.312    sigma/udm/uart_tx/tx_dout_bo_0[1]
    SLICE_X8Y83          LUT4 (Prop_lut4_I3_O)        0.045    -0.267 r  sigma/udm/uart_tx/databuf[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    sigma/udm/uart_tx/databuf[1]
    SLICE_X8Y83          FDRE                                         r  sigma/udm/uart_tx/databuf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.839    -0.834    sigma/udm/uart_tx/clk_out1
    SLICE_X8Y83          FDRE                                         r  sigma/udm/uart_tx/databuf_reg[1]/C
                         clock pessimism              0.254    -0.580    
                         clock uncertainty            0.120    -0.460    
    SLICE_X8Y83          FDRE (Hold_fdre_C_D)         0.120    -0.340    sigma/udm/uart_tx/databuf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.227%)  route 0.163ns (46.773%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.565    -0.599    sigma/udm/udm_controller/clk_out1
    SLICE_X13Y77         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sigma/udm/udm_controller/RD_DATA_reg_reg[9]/Q
                         net (fo=1, routed)           0.163    -0.295    sigma/udm/udm_controller/in45[1]
    SLICE_X10Y76         LUT6 (Prop_lut6_I0_O)        0.045    -0.250 r  sigma/udm/udm_controller/RD_DATA_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    sigma/udm/udm_controller/RD_DATA_reg[1]
    SLICE_X10Y76         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.831    -0.842    sigma/udm/udm_controller/clk_out1
    SLICE_X10Y76         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[1]/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.120    -0.447    
    SLICE_X10Y76         FDRE (Hold_fdre_C_D)         0.120    -0.327    sigma/udm/udm_controller/RD_DATA_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/invert_res_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.430%)  route 0.117ns (38.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.635    -0.529    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X40Y49         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/invert_res_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/invert_res_q_reg/Q
                         net (fo=32, routed)          0.117    -0.271    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/invert_res_q_reg_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I4_O)        0.045    -0.226 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[17]
    SLICE_X41Y49         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.911    -0.762    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X41Y49         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[17]/C
                         clock pessimism              0.247    -0.516    
                         clock uncertainty            0.120    -0.396    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.091    -0.305    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.354%)  route 0.150ns (44.646%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.635    -0.529    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X45Y47         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[8]/Q
                         net (fo=5, routed)           0.150    -0.238    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg_n_0_[8]
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.045    -0.193 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[8]
    SLICE_X42Y46         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.909    -0.764    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X42Y46         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[8]/C
                         clock pessimism              0.251    -0.514    
                         clock uncertainty            0.120    -0.394    
    SLICE_X42Y46         FDRE (Hold_fdre_C_D)         0.121    -0.273    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/timer_period_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/sfr/host\\.rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.487%)  route 0.149ns (44.513%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.562    -0.602    sigma/sigma_tile/sfr/clk_out1
    SLICE_X11Y75         FDRE                                         r  sigma/sigma_tile/sfr/timer_period_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  sigma/sigma_tile/sfr/timer_period_reg[23]/Q
                         net (fo=2, routed)           0.149    -0.312    sigma/sigma_tile/riscv/host\\.rdata_reg[31][20]
    SLICE_X10Y75         LUT5 (Prop_lut5_I1_O)        0.045    -0.267 r  sigma/sigma_tile/riscv/host\\.rdata[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    sigma/sigma_tile/sfr/host\\.rdata_reg[23]_0
    SLICE_X10Y75         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.830    -0.843    sigma/sigma_tile/sfr/clk_out1
    SLICE_X10Y75         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[23]/C
                         clock pessimism              0.254    -0.589    
                         clock uncertainty            0.120    -0.469    
    SLICE_X10Y75         FDRE (Hold_fdre_C_D)         0.121    -0.348    sigma/sigma_tile/sfr/host\\.rdata_reg[23]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.081    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.648ns  (logic 5.937ns (89.301%)  route 0.711ns (10.699%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 6.397 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.161ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.456    -0.161    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    DSP48_X0Y16          DSP48E1                                      r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     2.937 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/PCOUT[47]
                         net (fo=1, routed)           0.002     2.939    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     4.046 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2/P[0]
                         net (fo=3, routed)           0.485     4.531    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2_n_105
    SLICE_X11Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     4.905 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.905    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.994 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.994    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.083 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.083    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.172 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.172    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.261 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.350 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.350    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.439 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.439    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.528 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.528    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.617 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.617    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.706 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.707    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.796 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.796    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.030 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.223     6.253    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__3[63]
    SLICE_X10Y51         LUT3 (Prop_lut3_I0_O)        0.234     6.487 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[31]_i_1/O
                         net (fo=1, routed)           0.000     6.487    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[31]_i_1_n_0
    SLICE_X10Y51         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.158     6.397    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    SLICE_X10Y51         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]/C
                         clock pessimism              0.293     6.690    
                         clock uncertainty           -0.120     6.570    
    SLICE_X10Y51         FDRE (Setup_fdre_C_D)        0.072     6.642    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]
  -------------------------------------------------------------------
                         required time                          6.642    
                         arrival time                          -6.487    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.161ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.639ns  (logic 5.924ns (89.236%)  route 0.715ns (10.764%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 6.397 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.161ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.456    -0.161    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    DSP48_X0Y16          DSP48E1                                      r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     2.937 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/PCOUT[47]
                         net (fo=1, routed)           0.002     2.939    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     4.046 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2/P[0]
                         net (fo=3, routed)           0.485     4.531    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2_n_105
    SLICE_X11Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     4.905 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.905    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.994 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.994    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.083 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.083    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.172 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.172    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.261 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.350 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.350    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.439 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.439    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.528 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.528    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.617 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.617    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.706 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.707    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.796 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.796    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.026 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.226     6.252    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__3[61]
    SLICE_X10Y51         LUT3 (Prop_lut3_I0_O)        0.225     6.477 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[29]_i_1/O
                         net (fo=1, routed)           0.000     6.477    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[29]_i_1_n_0
    SLICE_X10Y51         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.158     6.397    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    SLICE_X10Y51         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[29]/C
                         clock pessimism              0.293     6.690    
                         clock uncertainty           -0.120     6.570    
    SLICE_X10Y51         FDRE (Setup_fdre_C_D)        0.069     6.639    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[29]
  -------------------------------------------------------------------
                         required time                          6.639    
                         arrival time                          -6.477    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 5.880ns (89.344%)  route 0.701ns (10.656%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.396 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.161ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.456    -0.161    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    DSP48_X0Y16          DSP48E1                                      r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     2.937 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/PCOUT[47]
                         net (fo=1, routed)           0.002     2.939    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     4.046 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2/P[0]
                         net (fo=3, routed)           0.485     4.531    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2_n_105
    SLICE_X11Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     4.905 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.905    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.994 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.994    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.083 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.083    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.172 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.172    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.261 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.350 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.350    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.439 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.439    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.528 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.528    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.617 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.617    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.706 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.707    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.796 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.796    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.977 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.213     6.190    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__3[62]
    SLICE_X9Y51          LUT3 (Prop_lut3_I0_O)        0.230     6.420 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[30]_i_1/O
                         net (fo=1, routed)           0.000     6.420    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[30]_i_1_n_0
    SLICE_X9Y51          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.157     6.396    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    SLICE_X9Y51          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[30]/C
                         clock pessimism              0.293     6.689    
                         clock uncertainty           -0.120     6.569    
    SLICE_X9Y51          FDRE (Setup_fdre_C_D)        0.033     6.602    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[30]
  -------------------------------------------------------------------
                         required time                          6.602    
                         arrival time                          -6.420    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.760ns  (logic 5.852ns (86.571%)  route 0.908ns (13.429%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.633ns = ( 6.510 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.161ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.456    -0.161    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    DSP48_X0Y16          DSP48E1                                      r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     2.937 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/PCOUT[47]
                         net (fo=1, routed)           0.002     2.939    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     4.046 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2/P[0]
                         net (fo=3, routed)           0.485     4.531    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2_n_105
    SLICE_X11Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     4.905 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.905    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.994 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.994    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.083 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.083    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.172 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.172    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.261 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.350 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.350    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.439 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.439    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.528 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.528    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.617 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.617    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.706 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.707    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.796 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.796    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.955 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.420     6.375    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__3[60]
    SLICE_X10Y49         LUT3 (Prop_lut3_I0_O)        0.224     6.599 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[28]_i_1/O
                         net (fo=1, routed)           0.000     6.599    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[28]_i_1_n_0
    SLICE_X10Y49         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.272     6.510    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    SLICE_X10Y49         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[28]/C
                         clock pessimism              0.371     6.882    
                         clock uncertainty           -0.120     6.762    
    SLICE_X10Y49         FDRE (Setup_fdre_C_D)        0.070     6.832    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[28]
  -------------------------------------------------------------------
                         required time                          6.832    
                         arrival time                          -6.599    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.559ns  (logic 5.848ns (89.156%)  route 0.711ns (10.844%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 6.397 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.161ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.456    -0.161    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    DSP48_X0Y16          DSP48E1                                      r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     2.937 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/PCOUT[47]
                         net (fo=1, routed)           0.002     2.939    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     4.046 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2/P[0]
                         net (fo=3, routed)           0.485     4.531    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2_n_105
    SLICE_X11Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     4.905 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.905    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.994 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.994    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.083 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.083    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.172 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.172    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.261 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.350 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.350    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.439 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.439    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.528 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.528    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.617 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.617    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.706 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.707    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.941 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.223     6.164    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__3[59]
    SLICE_X10Y50         LUT3 (Prop_lut3_I0_O)        0.234     6.398 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[27]_i_1/O
                         net (fo=1, routed)           0.000     6.398    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[27]_i_1_n_0
    SLICE_X10Y50         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.158     6.397    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    SLICE_X10Y50         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]/C
                         clock pessimism              0.293     6.690    
                         clock uncertainty           -0.120     6.570    
    SLICE_X10Y50         FDRE (Setup_fdre_C_D)        0.072     6.642    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]
  -------------------------------------------------------------------
                         required time                          6.642    
                         arrival time                          -6.398    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.550ns  (logic 5.835ns (89.090%)  route 0.715ns (10.910%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 6.397 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.161ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.456    -0.161    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    DSP48_X0Y16          DSP48E1                                      r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     2.937 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/PCOUT[47]
                         net (fo=1, routed)           0.002     2.939    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     4.046 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2/P[0]
                         net (fo=3, routed)           0.485     4.531    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2_n_105
    SLICE_X11Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     4.905 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.905    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.994 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.994    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.083 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.083    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.172 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.172    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.261 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.350 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.350    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.439 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.439    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.528 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.528    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.617 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.617    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.706 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.707    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.937 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.226     6.163    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__3[57]
    SLICE_X10Y50         LUT3 (Prop_lut3_I0_O)        0.225     6.388 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[25]_i_1/O
                         net (fo=1, routed)           0.000     6.388    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[25]_i_1_n_0
    SLICE_X10Y50         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.158     6.397    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    SLICE_X10Y50         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[25]/C
                         clock pessimism              0.293     6.690    
                         clock uncertainty           -0.120     6.570    
    SLICE_X10Y50         FDRE (Setup_fdre_C_D)        0.069     6.639    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[25]
  -------------------------------------------------------------------
                         required time                          6.639    
                         arrival time                          -6.388    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.541ns  (logic 2.525ns (38.605%)  route 4.016ns (61.395%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 6.392 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.200ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.417    -0.200    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.646 r  sigma/sigma_tile/ram/ram_dual/ram_reg_2/DOADO[1]
                         net (fo=4, routed)           1.194     2.840    sigma/sigma_tile/ram/ram_dual/bus1_rdata[9]
    SLICE_X10Y65         LUT6 (Prop_lut6_I1_O)        0.097     2.937 r  sigma/sigma_tile/ram/ram_dual/RD_DATA_reg[1]_i_2/O
                         net (fo=2, routed)           0.352     3.289    sigma/sigma_tile/arb_cpu/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][23]_0[1]
    SLICE_X11Y65         LUT5 (Prop_lut5_I1_O)        0.097     3.386 f  sigma/sigma_tile/arb_cpu/gensticky_genpstage_MEMWB_TRX_BUF[0][genmcopipe_handle_data_mem][rdata][1]_i_2/O
                         net (fo=2, routed)           0.330     3.716    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][1]_0
    SLICE_X12Y65         LUT6 (Prop_lut6_I5_O)        0.097     3.813 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][1]_i_2/O
                         net (fo=1, routed)           0.608     4.421    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][1]_i_2_n_0
    SLICE_X28Y64         LUT6 (Prop_lut6_I0_O)        0.097     4.518 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][1]_i_1/O
                         net (fo=34, routed)          0.553     5.070    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_LOCAL[rd_wdata][1]
    SLICE_X29Y60         LUT3 (Prop_lut3_I2_O)        0.097     5.167 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][1]_i_4/O
                         net (fo=1, routed)           0.570     5.737    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][1]_i_4_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I1_O)        0.097     5.834 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][1]_i_3/O
                         net (fo=1, routed)           0.409     6.243    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][1]_i_3_n_0
    SLICE_X28Y55         LUT5 (Prop_lut5_I4_O)        0.097     6.340 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][1]_i_1/O
                         net (fo=1, routed)           0.000     6.340    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op1_wide][1]
    SLICE_X28Y55         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.153     6.392    sigma/sigma_tile/riscv/clk_out1
    SLICE_X28Y55         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][1]/C
                         clock pessimism              0.293     6.685    
                         clock uncertainty           -0.120     6.565    
    SLICE_X28Y55         FDRE (Setup_fdre_C_D)        0.030     6.595    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][1]
  -------------------------------------------------------------------
                         required time                          6.595    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.702ns  (logic 2.525ns (37.677%)  route 4.177ns (62.323%))
  Logic Levels:           7  (LUT4=1 LUT6=6)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.396 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.297    -0.320    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y10         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.526 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOBDO[2]
                         net (fo=9, routed)           0.713     2.239    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X9Y57          LUT4 (Prop_lut4_I1_O)        0.097     2.336 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_9/O
                         net (fo=11, routed)          0.511     2.847    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_9_n_0
    SLICE_X9Y57          LUT6 (Prop_lut6_I3_O)        0.097     2.944 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_15/O
                         net (fo=2, routed)           0.598     3.542    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_15_n_0
    SLICE_X12Y58         LUT6 (Prop_lut6_I1_O)        0.097     3.639 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_12/O
                         net (fo=3, routed)           0.400     4.039    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_12_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I0_O)        0.097     4.136 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6/O
                         net (fo=4, routed)           0.422     4.558    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6_n_0
    SLICE_X14Y54         LUT6 (Prop_lut6_I5_O)        0.097     4.655 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mret_req][0]_i_2/O
                         net (fo=104, routed)         0.893     5.548    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mret_req][0]_i_2_n_0
    SLICE_X29Y57         LUT6 (Prop_lut6_I0_O)        0.097     5.645 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][23]_i_1/O
                         net (fo=3, routed)           0.641     6.285    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][immediate][23]
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.097     6.382 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op2_wide][23]_i_1/O
                         net (fo=1, routed)           0.000     6.382    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op2_wide][23]
    SLICE_X15Y57         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.157     6.396    sigma/sigma_tile/riscv/clk_out1
    SLICE_X15Y57         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][23]/C
                         clock pessimism              0.348     6.743    
                         clock uncertainty           -0.120     6.623    
    SLICE_X15Y57         FDRE (Setup_fdre_C_D)        0.033     6.656    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][23]
  -------------------------------------------------------------------
                         required time                          6.656    
                         arrival time                          -6.382    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.771ns  (logic 2.570ns (37.958%)  route 4.201ns (62.042%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.634ns = ( 6.509 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.282    -0.335    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y15         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.511 r  sigma/sigma_tile/ram/ram_dual/ram_reg_7/DOADO[3]
                         net (fo=7, routed)           1.071     2.582    sigma/sigma_tile/ram/ram_dual/bus1_rdata[31]
    SLICE_X15Y74         LUT3 (Prop_lut3_I1_O)        0.097     2.679 r  sigma/sigma_tile/ram/ram_dual/gensticky_genpstage_MEMWB_TRX_BUF[0][genmcopipe_handle_data_mem][rdata][31]_i_3/O
                         net (fo=2, routed)           0.880     3.560    sigma/sigma_tile/riscv/dmem_if\\.rdata[1]
    SLICE_X15Y70         LUT6 (Prop_lut6_I1_O)        0.239     3.799 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_6/O
                         net (fo=1, routed)           0.401     4.200    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_6_n_0
    SLICE_X15Y68         LUT6 (Prop_lut6_I2_O)        0.097     4.297 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_2/O
                         net (fo=33, routed)          0.798     5.095    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_LOCAL[rd_wdata][31]
    SLICE_X13Y60         LUT2 (Prop_lut2_I0_O)        0.097     5.192 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_8/O
                         net (fo=1, routed)           0.564     5.755    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_8_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I4_O)        0.097     5.852 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_2/O
                         net (fo=2, routed)           0.487     6.339    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_2_n_0
    SLICE_X16Y49         LUT6 (Prop_lut6_I2_O)        0.097     6.436 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_1/O
                         net (fo=1, routed)           0.000     6.436    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_1_n_0
    SLICE_X16Y49         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.271     6.509    sigma/sigma_tile/riscv/clk_out1
    SLICE_X16Y49         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][32]/C
                         clock pessimism              0.293     6.802    
                         clock uncertainty           -0.120     6.682    
    SLICE_X16Y49         FDRE (Setup_fdre_C_D)        0.030     6.712    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][32]
  -------------------------------------------------------------------
                         required time                          6.712    
                         arrival time                          -6.436    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.299ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.330ns  (logic 2.525ns (39.888%)  route 3.805ns (60.112%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.634ns = ( 6.509 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.297    -0.320    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y10         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.526 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOBDO[2]
                         net (fo=9, routed)           0.713     2.239    sigma/sigma_tile/riscv/dat0_o[2]
    SLICE_X9Y57          LUT4 (Prop_lut4_I1_O)        0.097     2.336 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_9/O
                         net (fo=11, routed)          0.511     2.847    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_9_n_0
    SLICE_X9Y57          LUT6 (Prop_lut6_I3_O)        0.097     2.944 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_15/O
                         net (fo=2, routed)           0.598     3.542    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_15_n_0
    SLICE_X12Y58         LUT6 (Prop_lut6_I1_O)        0.097     3.639 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_12/O
                         net (fo=3, routed)           0.400     4.039    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_12_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I0_O)        0.097     4.136 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6/O
                         net (fo=4, routed)           0.529     4.664    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_6_n_0
    SLICE_X13Y55         LUT6 (Prop_lut6_I0_O)        0.097     4.761 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=3, routed)           0.107     4.868    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X13Y55         LUT6 (Prop_lut6_I1_O)        0.097     4.965 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=134, routed)         0.430     5.395    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X13Y53         LUT2 (Prop_lut2_I1_O)        0.097     5.492 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.519     6.011    sigma/sigma_tile/riscv/SR[0]
    SLICE_X12Y49         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        1.271     6.509    sigma/sigma_tile/riscv/clk_out1
    SLICE_X12Y49         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]/C
                         clock pessimism              0.293     6.802    
                         clock uncertainty           -0.120     6.682    
    SLICE_X12Y49         FDRE (Setup_fdre_C_R)       -0.373     6.309    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]
  -------------------------------------------------------------------
                         required time                          6.309    
                         arrival time                          -6.011    
  -------------------------------------------------------------------
                         slack                                  0.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.679%)  route 0.131ns (41.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.634    -0.530    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X45Y45         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[1]/Q
                         net (fo=5, routed)           0.131    -0.258    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg_n_0_[1]
    SLICE_X42Y45         LUT6 (Prop_lut6_I5_O)        0.045    -0.213 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[1]
    SLICE_X42Y45         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.909    -0.764    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X42Y45         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[1]/C
                         clock pessimism              0.251    -0.514    
                         clock uncertainty            0.120    -0.394    
    SLICE_X42Y45         FDRE (Hold_fdre_C_D)         0.120    -0.274    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.037%)  route 0.104ns (35.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.566    -0.598    sigma/udm/udm_controller/clk_out1
    SLICE_X13Y79         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  sigma/udm/udm_controller/RD_DATA_reg_reg[16]/Q
                         net (fo=1, routed)           0.104    -0.353    sigma/udm/udm_controller/in45[8]
    SLICE_X13Y78         LUT6 (Prop_lut6_I0_O)        0.045    -0.308 r  sigma/udm/udm_controller/RD_DATA_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    sigma/udm/udm_controller/RD_DATA_reg[8]
    SLICE_X13Y78         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.834    -0.839    sigma/udm/udm_controller/clk_out1
    SLICE_X13Y78         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[8]/C
                         clock pessimism              0.254    -0.585    
                         clock uncertainty            0.120    -0.465    
    SLICE_X13Y78         FDRE (Hold_fdre_C_D)         0.092    -0.373    sigma/udm/udm_controller/RD_DATA_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 sigma/gpio_bi_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/csr_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.209ns (72.067%)  route 0.081ns (27.933%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.563    -0.601    sigma/clk_out1
    SLICE_X12Y73         FDRE                                         r  sigma/gpio_bi_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  sigma/gpio_bi_reg_reg[18]/Q
                         net (fo=1, routed)           0.081    -0.356    sigma/sigma_tile/riscv/csr_rdata_reg[23]_0[10]
    SLICE_X13Y73         LUT3 (Prop_lut3_I2_O)        0.045    -0.311 r  sigma/sigma_tile/riscv/csr_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    sigma/csr_rdata[18]
    SLICE_X13Y73         FDRE                                         r  sigma/csr_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.831    -0.842    sigma/clk_out1
    SLICE_X13Y73         FDRE                                         r  sigma/csr_rdata_reg[18]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.120    -0.468    
    SLICE_X13Y73         FDRE (Hold_fdre_C_D)         0.091    -0.377    sigma/csr_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 sigma/udm/uart_tx/databuf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/uart_tx/tx_o_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.746%)  route 0.114ns (35.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.570    -0.594    sigma/udm/uart_tx/clk_out1
    SLICE_X8Y83          FDRE                                         r  sigma/udm/uart_tx/databuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  sigma/udm/uart_tx/databuf_reg[0]/Q
                         net (fo=1, routed)           0.114    -0.316    sigma/udm/uart_tx/databuf_reg_n_0_[0]
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.045    -0.271 r  sigma/udm/uart_tx/tx_o_i_2/O
                         net (fo=1, routed)           0.000    -0.271    sigma/udm/uart_tx/tx_o_i_2_n_0
    SLICE_X8Y85          FDSE                                         r  sigma/udm/uart_tx/tx_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.841    -0.832    sigma/udm/uart_tx/clk_out1
    SLICE_X8Y85          FDSE                                         r  sigma/udm/uart_tx/tx_o_reg/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.120    -0.458    
    SLICE_X8Y85          FDSE (Hold_fdse_C_D)         0.120    -0.338    sigma/udm/uart_tx/tx_o_reg
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_inst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.792%)  route 0.106ns (36.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.635    -0.529    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X40Y47         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_inst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_inst_q_reg/Q
                         net (fo=33, routed)          0.106    -0.282    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_inst_q_reg_0
    SLICE_X41Y47         LUT3 (Prop_lut3_I1_O)        0.045    -0.237 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[0]
    SLICE_X41Y47         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.911    -0.762    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X41Y47         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[0]/C
                         clock pessimism              0.247    -0.516    
                         clock uncertainty            0.120    -0.396    
    SLICE_X41Y47         FDRE (Hold_fdre_C_D)         0.091    -0.305    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_dout_bo_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.716%)  route 0.142ns (43.284%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.569    -0.595    sigma/udm/udm_controller/clk_out1
    SLICE_X9Y82          FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  sigma/udm/udm_controller/tx_dout_bo_reg[1]/Q
                         net (fo=1, routed)           0.142    -0.312    sigma/udm/uart_tx/tx_dout_bo_0[1]
    SLICE_X8Y83          LUT4 (Prop_lut4_I3_O)        0.045    -0.267 r  sigma/udm/uart_tx/databuf[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    sigma/udm/uart_tx/databuf[1]
    SLICE_X8Y83          FDRE                                         r  sigma/udm/uart_tx/databuf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.839    -0.834    sigma/udm/uart_tx/clk_out1
    SLICE_X8Y83          FDRE                                         r  sigma/udm/uart_tx/databuf_reg[1]/C
                         clock pessimism              0.254    -0.580    
                         clock uncertainty            0.120    -0.460    
    SLICE_X8Y83          FDRE (Hold_fdre_C_D)         0.120    -0.340    sigma/udm/uart_tx/databuf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.227%)  route 0.163ns (46.773%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.565    -0.599    sigma/udm/udm_controller/clk_out1
    SLICE_X13Y77         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sigma/udm/udm_controller/RD_DATA_reg_reg[9]/Q
                         net (fo=1, routed)           0.163    -0.295    sigma/udm/udm_controller/in45[1]
    SLICE_X10Y76         LUT6 (Prop_lut6_I0_O)        0.045    -0.250 r  sigma/udm/udm_controller/RD_DATA_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    sigma/udm/udm_controller/RD_DATA_reg[1]
    SLICE_X10Y76         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.831    -0.842    sigma/udm/udm_controller/clk_out1
    SLICE_X10Y76         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[1]/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.120    -0.447    
    SLICE_X10Y76         FDRE (Hold_fdre_C_D)         0.120    -0.327    sigma/udm/udm_controller/RD_DATA_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/invert_res_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.430%)  route 0.117ns (38.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.635    -0.529    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X40Y49         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/invert_res_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/invert_res_q_reg/Q
                         net (fo=32, routed)          0.117    -0.271    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/invert_res_q_reg_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I4_O)        0.045    -0.226 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[17]
    SLICE_X41Y49         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.911    -0.762    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X41Y49         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[17]/C
                         clock pessimism              0.247    -0.516    
                         clock uncertainty            0.120    -0.396    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.091    -0.305    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.354%)  route 0.150ns (44.646%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.635    -0.529    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X45Y47         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[8]/Q
                         net (fo=5, routed)           0.150    -0.238    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg_n_0_[8]
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.045    -0.193 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[8]
    SLICE_X42Y46         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.909    -0.764    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X42Y46         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[8]/C
                         clock pessimism              0.251    -0.514    
                         clock uncertainty            0.120    -0.394    
    SLICE_X42Y46         FDRE (Hold_fdre_C_D)         0.121    -0.273    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/timer_period_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/sfr/host\\.rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.487%)  route 0.149ns (44.513%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.562    -0.602    sigma/sigma_tile/sfr/clk_out1
    SLICE_X11Y75         FDRE                                         r  sigma/sigma_tile/sfr/timer_period_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  sigma/sigma_tile/sfr/timer_period_reg[23]/Q
                         net (fo=2, routed)           0.149    -0.312    sigma/sigma_tile/riscv/host\\.rdata_reg[31][20]
    SLICE_X10Y75         LUT5 (Prop_lut5_I1_O)        0.045    -0.267 r  sigma/sigma_tile/riscv/host\\.rdata[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    sigma/sigma_tile/sfr/host\\.rdata_reg[23]_0
    SLICE_X10Y75         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2693, routed)        0.830    -0.843    sigma/sigma_tile/sfr/clk_out1
    SLICE_X10Y75         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[23]/C
                         clock pessimism              0.254    -0.589    
                         clock uncertainty            0.120    -0.469    
    SLICE_X10Y75         FDRE (Hold_fdre_C_D)         0.121    -0.348    sigma/sigma_tile/sfr/host\\.rdata_reg[23]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.081    





