Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Mar 30 18:19:11 2025
| Host         : RHIT-R912GAAZ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file caravel_control_sets_placed.rpt
| Design       : caravel
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   217 |
|    Minimum number of control sets                        |   217 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   325 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   217 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |    58 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |    77 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |    69 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             206 |           97 |
| No           | No                    | Yes                    |             535 |          201 |
| No           | Yes                   | No                     |             471 |          174 |
| Yes          | No                    | No                     |            1102 |          419 |
| Yes          | No                    | Yes                    |             762 |          350 |
| Yes          | Yes                   | No                     |            1007 |          305 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+----------------+
|      Clock Signal      |                                               Enable Signal                                               |                                  Set/Reset Signal                                  | Slice Load Count | Bel Load Count |
+------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+----------------+
| ~mprj_io_IBUF_BUFG[4]  |                                                                                                           | chip_core/housekeeping/hkspi/FSM_onehot_state[4]_i_2_n_0                           |                1 |              2 |
| ~clk_fix/inst/clk_out1 |                                                                                                           | chip_core/housekeeping/hkspi/reset_reg_reg                                         |                1 |              3 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/_zz_iBus_rsp_valid                                                            | chip_core/soc/core/VexRiscv/dataCache_1/AR[0]                                      |                1 |              3 |
|  clk_fix/inst/clk_out1 | chip_core/housekeeping/hkspi/FSM_sequential_wbbd_state_reg[3][0]                                          | chip_core/clock_ctrl/Q[0]                                                          |                1 |              4 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/litespi_state_reg[3][0]                                | chip_core/soc/core/int_rst                                                         |                2 |              4 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_write_reg_1[0]                                                          | chip_core/por_fpga/por                                                             |                3 |              4 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/toplevel_dataCache_1_io_mem_cmd_rData_wr_reg           | chip_core/soc/core/VexRiscv/dataCache_1/stageB_waysHitsBeforeInvalidate_reg[0]_0   |                2 |              4 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/dbg_uart_rx_tick                                                                       | chip_core/soc/core/p_42_in                                                         |                1 |              4 |
|  clk_fix/inst/clk_out1 | chip_core/housekeeping/xfer_count[3]_i_1_n_0                                                              | chip_core/por_fpga/por                                                             |                2 |              4 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/uart_phy_tx_tick_reg_0[0]                                                              | chip_core/soc/core/p_23_in                                                         |                1 |              4 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/uart_tx_fifo_level0_reg[3]                             | chip_core/soc/core/int_rst                                                         |                1 |              4 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/uart_phy_rx_tick                                                                       | chip_core/soc/core/p_27_in                                                         |                1 |              4 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/uart_rx_fifo_wrport_we__0                                                              | chip_core/soc/core/int_rst                                                         |                1 |              4 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/uart_tx_fifo_syncfifo_re                                                               | chip_core/soc/core/int_rst                                                         |                1 |              4 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/uart_rx_fifo_rdport_re                                                                 | chip_core/soc/core/int_rst                                                         |                1 |              4 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/dbg_uart_tx_tick_reg_0[0]                                                              | chip_core/soc/core/dbg_uart_tx_phase[31]_i_1_n_0                                   |                1 |              4 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/mgmtsoc_litespisdrphycore_count_reg[3]_0[0]                                            | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SS[0]                           |                1 |              4 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/la_oe_storage[31]_i_4_0         |                3 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/FSM_onehot_state_reg[3]_9[1]                                                 | chip_core/por_fpga/por                                                             |                2 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_10[1]                                                          | chip_core/por_fpga/por                                                             |                5 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/FSM_onehot_state_reg[3]_0[1]                                                 | chip_core/por_fpga/por                                                             |                3 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_24[1]                                                          | chip_core/por_fpga/por                                                             |                1 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/FSM_onehot_state_reg[3]_11[1]                                                | chip_core/por_fpga/por                                                             |                1 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/E[1]                                                                         | chip_core/por_fpga/por                                                             |                2 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/FSM_onehot_state_reg[3]_1[1]                                                 | chip_core/por_fpga/por                                                             |                2 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_5[1]                                                           | chip_core/por_fpga/por                                                             |                2 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/FSM_onehot_state_reg[3]_7[1]                                                 | chip_core/por_fpga/por                                                             |                1 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_6[1]                                                           | chip_core/por_fpga/por                                                             |                4 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/FSM_onehot_state_reg[3]_4[1]                                                 | chip_core/por_fpga/por                                                             |                2 |              5 |
|  mprj_io_IBUF_BUFG[4]  | chip_core/housekeeping/hkspi/FSM_onehot_state[4]_i_1_n_0                                                  | chip_core/housekeeping/hkspi/FSM_onehot_state[4]_i_2_n_0                           |                2 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_16[1]                                                          | chip_core/por_fpga/por                                                             |                3 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_15[1]                                                          | chip_core/por_fpga/por                                                             |                2 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_13[1]                                                          | chip_core/por_fpga/por                                                             |                4 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_11[1]                                                          | chip_core/por_fpga/por                                                             |                2 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_1[1]                                                           | chip_core/por_fpga/por                                                             |                3 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_write_reg_2[0]                                                          | chip_core/por_fpga/por                                                             |                1 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_17[1]                                                          | chip_core/por_fpga/por                                                             |                3 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_19[1]                                                          | chip_core/por_fpga/por                                                             |                2 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_8[1]                                                           | chip_core/por_fpga/por                                                             |                1 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_2[1]                                                           | chip_core/por_fpga/por                                                             |                3 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_21[1]                                                          | chip_core/por_fpga/por                                                             |                2 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_7[1]                                                           | chip_core/por_fpga/por                                                             |                4 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_22[1]                                                          | chip_core/por_fpga/por                                                             |                1 |              5 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/uart_tx_fifo_readable_reg[0]                           | chip_core/soc/core/int_rst                                                         |                2 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_23[1]                                                          | chip_core/por_fpga/por                                                             |                5 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_20[1]                                                          | chip_core/por_fpga/por                                                             |                1 |              5 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l1390                                   |                                                                                    |                3 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_9[1]                                                           | chip_core/por_fpga/por                                                             |                1 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_12[1]                                                          | chip_core/por_fpga/por                                                             |                1 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_14[1]                                                          | chip_core/por_fpga/por                                                             |                2 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_25[1]                                                          | chip_core/por_fpga/por                                                             |                1 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_3[1]                                                           | chip_core/por_fpga/por                                                             |                2 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/FSM_onehot_state_reg[3]_6[1]                                                 | chip_core/por_fpga/por                                                             |                1 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_18[1]                                                          | chip_core/por_fpga/por                                                             |                2 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/FSM_onehot_state_reg[3]_2[1]                                                 | chip_core/por_fpga/por                                                             |                2 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/FSM_onehot_state_reg[3]_10[1]                                                | chip_core/por_fpga/por                                                             |                3 |              5 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/uart_rx_fifo_level0[4]_i_1_n_0                                                         | chip_core/soc/core/int_rst                                                         |                2 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/FSM_onehot_state_reg[3]_3[1]                                                 | chip_core/por_fpga/por                                                             |                3 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/FSM_onehot_state_reg[3]_8[1]                                                 | chip_core/por_fpga/por                                                             |                3 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_4[1]                                                           | chip_core/por_fpga/por                                                             |                1 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_0[1]                                                           | chip_core/por_fpga/por                                                             |                3 |              5 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/por_fpga/por                                                             |                4 |              6 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_write_reg_0[4]                                                          | chip_core/por_fpga/por                                                             |                1 |              6 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_write_reg_3[0]                                                          | chip_core/por_fpga/por                                                             |                5 |              6 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wrstb_reg_0                                                                  | chip_core/por_fpga/por                                                             |                2 |              6 |
|  clk_fix/inst/clk_out1 | chip_core/housekeeping/wbbd_addr[6]_i_1_n_0                                                               | chip_core/clock_ctrl/Q[0]                                                          |                5 |              7 |
|  mprj_io_IBUF_BUFG[4]  | chip_core/housekeeping/hkspi/predata[6]_i_1_n_0                                                           | chip_core/housekeeping/hkspi/FSM_onehot_state[4]_i_2_n_0                           |                1 |              7 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/uart_phy_tx_data1_in0                                                                  |                                                                                    |                1 |              7 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/FSM_onehot_state_reg[3]_0[0]                                                 | chip_core/por_fpga/por                                                             |                1 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/FSM_onehot_state_reg[3]_11[0]                                                | chip_core/por_fpga/por                                                             |                4 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/FSM_onehot_state_reg[3]_8[0]                                                 | chip_core/por_fpga/por                                                             |                2 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/FSM_onehot_state_reg[3]_9[0]                                                 | chip_core/por_fpga/por                                                             |                5 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/FSM_onehot_state_reg[3]_4[0]                                                 | chip_core/por_fpga/por                                                             |                6 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_12[0]                                                          | chip_core/por_fpga/por                                                             |                2 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_10[0]                                                          | chip_core/por_fpga/por                                                             |                2 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_18[0]                                                          | chip_core/por_fpga/por                                                             |                5 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_19[0]                                                          | chip_core/por_fpga/por                                                             |                5 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_2[0]                                                           | chip_core/por_fpga/por                                                             |                2 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_16[0]                                                          | chip_core/por_fpga/por                                                             |                8 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_20[0]                                                          | chip_core/por_fpga/por                                                             |                6 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_21[0]                                                          | chip_core/por_fpga/por                                                             |                4 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_23[0]                                                          | chip_core/por_fpga/por                                                             |                2 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_24[0]                                                          | chip_core/por_fpga/por                                                             |                1 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_11[0]                                                          | chip_core/por_fpga/por                                                             |                5 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_14[0]                                                          | chip_core/por_fpga/por                                                             |                5 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_13[0]                                                          | chip_core/por_fpga/por                                                             |                4 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_25[0]                                                          | chip_core/por_fpga/por                                                             |                3 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_1[0]                                                           | chip_core/por_fpga/por                                                             |                6 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_17[0]                                                          | chip_core/por_fpga/por                                                             |                6 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_4[0]                                                           | chip_core/por_fpga/por                                                             |                4 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_3[0]                                                           | chip_core/por_fpga/por                                                             |                5 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_5[0]                                                           | chip_core/por_fpga/por                                                             |                5 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_22[0]                                                          | chip_core/por_fpga/por                                                             |                4 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_7[0]                                                           | chip_core/por_fpga/por                                                             |                2 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_6[0]                                                           | chip_core/por_fpga/por                                                             |                4 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_15[0]                                                          | chip_core/por_fpga/por                                                             |                2 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_0[0]                                                           | chip_core/por_fpga/por                                                             |                5 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_9[0]                                                           | chip_core/por_fpga/por                                                             |                6 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_write_reg_0[3]                                                          | chip_core/por_fpga/por                                                             |                5 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_write_reg[1]                                                            | chip_core/por_fpga/por                                                             |                3 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_write_reg_0[1]                                                          | chip_core/por_fpga/por                                                             |                3 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_write_reg[0]                                                            | chip_core/por_fpga/por                                                             |                2 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_write_reg_0[0]                                                          | chip_core/por_fpga/por                                                             |                1 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_write_reg_0[2]                                                          | chip_core/por_fpga/por                                                             |                3 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_8[0]                                                           | chip_core/por_fpga/por                                                             |                3 |              8 |
|  mprj_io_IBUF_BUFG[4]  | chip_core/housekeeping/hkspi/addr[7]_i_1_n_0                                                              | chip_core/housekeeping/hkspi/FSM_onehot_state[4]_i_2_n_0                           |                3 |              8 |
| ~mprj_io_IBUF_BUFG[4]  | chip_core/housekeeping/hkspi/ldata                                                                        | chip_core/housekeeping/hkspi/FSM_onehot_state[4]_i_2_n_0                           |                3 |              8 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[9]_2       |                6 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_write_reg[2]                                                            | chip_core/por_fpga/por                                                             |                3 |              8 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/clock_ctrl/Q[0]                                                          |                6 |              8 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/soc/core/mgmtsoc_litespisdrphycore_cnt[7]_i_1_n_0                        |                3 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/csrbank9_mosi0_re                                      | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/state_reg_5                     |                3 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/dbg_uart_cmd_uartwishbonebridge_next_value_ce2                                         | chip_core/soc/core/int_rst                                                         |                2 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/dbg_uart_rx_data                                                                       |                                                                                    |                1 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/dbg_uart_length_uartwishbonebridge_next_value_ce3                                      |                                                                                    |                3 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/dbg_uart_tx_data0                                                                      | chip_core/soc/core/int_rst                                                         |                2 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[14]_4[0]                        | chip_core/soc/core/int_rst                                                         |                1 |              8 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[14]_3[0] |                1 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/uartwishbonebridge_state_reg[0]_0[0]                   | chip_core/soc/core/int_rst                                                         |                3 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/when_InstructionCache_l339                             | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/when_InstructionCache_l352      |                2 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_1_0[0]                 | chip_core/soc/core/int_rst                                                         |                3 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/housekeeping/wb_dat_o[7]_i_1_n_0                                                                |                                                                                    |                3 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/housekeeping/wb_dat_o[31]_i_1_n_0                                                               |                                                                                    |                4 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/housekeeping/wbbd_data[7]_i_1_n_0                                                               | chip_core/clock_ctrl/Q[0]                                                          |                6 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/housekeeping/wb_dat_o[23]_i_1_n_0                                                               |                                                                                    |                2 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/housekeeping/wb_dat_o[15]_i_1_n_0                                                               |                                                                                    |                2 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/dataCache_1/stageB_flusher_counter[7]_i_1_n_0                                 | chip_core/soc/core/VexRiscv/dataCache_1/AR[0]                                      |                3 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/FSM_onehot_state_reg[3]_5                                                    | chip_core/por_fpga/por                                                             |                3 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_cnt[7]_i_1_n_0                                            |                                                                                    |                5 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/spi_master_clk_rise                                                                    | chip_core/soc/core/int_rst                                                         |                3 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/spi_master_miso_latch                                                                  | chip_core/soc/core/int_rst                                                         |                3 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/spi_master_mosi_latch                                                                  | chip_core/soc/core/int_rst                                                         |                2 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/uart_phy_rx_data                                                                       |                                                                                    |                2 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/FSM_onehot_state_reg[3]_3[0]                                                 | chip_core/por_fpga/por                                                             |                2 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/FSM_onehot_state_reg[3]_1[0]                                                 | chip_core/por_fpga/por                                                             |                3 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/E[0]                                                                         | chip_core/por_fpga/por                                                             |                6 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/FSM_onehot_state_reg[3]_6[0]                                                 | chip_core/por_fpga/por                                                             |                5 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/uart_tx_fifo_syncfifo_re                                                               |                                                                                    |                2 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/FSM_onehot_state_reg[3]_7[0]                                                 | chip_core/por_fpga/por                                                             |                4 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/uart_rx_fifo_rdport_re                                                                 |                                                                                    |                2 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_26                                                             | chip_core/por_fpga/por                                                             |                3 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/FSM_onehot_state_reg[3]_10[0]                                                | chip_core/por_fpga/por                                                             |                4 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_addr_reg[3]                                                             | chip_core/por_fpga/por                                                             |                4 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/FSM_onehot_state_reg[3]_2[0]                                                 | chip_core/por_fpga/por                                                             |                6 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/mgmtsoc_litespimmap_burst_cs_litespi_next_value01                                      | chip_core/soc/core/mgmtsoc_litespimmap_count[8]_i_1_n_0                            |                2 |              9 |
|  clk_fix/inst/clk_out1 | chip_core/housekeeping/pad_count_1[4]_i_1_n_0                                                             | chip_core/por_fpga/por                                                             |                3 |             11 |
|  housekeeping/csclk    |                                                                                                           | chip_core/por_fpga/por                                                             |                8 |             14 |
|  mprj_io_IBUF_BUFG[4]  |                                                                                                           | chip_core/housekeeping/hkspi/FSM_onehot_state[4]_i_2_n_0                           |                6 |             15 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/uart_tx_fifo_level0_reg[3]                             |                                                                                    |                2 |             16 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/soc/core/spi_master_clk_divider1[0]_i_1_n_0                              |                4 |             16 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[2]_1[0]                           | chip_core/soc/core/int_rst                                                         |                4 |             16 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/interface9_bank_bus_dat_r[16]_i_1_0[0]                 | chip_core/soc/core/int_rst                                                         |                5 |             16 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/uart_rx_fifo_wrport_we__0                                                              |                                                                                    |                2 |             16 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/soc/core/dbg_uart_tx_phase[31]_i_1_n_0                                   |                8 |             17 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[1]_1[0]                           | chip_core/soc/core/int_rst                                                         |                5 |             17 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/state_reg_3                     |                6 |             17 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/sel                                                                                    | chip_core/soc/core/dbg_uart_count[0]_i_1_n_0                                       |                5 |             20 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/dataCache_1/count_reg_14_sn_1                                                 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/int_rst_reg                     |                5 |             20 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[2]_2[0]                           | chip_core/soc/core/int_rst                                                         |                4 |             24 |
|  clk_fix/inst/clk_out1 | chip_core/housekeeping/serial_data_staging_1[12]_i_1_n_0                                                  | chip_core/por_fpga/por                                                             |                8 |             26 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address[31]_i_1_n_0                         |                                                                                    |                9 |             27 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/soc/core/p_23_in                                                         |                7 |             28 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/soc/core/p_27_in                                                         |                7 |             28 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_0                                      | chip_core/soc/core/VexRiscv/dataCache_1/AR[0]                                      |               11 |             30 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/dataCache_1/E[0]                                                              |                                                                                    |               10 |             30 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1                                   |                                                                                    |                9 |             30 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready |                                                                                    |               10 |             30 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/uartwishbonebridge_state_reg[1]_3[0]                   | chip_core/soc/core/int_rst                                                         |               10 |             30 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/dataCache_1/when_DataCache_l830                                               |                                                                                    |               10 |             31 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/soc/core/dbg_uart_rx_phase[30]_i_1_n_0                                   |                9 |             31 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[1][3]                             | chip_core/soc/core/int_rst                                                         |               12 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/interface0_bank_bus_dat_r[31]_i_1_0[0]                 | chip_core/soc/core/int_rst                                                         |                6 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/interface10_bank_bus_dat_r[31]_i_1_0[0]                | chip_core/soc/core/int_rst                                                         |                6 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/interface10_bank_bus_dat_r[31]_i_1_1[0]                | chip_core/soc/core/int_rst                                                         |                6 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/interface1_bank_bus_dat_r[0]_i_1_0[0]                  | chip_core/soc/core/int_rst                                                         |               14 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/interface1_bank_bus_dat_r[0]_i_1_0[3]                  | chip_core/soc/core/int_rst                                                         |                9 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/interface1_bank_bus_dat_r[0]_i_1_0[1]                  | chip_core/soc/core/int_rst                                                         |               10 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr   |                                                                                    |                9 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_decodeStage_hit_data[31]_i_1_n_0                   |                                                                                    |               11 |             32 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/state_reg_4                     |               14 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/E[0]                                                   | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/int_rst_reg_0[0]                |                6 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/dataCache_1/execute_CsrPlugin_csr_3008_reg[0]                                 | chip_core/soc/core/VexRiscv/dataCache_1/AR[0]                                      |               19 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/dataCache_1/execute_arbitration_isValid_reg[0]                                |                                                                                    |               22 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[1][0]                             | chip_core/soc/core/int_rst                                                         |               10 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/DebugPlugin_busReadDataReg[31]_i_1_n_0                                        |                                                                                    |               17 |             32 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/state_reg_8                     |               14 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/memory_DivPlugin_div_result                                                   |                                                                                    |                8 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_in                                                        |                                                                                    |               13 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0                                           |                                                                                    |               19 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/mgmtsoc_update_value_re                                                                | chip_core/soc/core/int_rst                                                         |                6 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[4]_0[3]                           | chip_core/soc/core/int_rst                                                         |               10 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/mgmtsoc_bus_errors                                                                     | chip_core/soc/core/int_rst                                                         |                8 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[4]_0[2]                           | chip_core/soc/core/int_rst                                                         |               15 |             32 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[9]         |               10 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[4]_0[1]                           | chip_core/soc/core/int_rst                                                         |               10 |             32 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[14]_1    |               15 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/interface1_bank_bus_dat_r[0]_i_1_0[2]                  | chip_core/soc/core/int_rst                                                         |               14 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[1][1]                             | chip_core/soc/core/int_rst                                                         |                9 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/uartwishbonebridge_state_reg[1]_2[0]                   | chip_core/soc/core/int_rst                                                         |               16 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[1][2]                             | chip_core/soc/core/int_rst                                                         |                9 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[4]_0[0]                           | chip_core/soc/core/int_rst                                                         |               13 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/dataCache_1/memory_DivPlugin_div_done_reg_0[0]                                |                                                                                    |                8 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/dataCache_1/memory_DivPlugin_rs1[0]                                           | chip_core/soc/core/VexRiscv/dataCache_1/when_MulDivIterativePlugin_l162            |                5 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/CsrPlugin_hadException                                                        |                                                                                    |                8 |             32 |
| ~mprj_io_loader_clock  |                                                                                                           | chip_core/housekeeping/serial_resetn_pre_reg_0                                     |               23 |             36 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_vexriscv_transfer_complete_reg_0               | chip_core/soc/core/int_rst                                                         |               10 |             38 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/E[0]                                                                                   | chip_core/soc/core/int_rst                                                         |               20 |             43 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/soc/core/VexRiscv/dataCache_1/AR[0]                                      |               26 |             56 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/toplevel_dataCache_1_io_mem_cmd_rData_wr_reg           |                                                                                    |               23 |             66 |
|  mprj_io_loader_clock  |                                                                                                           |                                                                                    |               15 |             76 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/dataCache_1/when_CsrPlugin_l1259_3                                            |                                                                                    |               51 |            139 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/dataCache_1/loader_valid_reg_0                                                |                                                                                    |               69 |            154 |
|  clk_fix/inst/clk_out1 |                                                                                                           |                                                                                    |               82 |            169 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/soc/core/int_rst                                                         |               70 |            184 |
|  mprj_io_loader_strobe |                                                                                                           | chip_core/housekeeping/serial_resetn_pre_reg_0                                     |               51 |            190 |
|  mprj_io_loader_clock  |                                                                                                           | chip_core/housekeeping/serial_resetn_pre_reg_0                                     |               72 |            198 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/dataCache_1/when_MulDivIterativePlugin_l162                                   |                                                                                    |               83 |            215 |
+------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+----------------+


